TimeQuest Timing Analyzer report for sisa
Sat May 13 20:29:37 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:vga|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'counter_div_clk[2]'
 16. Slow Model Hold: 'vga_controller:vga|clk_25mhz'
 17. Slow Model Recovery: 'counter_div_clk[2]'
 18. Slow Model Recovery: 'vga_controller:vga|clk_25mhz'
 19. Slow Model Recovery: 'CLOCK_50'
 20. Slow Model Removal: 'CLOCK_50'
 21. Slow Model Removal: 'counter_div_clk[2]'
 22. Slow Model Removal: 'vga_controller:vga|clk_25mhz'
 23. Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 24. Slow Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow Model Minimum Pulse Width: 'SW[9]'
 26. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Fast Model Setup Summary
 36. Fast Model Hold Summary
 37. Fast Model Recovery Summary
 38. Fast Model Removal Summary
 39. Fast Model Minimum Pulse Width Summary
 40. Fast Model Setup: 'counter_div_clk[2]'
 41. Fast Model Setup: 'vga_controller:vga|clk_25mhz'
 42. Fast Model Setup: 'CLOCK_50'
 43. Fast Model Hold: 'CLOCK_50'
 44. Fast Model Hold: 'counter_div_clk[2]'
 45. Fast Model Hold: 'vga_controller:vga|clk_25mhz'
 46. Fast Model Recovery: 'counter_div_clk[2]'
 47. Fast Model Recovery: 'vga_controller:vga|clk_25mhz'
 48. Fast Model Recovery: 'CLOCK_50'
 49. Fast Model Removal: 'CLOCK_50'
 50. Fast Model Removal: 'counter_div_clk[2]'
 51. Fast Model Removal: 'vga_controller:vga|clk_25mhz'
 52. Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 53. Fast Model Minimum Pulse Width: 'CLOCK_50'
 54. Fast Model Minimum Pulse Width: 'SW[9]'
 55. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; counter_div_clk[2]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }           ;
; SW[9]                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[9] }                        ;
; vga_controller:vga|clk_25mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:vga|clk_25mhz } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 13.75 MHz  ; 13.75 MHz       ; counter_div_clk[2]           ;      ;
; 146.91 MHz ; 146.91 MHz      ; CLOCK_50                     ;      ;
; 171.56 MHz ; 171.56 MHz      ; vga_controller:vga|clk_25mhz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; counter_div_clk[2]           ; -71.743 ; -12893.253    ;
; vga_controller:vga|clk_25mhz ; -69.587 ; -14926.987    ;
; CLOCK_50                     ; -64.790 ; -8282.182     ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -2.690 ; -5.380        ;
; counter_div_clk[2]           ; 0.445  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.445  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.514 ; -7.760        ;
; vga_controller:vga|clk_25mhz ; -0.124 ; -2.470        ;
; CLOCK_50                     ; 0.291  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.039 ; -0.039        ;
; counter_div_clk[2]           ; 0.358  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.375  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz ; -2.064 ; -1807.736     ;
; CLOCK_50                     ; -1.631 ; -1095.321     ;
; SW[9]                        ; -1.631 ; -1.631        ;
; counter_div_clk[2]           ; -0.611 ; -465.582      ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                      ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -71.743 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.781     ;
; -71.741 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.779     ;
; -71.738 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.776     ;
; -71.736 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.774     ;
; -71.721 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.762     ;
; -71.717 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.758     ;
; -71.716 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.740     ;
; -71.716 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.740     ;
; -71.716 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.757     ;
; -71.712 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.753     ;
; -71.711 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.735     ;
; -71.711 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.735     ;
; -71.699 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.737     ;
; -71.697 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.735     ;
; -71.687 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 72.714     ;
; -71.682 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 72.709     ;
; -71.677 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.718     ;
; -71.673 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.003      ; 72.714     ;
; -71.672 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.696     ;
; -71.672 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.696     ;
; -71.668 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.694     ;
; -71.663 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.689     ;
; -71.655 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.691     ;
; -71.652 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.688     ;
; -71.650 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.686     ;
; -71.647 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.683     ;
; -71.643 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 72.670     ;
; -71.624 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.650     ;
; -71.617 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.656     ;
; -71.615 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.654     ;
; -71.611 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.647     ;
; -71.608 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.644     ;
; -71.602 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.640     ;
; -71.597 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.635     ;
; -71.595 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 72.637     ;
; -71.591 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 72.633     ;
; -71.590 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 72.615     ;
; -71.590 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 72.615     ;
; -71.561 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 72.589     ;
; -71.558 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.596     ;
; -71.542 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 72.569     ;
; -71.529 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.566     ;
; -71.526 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.563     ;
; -71.489 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.526     ;
; -71.487 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.524     ;
; -71.476 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.515     ;
; -71.467 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 72.507     ;
; -71.463 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.002      ; 72.503     ;
; -71.462 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 72.485     ;
; -71.462 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.015     ; 72.485     ;
; -71.453 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.491     ;
; -71.448 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.486     ;
; -71.440 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.476     ;
; -71.438 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.474     ;
; -71.438 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.471     ;
; -71.437 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.470     ;
; -71.435 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.471     ;
; -71.433 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.459     ;
; -71.433 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.469     ;
; -71.433 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.466     ;
; -71.432 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.465     ;
; -71.427 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.466     ;
; -71.425 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.464     ;
; -71.422 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.455     ;
; -71.422 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.461     ;
; -71.420 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.459     ;
; -71.417 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.450     ;
; -71.415 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.447     ;
; -71.414 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 72.439     ;
; -71.410 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.442     ;
; -71.410 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.442     ;
; -71.409 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 72.447     ;
; -71.405 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.437     ;
; -71.404 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.430     ;
; -71.401 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 72.436     ;
; -71.399 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.425     ;
; -71.398 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.434     ;
; -71.398 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 72.433     ;
; -71.396 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.432     ;
; -71.396 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.432     ;
; -71.394 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 72.430     ;
; -71.394 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.427     ;
; -71.393 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.426     ;
; -71.383 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.422     ;
; -71.381 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.420     ;
; -71.378 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 72.411     ;
; -71.376 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.415     ;
; -71.372 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.411     ;
; -71.371 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.016     ; 72.393     ;
; -71.371 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.016     ; 72.393     ;
; -71.371 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.403     ;
; -71.366 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 72.398     ;
; -71.360 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 72.386     ;
; -71.348 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.385     ;
; -71.342 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 72.367     ;
; -71.327 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 72.366     ;
; -71.323 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 72.347     ;
; -71.314 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.351     ;
; -71.312 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 72.349     ;
; -71.312 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 72.346     ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                        ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                     ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -69.587 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.626     ;
; -69.586 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 70.615     ;
; -69.582 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.621     ;
; -69.581 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 70.610     ;
; -69.577 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.625     ;
; -69.572 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.620     ;
; -69.567 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.603     ;
; -69.562 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.598     ;
; -69.547 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.587     ;
; -69.543 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.582     ;
; -69.542 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 70.571     ;
; -69.542 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.582     ;
; -69.533 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 70.577     ;
; -69.533 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.088      ; 70.581     ;
; -69.528 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.571     ;
; -69.528 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 70.572     ;
; -69.523 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.559     ;
; -69.523 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.566     ;
; -69.503 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.543     ;
; -69.489 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 70.533     ;
; -69.484 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.527     ;
; -69.461 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.501     ;
; -69.460 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 70.490     ;
; -69.451 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.089      ; 70.500     ;
; -69.441 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 70.478     ;
; -69.421 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 70.462     ;
; -69.407 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.085      ; 70.452     ;
; -69.402 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 70.446     ;
; -69.348 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.390     ;
; -69.343 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.385     ;
; -69.338 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.376     ;
; -69.333 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.371     ;
; -69.333 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.371     ;
; -69.332 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 70.360     ;
; -69.323 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.087      ; 70.370     ;
; -69.322 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 70.346     ;
; -69.318 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.352     ;
; -69.317 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 70.341     ;
; -69.313 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.348     ;
; -69.313 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.347     ;
; -69.307 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.350     ;
; -69.307 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 70.338     ;
; -69.304 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.346     ;
; -69.302 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.345     ;
; -69.302 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 70.333     ;
; -69.298 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.334     ;
; -69.294 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.332     ;
; -69.293 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.332     ;
; -69.293 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.329     ;
; -69.279 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.322     ;
; -69.278 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 70.302     ;
; -69.274 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.316     ;
; -69.274 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.308     ;
; -69.263 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.306     ;
; -69.263 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 70.294     ;
; -69.254 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.290     ;
; -69.242 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 70.279     ;
; -69.241 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 70.268     ;
; -69.232 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 70.278     ;
; -69.222 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 70.256     ;
; -69.222 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.083      ; 70.265     ;
; -69.212 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.251     ;
; -69.202 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.240     ;
; -69.196 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 70.221     ;
; -69.192 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.227     ;
; -69.188 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.230     ;
; -69.183 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 70.224     ;
; -69.181 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.084      ; 70.225     ;
; -69.181 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 70.213     ;
; -69.172 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 70.209     ;
; -69.094 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 70.135     ;
; -69.084 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 70.121     ;
; -69.068 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 70.091     ;
; -69.064 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 70.097     ;
; -69.053 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.082      ; 70.095     ;
; -69.053 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 70.083     ;
; -69.044 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 70.079     ;
; -69.003 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 70.043     ;
; -68.993 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 70.029     ;
; -68.977 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 69.999     ;
; -68.973 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 70.005     ;
; -68.971 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.009     ;
; -68.966 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 70.004     ;
; -68.962 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 70.003     ;
; -68.962 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 69.991     ;
; -68.961 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 70.000     ;
; -68.956 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.995     ;
; -68.953 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 69.987     ;
; -68.927 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 69.965     ;
; -68.917 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.956     ;
; -68.845 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.079      ; 69.884     ;
; -68.835 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.080      ; 69.875     ;
; -68.761 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.077      ; 69.798     ;
; -68.760 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 69.787     ;
; -68.751 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.086      ; 69.797     ;
; -68.741 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.081      ; 69.782     ;
; -68.741 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 69.775     ;
; -68.740 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 69.771     ;
; -68.731 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.090      ; 69.781     ;
; -68.721 ; proc:pro0|unidad_control:c0|ir[8]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.078      ; 69.759     ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -64.790 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 66.243     ;
; -64.785 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 66.238     ;
; -64.746 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 66.199     ;
; -64.664 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 66.118     ;
; -64.536 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 65.988     ;
; -64.445 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 65.896     ;
; -63.964 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 65.415     ;
; -63.944 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 65.399     ;
; -63.869 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 65.322     ;
; -63.792 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 65.249     ;
; -63.549 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 65.003     ;
; -63.423 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 64.877     ;
; -63.413 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 64.869     ;
; -63.279 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 64.732     ;
; -63.247 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 64.701     ;
; -63.202 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 64.654     ;
; -63.018 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 64.472     ;
; -62.544 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 64.003     ;
; -62.402 ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 63.853     ;
; -62.389 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 63.844     ;
; -62.228 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 63.679     ;
; -62.204 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.663     ;
; -62.201 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.660     ;
; -62.183 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.636     ;
; -62.089 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.542     ;
; -61.969 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.419      ; 63.426     ;
; -61.956 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.409     ;
; -61.931 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.384     ;
; -61.897 ; proc:pro0|datapath:e0|regfile:reg0|br~135           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.350     ;
; -61.894 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.347     ;
; -61.893 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 63.348     ;
; -61.769 ; proc:pro0|datapath:e0|regfile:reg0|br~139           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.221     ;
; -61.747 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.200     ;
; -61.735 ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 63.187     ;
; -61.725 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 63.181     ;
; -61.721 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.180     ;
; -61.699 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.158     ;
; -61.684 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.143     ;
; -61.676 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 63.129     ;
; -61.674 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.133     ;
; -61.670 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 63.129     ;
; -61.630 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 63.080     ;
; -61.596 ; proc:pro0|datapath:e0|regfile:reg0|br~140           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 63.051     ;
; -61.544 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.997     ;
; -61.524 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.971     ;
; -61.494 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.953     ;
; -61.492 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 62.950     ;
; -61.469 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.928     ;
; -61.460 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.910     ;
; -61.456 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 62.911     ;
; -61.447 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 62.901     ;
; -61.444 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.903     ;
; -61.425 ; proc:pro0|datapath:e0|regfile:reg0|br~68            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.876     ;
; -61.377 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.826     ;
; -61.376 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 62.831     ;
; -61.350 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.795     ;
; -61.277 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.730     ;
; -61.223 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.676     ;
; -61.210 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.660     ;
; -61.186 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.631     ;
; -61.138 ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.597     ;
; -61.131 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.583     ;
; -61.109 ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.562     ;
; -61.104 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.556     ;
; -61.084 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.536     ;
; -61.055 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.500     ;
; -61.010 ; proc:pro0|datapath:e0|regfile:reg0|br~75            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 62.466     ;
; -60.997 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.448     ;
; -60.994 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.439     ;
; -60.994 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 62.452     ;
; -60.985 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.410      ; 62.433     ;
; -60.985 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.444     ;
; -60.983 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.433     ;
; -60.979 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.432     ;
; -60.978 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.437     ;
; -60.975 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.424     ;
; -60.968 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.407      ; 62.413     ;
; -60.967 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.418      ; 62.423     ;
; -60.963 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.416      ; 62.417     ;
; -60.956 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.413      ; 62.407     ;
; -60.955 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.410      ; 62.403     ;
; -60.925 ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 62.380     ;
; -60.866 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.421      ; 62.325     ;
; -60.866 ; proc:pro0|datapath:e0|regfile:reg0|br~61            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.426      ; 62.330     ;
; -60.831 ; proc:pro0|datapath:e0|regfile:reg0|br~47            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 62.286     ;
; -60.820 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.267     ;
; -60.799 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.252     ;
; -60.794 ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.417      ; 62.249     ;
; -60.790 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.409      ; 62.237     ;
; -60.787 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.415      ; 62.240     ;
; -60.758 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.210     ;
; -60.696 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.146     ;
; -60.689 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.420      ; 62.147     ;
; -60.666 ; proc:pro0|datapath:e0|regfile:reg0|br~26            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.118     ;
; -60.662 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.114     ;
; -60.585 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.037     ;
; -60.581 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.414      ; 62.033     ;
; -60.580 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.412      ; 62.030     ;
; -60.579 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.411      ; 62.028     ;
; -60.578 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.410      ; 62.026     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                    ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.690 ; counter_div_clk[2]                             ; counter_div_clk[2]                             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.690 ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.190 ; counter_div_clk[2]                             ; counter_div_clk[2]                             ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -2.190 ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; 0.172  ; SW[9]                                          ; controlador_IO:io|br_io[8][2]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.326      ;
; 0.174  ; SW[9]                                          ; controlador_IO:io|br_io[8][7]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.328      ;
; 0.181  ; SW[9]                                          ; controlador_IO:io|br_io[8][6]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.335      ;
; 0.336  ; SW[9]                                          ; controlador_IO:io|br_io[8][5]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.491      ;
; 0.348  ; SW[9]                                          ; controlador_IO:io|br_io[8][4]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.503      ;
; 0.348  ; SW[9]                                          ; controlador_IO:io|br_io[8][0]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.503      ;
; 0.445  ; counter_div_clk[0]                             ; counter_div_clk[0]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                             ; counter_div_clk[1]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|contador_milisegundos[0]     ; controlador_IO:io|contador_milisegundos[0]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[16][0]                 ; controlador_IO:io|br_io[16][0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|timer:tmr0|current_interrupt ; controlador_IO:io|timer:tmr0|current_interrupt ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.515  ; SW[9]                                          ; controlador_IO:io|br_io[8][3]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.669      ;
; 0.518  ; SW[9]                                          ; controlador_IO:io|br_io[8][1]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.868      ; 3.672      ;
; 0.625  ; counter_div_clk[0]                             ; counter_div_clk[2]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; controlador_IO:io|contador_ciclos[15]          ; controlador_IO:io|contador_ciclos[15]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; counter_div_clk[0]                             ; counter_div_clk[1]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.629  ; controlador_IO:io|contador_milisegundos[15]    ; controlador_IO:io|contador_milisegundos[15]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; controlador_IO:io|timer:tmr0|count[23]         ; controlador_IO:io|timer:tmr0|count[23]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.672  ; SW[9]                                          ; controlador_IO:io|br_io[8][2]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.326      ;
; 0.674  ; SW[9]                                          ; controlador_IO:io|br_io[8][7]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.328      ;
; 0.681  ; SW[9]                                          ; controlador_IO:io|br_io[8][6]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.335      ;
; 0.717  ; SW[9]                                          ; controlador_IO:io|br_io[7][3]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.854      ; 3.857      ;
; 0.722  ; SW[9]                                          ; controlador_IO:io|br_io[7][0]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.854      ; 3.862      ;
; 0.726  ; SW[9]                                          ; controlador_IO:io|br_io[7][1]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.854      ; 3.866      ;
; 0.774  ; SW[9]                                          ; controlador_IO:io|br_io[7][2]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.854      ; 3.914      ;
; 0.809  ; SW[9]                                          ; controlador_IO:io|br_io[8][8]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.869      ; 3.964      ;
; 0.836  ; SW[9]                                          ; controlador_IO:io|br_io[8][5]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.491      ;
; 0.847  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|current_interrupt ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.853      ; 3.986      ;
; 0.848  ; SW[9]                                          ; controlador_IO:io|br_io[8][4]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.503      ;
; 0.848  ; SW[9]                                          ; controlador_IO:io|br_io[8][0]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.869      ; 3.503      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[12]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[13]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[14]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[15]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[16]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[17]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[18]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[19]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[20]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[21]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[22]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.880  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[23]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.855      ; 4.021      ;
; 0.907  ; controlador_IO:io|br_io[49][1]                 ; controlador_IO:io|rd_io[1]                     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[0]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[1]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[2]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[3]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[4]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[5]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[6]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[7]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[8]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[9]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[10]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.924  ; SW[9]                                          ; controlador_IO:io|timer:tmr0|count[11]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 2.852      ; 4.062      ;
; 0.938  ; controlador_IO:io|contador_ciclos[9]           ; controlador_IO:io|contador_ciclos[9]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.945  ; controlador_IO:io|contador_milisegundos[1]     ; controlador_IO:io|contador_milisegundos[1]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controlador_IO:io|contador_milisegundos[9]     ; controlador_IO:io|contador_milisegundos[9]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[7]     ; controlador_IO:io|contador_milisegundos[7]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[11]    ; controlador_IO:io|contador_milisegundos[11]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[13]    ; controlador_IO:io|contador_milisegundos[13]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.964  ; controlador_IO:io|timer:tmr0|count[0]          ; controlador_IO:io|timer:tmr0|count[0]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; controlador_IO:io|timer:tmr0|count[3]          ; controlador_IO:io|timer:tmr0|count[3]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.250      ;
; 0.968  ; controlador_IO:io|contador_ciclos[4]           ; controlador_IO:io|contador_ciclos[4]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.968  ; controlador_IO:io|timer:tmr0|count[12]         ; controlador_IO:io|timer:tmr0|count[12]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.971  ; controlador_IO:io|timer:tmr0|count[7]          ; controlador_IO:io|timer:tmr0|count[7]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; controlador_IO:io|contador_ciclos[14]          ; controlador_IO:io|contador_ciclos[14]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; controlador_IO:io|timer:tmr0|count[13]         ; controlador_IO:io|timer:tmr0|count[13]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; controlador_IO:io|contador_milisegundos[2]     ; controlador_IO:io|contador_milisegundos[2]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controlador_IO:io|timer:tmr0|count[9]          ; controlador_IO:io|timer:tmr0|count[9]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; controlador_IO:io|timer:tmr0|count[21]         ; controlador_IO:io|timer:tmr0|count[21]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; controlador_IO:io|contador_milisegundos[4]     ; controlador_IO:io|contador_milisegundos[4]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controlador_IO:io|contador_milisegundos[14]    ; controlador_IO:io|contador_milisegundos[14]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; controlador_IO:io|timer:tmr0|count[14]         ; controlador_IO:io|timer:tmr0|count[14]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; controlador_IO:io|timer:tmr0|count[16]         ; controlador_IO:io|timer:tmr0|count[16]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.981  ; controlador_IO:io|timer:tmr0|count[10]         ; controlador_IO:io|timer:tmr0|count[10]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.981  ; controlador_IO:io|timer:tmr0|count[11]         ; controlador_IO:io|timer:tmr0|count[11]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.267      ;
; 0.985  ; controlador_IO:io|timer:tmr0|count[19]         ; controlador_IO:io|timer:tmr0|count[19]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.987  ; controlador_IO:io|contador_milisegundos[5]     ; controlador_IO:io|contador_milisegundos[5]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 0.996  ; controlador_IO:io|contador_milisegundos[3]     ; controlador_IO:io|contador_milisegundos[3]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.004  ; controlador_IO:io|timer:tmr0|count[1]          ; controlador_IO:io|timer:tmr0|count[1]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.290      ;
; 1.004  ; controlador_IO:io|timer:tmr0|count[2]          ; controlador_IO:io|timer:tmr0|count[2]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.290      ;
; 1.006  ; controlador_IO:io|timer:tmr0|count[4]          ; controlador_IO:io|timer:tmr0|count[4]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.292      ;
; 1.009  ; controlador_IO:io|contador_ciclos[8]           ; controlador_IO:io|contador_ciclos[8]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.295      ;
; 1.010  ; controlador_IO:io|contador_ciclos[6]           ; controlador_IO:io|contador_ciclos[6]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.011  ; controlador_IO:io|timer:tmr0|count[20]         ; controlador_IO:io|timer:tmr0|count[20]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.011  ; controlador_IO:io|timer:tmr0|count[22]         ; controlador_IO:io|timer:tmr0|count[22]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; counter_div_clk[1]                             ; counter_div_clk[2]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.013  ; controlador_IO:io|contador_milisegundos[6]     ; controlador_IO:io|br_io[21][6]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.298      ;
; 1.015  ; controlador_IO:io|timer:tmr0|count[15]         ; controlador_IO:io|timer:tmr0|count[15]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; SW[9]                                          ; controlador_IO:io|br_io[8][3]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.669      ;
; 1.018  ; controlador_IO:io|contador_milisegundos[8]     ; controlador_IO:io|contador_milisegundos[8]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; SW[9]                                          ; controlador_IO:io|br_io[8][1]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 2.868      ; 3.672      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[6]     ; controlador_IO:io|contador_milisegundos[6]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[10]    ; controlador_IO:io|contador_milisegundos[10]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[12]    ; controlador_IO:io|contador_milisegundos[12]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
+--------+------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.445 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.624 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.910      ;
; 0.772 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.058      ;
; 0.789 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.075      ;
; 0.798 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.084      ;
; 0.804 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.090      ;
; 0.919 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.204      ;
; 0.921 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.206      ;
; 0.921 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.206      ;
; 0.922 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.207      ;
; 0.923 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.208      ;
; 0.923 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.208      ;
; 0.923 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.208      ;
; 0.923 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.208      ;
; 0.923 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.208      ;
; 0.924 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.209      ;
; 0.930 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.217      ;
; 0.932 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.219      ;
; 0.932 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                               ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.218      ;
; 0.934 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.221      ;
; 0.941 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11]                                                           ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][11]                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.228      ;
; 0.946 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.232      ;
; 0.971 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.257      ;
; 0.975 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.263      ;
; 0.980 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.267      ;
; 0.984 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.272      ;
; 0.986 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.272      ;
; 0.990 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.276      ;
; 0.991 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.277      ;
; 0.993 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.279      ;
; 1.000 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.286      ;
; 1.002 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][7]                                                            ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.287      ;
; 1.003 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.289      ;
; 1.010 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]                                                            ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.295      ;
; 1.011 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.297      ;
; 1.015 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][3]                                                            ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][3]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.302      ;
; 1.017 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.303      ;
; 1.019 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.305      ;
; 1.021 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.307      ;
; 1.022 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.308      ;
; 1.022 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.308      ;
; 1.023 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.309      ;
; 1.023 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.309      ;
; 1.024 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.310      ;
; 1.029 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.315      ;
; 1.119 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.407      ;
; 1.122 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.410      ;
; 1.123 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.411      ;
; 1.128 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.416      ;
; 1.134 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.422      ;
; 1.144 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.432      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.146 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.431      ;
; 1.161 ; controlador_IO:io|rd_io[13]                                                                                   ; proc:pro0|datapath:e0|regfile:reg0|br~145                                                                     ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.397     ; 1.050      ;
; 1.163 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.449      ;
; 1.166 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.454      ;
; 1.173 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.460      ;
; 1.177 ; controlador_IO:io|rd_io[9]                                                                                    ; proc:pro0|datapath:e0|regfile:reg0|br~61                                                                      ; CLOCK_50           ; counter_div_clk[2] ; 0.000        ; -0.415     ; 1.048      ;
; 1.187 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.474      ;
; 1.192 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.003      ; 1.481      ;
; 1.217 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.001      ; 1.504      ;
; 1.236 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                               ; proc:pro0|datapath:e0|regfile_system:regS|bs[2][5]                                                            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 1.521      ;
; 1.239 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.525      ;
; 1.254 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                                   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.002      ; 1.542      ;
; 1.261 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 2.439      ; 3.986      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.976 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.262      ;
; 0.987 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.273      ;
; 1.015 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.301      ;
; 1.019 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.305      ;
; 1.203 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.489      ;
; 1.215 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.501      ;
; 1.256 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 1.625      ;
; 1.280 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.566      ;
; 1.281 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.567      ;
; 1.419 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.705      ;
; 1.429 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.714      ;
; 1.448 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.734      ;
; 1.452 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.738      ;
; 1.488 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.774      ;
; 1.499 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.785      ;
; 1.568 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.854      ;
; 1.579 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.865      ;
; 1.584 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 1.953      ;
; 1.600 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 1.973      ;
; 1.608 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.894      ;
; 1.616 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.902      ;
; 1.635 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.921      ;
; 1.646 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.015      ;
; 1.658 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 1.945      ;
; 1.666 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.952      ;
; 1.678 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.963      ;
; 1.684 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 1.971      ;
; 1.686 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.051      ;
; 1.688 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.974      ;
; 1.715 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.001      ;
; 1.738 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.025      ;
; 1.739 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.025      ;
; 1.746 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.032      ;
; 1.749 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.035      ;
; 1.750 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.036      ;
; 1.764 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.051      ;
; 1.804 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.173      ;
; 1.818 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.105      ;
; 1.819 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.105      ;
; 1.873 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.242      ;
; 1.875 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.161      ;
; 1.898 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.185      ;
; 1.915 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.201      ;
; 1.919 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.205      ;
; 1.923 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.292      ;
; 1.928 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.301      ;
; 1.937 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.306      ;
; 1.943 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.118      ; 2.311      ;
; 1.945 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.231      ;
; 1.946 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.232      ;
; 1.949 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.318      ;
; 1.955 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.241      ;
; 1.990 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.363      ;
; 2.008 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.111      ; 2.369      ;
; 2.014 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.379      ;
; 2.026 ; proc:pro0|unidad_control:c0|new_pc[2]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 2.353      ;
; 2.030 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.316      ;
; 2.033 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.318      ;
; 2.035 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.321      ;
; 2.036 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.405      ;
; 2.057 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.411      ;
; 2.058 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.345      ;
; 2.059 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.428      ;
; 2.065 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.434      ;
; 2.072 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.114      ; 2.436      ;
; 2.076 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.441      ;
; 2.096 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.380      ;
; 2.097 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.381      ;
; 2.105 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.391      ;
; 2.106 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.392      ;
; 2.106 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.392      ;
; 2.108 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.394      ;
; 2.137 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.423      ;
; 2.138 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.425      ;
; 2.141 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.426      ;
; 2.142 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.427      ;
; 2.147 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.431      ;
; 2.148 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.521      ;
; 2.149 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.433      ;
; 2.167 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.452      ;
; 2.168 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.454      ;
; 2.200 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.485      ;
; 2.201 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.486      ;
; 2.234 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.115      ; 2.599      ;
; 2.238 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.611      ;
; 2.244 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.617      ;
; 2.262 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.631      ;
; 2.263 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 2.548      ;
; 2.267 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.621      ;
; 2.267 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.554      ;
; 2.270 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.639      ;
; 2.271 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.118      ; 2.639      ;
; 2.273 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.123      ; 2.646      ;
; 2.275 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.120      ; 2.645      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter_div_clk[2]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.514 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.492      ;
; -0.513 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.454      ; 3.505      ;
; -0.513 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.454      ; 3.505      ;
; -0.513 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.454      ; 3.505      ;
; -0.495 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.455      ; 3.488      ;
; -0.495 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.455      ; 3.488      ;
; -0.495 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.455      ; 3.488      ;
; -0.495 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.455      ; 3.488      ;
; -0.495 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.455      ; 3.488      ;
; -0.142 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.456      ; 3.136      ;
; -0.142 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.456      ; 3.136      ;
; -0.142 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.456      ; 3.136      ;
; -0.125 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.432      ; 3.095      ;
; -0.124 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.107      ;
; -0.124 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.107      ;
; -0.124 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.107      ;
; -0.124 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.107      ;
; -0.123 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.448      ; 3.109      ;
; -0.123 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.101      ;
; -0.123 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.447      ; 3.108      ;
; -0.123 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.437      ; 3.098      ;
; -0.123 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.106      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.445      ; 3.105      ;
; -0.122 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.441      ; 3.101      ;
; -0.122 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.441      ; 3.101      ;
; -0.122 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.441      ; 3.101      ;
; -0.122 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.441      ; 3.101      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.100      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.442      ; 3.102      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.100      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.100      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.440      ; 3.100      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.452      ; 3.112      ;
; -0.122 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.452      ; 3.112      ;
; -0.106 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.442      ; 3.086      ;
; -0.014 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.492      ;
; -0.013 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.454      ; 3.505      ;
; -0.013 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.454      ; 3.505      ;
; -0.013 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.454      ; 3.505      ;
; 0.005  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.455      ; 3.488      ;
; 0.005  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.455      ; 3.488      ;
; 0.005  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.455      ; 3.488      ;
; 0.005  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.455      ; 3.488      ;
; 0.005  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.455      ; 3.488      ;
; 0.358  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.456      ; 3.136      ;
; 0.358  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.456      ; 3.136      ;
; 0.358  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.456      ; 3.136      ;
; 0.375  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.432      ; 3.095      ;
; 0.376  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.107      ;
; 0.376  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.107      ;
; 0.376  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.107      ;
; 0.376  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.107      ;
; 0.377  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.448      ; 3.109      ;
; 0.377  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.101      ;
; 0.377  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.447      ; 3.108      ;
; 0.377  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.437      ; 3.098      ;
; 0.377  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.106      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.445      ; 3.105      ;
; 0.378  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.441      ; 3.101      ;
; 0.378  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.441      ; 3.101      ;
; 0.378  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.441      ; 3.101      ;
; 0.378  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.441      ; 3.101      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.100      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.442      ; 3.102      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.100      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.100      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.440      ; 3.100      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.452      ; 3.112      ;
; 0.378  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.452      ; 3.112      ;
; 0.394  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.442      ; 3.086      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.105      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.105      ;
; -0.124 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.444      ; 3.106      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.104      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.104      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.104      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.442      ; 3.103      ;
; -0.123 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.443      ; 3.104      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.105      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.105      ;
; 0.376  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.444      ; 3.106      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.104      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.104      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.104      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.442      ; 3.103      ;
; 0.377  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.443      ; 3.104      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                        ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.858      ; 3.105      ;
; 0.791 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.858      ; 3.105      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                          ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.039 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.858      ; 3.105      ;
; 0.461  ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.858      ; 3.105      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter_div_clk[2]'                                                                                                                ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; 0.358 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.442      ; 3.086      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.105      ;
; 0.374 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.441      ; 3.101      ;
; 0.374 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.441      ; 3.101      ;
; 0.374 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.441      ; 3.101      ;
; 0.374 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.441      ; 3.101      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.100      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.442      ; 3.102      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.100      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.100      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.100      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.452      ; 3.112      ;
; 0.374 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.452      ; 3.112      ;
; 0.375 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.448      ; 3.109      ;
; 0.375 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.101      ;
; 0.375 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.447      ; 3.108      ;
; 0.375 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.437      ; 3.098      ;
; 0.375 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.106      ;
; 0.376 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.107      ;
; 0.376 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.107      ;
; 0.376 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.107      ;
; 0.376 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.445      ; 3.107      ;
; 0.377 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.432      ; 3.095      ;
; 0.394 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.456      ; 3.136      ;
; 0.394 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.456      ; 3.136      ;
; 0.394 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.456      ; 3.136      ;
; 0.747 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.455      ; 3.488      ;
; 0.747 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.455      ; 3.488      ;
; 0.747 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.455      ; 3.488      ;
; 0.747 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.455      ; 3.488      ;
; 0.747 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.455      ; 3.488      ;
; 0.765 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.454      ; 3.505      ;
; 0.765 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.454      ; 3.505      ;
; 0.765 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.454      ; 3.505      ;
; 0.766 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.440      ; 3.492      ;
; 0.858 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.442      ; 3.086      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.105      ;
; 0.874 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.441      ; 3.101      ;
; 0.874 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.441      ; 3.101      ;
; 0.874 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.441      ; 3.101      ;
; 0.874 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.441      ; 3.101      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.100      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.442      ; 3.102      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.100      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.100      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.100      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.452      ; 3.112      ;
; 0.874 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.452      ; 3.112      ;
; 0.875 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.448      ; 3.109      ;
; 0.875 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.101      ;
; 0.875 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.447      ; 3.108      ;
; 0.875 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.437      ; 3.098      ;
; 0.875 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.106      ;
; 0.876 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.107      ;
; 0.876 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.107      ;
; 0.876 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.107      ;
; 0.876 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.445      ; 3.107      ;
; 0.877 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.432      ; 3.095      ;
; 0.894 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.456      ; 3.136      ;
; 0.894 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.456      ; 3.136      ;
; 0.894 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.456      ; 3.136      ;
; 1.247 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.455      ; 3.488      ;
; 1.247 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.455      ; 3.488      ;
; 1.247 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.455      ; 3.488      ;
; 1.247 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.455      ; 3.488      ;
; 1.247 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.455      ; 3.488      ;
; 1.265 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.454      ; 3.505      ;
; 1.265 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.454      ; 3.505      ;
; 1.265 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.454      ; 3.505      ;
; 1.266 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.440      ; 3.492      ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.104      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.104      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.104      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.442      ; 3.103      ;
; 0.375 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.104      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.105      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.443      ; 3.105      ;
; 0.376 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.444      ; 3.106      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.104      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.104      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.104      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.442      ; 3.103      ;
; 0.875 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.104      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.105      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.443      ; 3.105      ;
; 0.876 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.444      ; 3.106      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[3]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 5.635  ; 5.635  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 5.573  ; 5.573  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 5.513  ; 5.513  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 5.635  ; 5.635  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 5.629  ; 5.629  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 2.009  ; 2.009  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 2.009  ; 2.009  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 1.453  ; 1.453  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 1.414  ; 1.414  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 1.592  ; 1.592  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 1.905  ; 1.905  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 1.477  ; 1.477  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 1.732  ; 1.732  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.652  ; 0.652  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.676  ; 0.676  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.172  ; 1.172  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 5.826  ; 5.826  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 5.351  ; 5.351  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 5.692  ; 5.692  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 5.363  ; 5.363  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.826  ; 5.826  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 2.151  ; 2.151  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 2.151  ; 2.151  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.230  ; 1.230  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.890  ; 1.890  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.361  ; 1.361  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 1.774  ; 1.774  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.600  ; 1.600  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.728  ; 1.728  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.831  ; 0.831  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.883  ; 0.883  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 6.866  ; 6.866  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 6.846  ; 6.846  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 6.665  ; 6.665  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 6.832  ; 6.832  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 6.866  ; 6.866  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 5.628  ; 5.628  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 5.548  ; 5.548  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.697 ; 11.697 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 9.872  ; 9.872  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 9.904  ; 9.904  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 9.434  ; 9.434  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 9.491  ; 9.491  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 10.099 ; 10.099 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.666  ; 9.666  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 8.931  ; 8.931  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 10.373 ; 10.373 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.812  ; 9.812  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.371 ; 10.371 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.116 ; 11.116 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.498  ; 9.498  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.197 ; 10.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.442 ; 10.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.697 ; 11.697 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.649 ; 10.649 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.098  ; 4.098  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 4.025  ; 4.025  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 3.605  ; 3.605  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 3.432  ; 3.432  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 3.756  ; 3.756  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 4.098  ; 4.098  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 3.336  ; 3.336  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 3.594  ; 3.594  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 2.378  ; 2.378  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 1.763  ; 1.763  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 2.927  ; 2.927  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -5.265 ; -5.265 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -5.325 ; -5.325 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -5.265 ; -5.265 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -5.387 ; -5.387 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -5.381 ; -5.381 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; -0.172 ; -0.172 ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; -1.761 ; -1.761 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; -1.205 ; -1.205 ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; -1.166 ; -1.166 ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; -1.344 ; -1.344 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; -1.657 ; -1.657 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; -1.229 ; -1.229 ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; -1.484 ; -1.484 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.404 ; -0.404 ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; -0.428 ; -0.428 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; -0.172 ; -0.172 ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -4.551 ; -4.551 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -4.551 ; -4.551 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -4.648 ; -4.648 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -4.559 ; -4.559 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -4.775 ; -4.775 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.215  ; 0.215  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; -1.101 ; -1.101 ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; -0.413 ; -0.413 ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; -0.883 ; -0.883 ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; -0.550 ; -0.550 ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; -0.758 ; -0.758 ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; -0.585 ; -0.585 ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; -0.682 ; -0.682 ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.215  ; 0.215  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.185  ; 0.185  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -4.621 ; -4.621 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -4.855 ; -4.855 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -4.621 ; -4.621 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -4.962 ; -4.962 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -4.937 ; -4.937 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -5.380 ; -5.380 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -5.300 ; -5.300 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -5.686 ; -5.686 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -6.917 ; -6.917 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -7.037 ; -7.037 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -6.525 ; -6.525 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -7.361 ; -7.361 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -7.028 ; -7.028 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -7.330 ; -7.330 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -6.771 ; -6.771 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -5.686 ; -5.686 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -6.089 ; -6.089 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -6.782 ; -6.782 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -6.294 ; -6.294 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -6.496 ; -6.496 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -6.272 ; -6.272 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -7.009 ; -7.009 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -6.828 ; -6.828 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -5.843 ; -5.843 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.194  ; 0.194  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; -1.308 ; -1.308 ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; -0.764 ; -0.764 ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; -0.414 ; -0.414 ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; -0.657 ; -0.657 ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; -0.864 ; -0.864 ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; -0.405 ; -0.405 ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; -0.682 ; -0.682 ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.194  ; 0.194  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.180  ; 0.180  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -1.261 ; -1.261 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 10.971 ; 10.971 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.971 ; 10.971 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.125 ; 10.125 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.791  ; 9.791  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.693  ; 9.693  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 10.217 ; 10.217 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 10.222 ; 10.222 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 10.183 ; 10.183 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.956 ; 11.956 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 11.708 ; 11.708 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.745 ; 11.745 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.724 ; 11.724 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 11.759 ; 11.759 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 11.922 ; 11.922 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 11.956 ; 11.956 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 11.889 ; 11.889 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 12.980 ; 12.980 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 12.315 ; 12.315 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.912 ; 11.912 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 12.767 ; 12.767 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 12.980 ; 12.980 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 12.967 ; 12.967 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 12.565 ; 12.565 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 12.665 ; 12.665 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.146 ; 11.146 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 11.010 ; 11.010 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.146 ; 11.146 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.620 ; 10.620 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 10.184 ; 10.184 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 10.241 ; 10.241 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 10.852 ; 10.852 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.817 ; 10.817 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 8.477  ; 8.477  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.477  ; 8.477  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.151  ; 8.151  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 7.942  ; 7.942  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.308  ; 8.308  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.183  ; 8.183  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.213  ; 8.213  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 7.898  ; 7.898  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.410  ; 8.410  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.515  ; 8.515  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.166  ; 9.166  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.164  ; 9.164  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.931  ; 8.931  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.761  ; 8.761  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.763  ; 9.763  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 10.693 ; 10.693 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 10.581 ; 10.581 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.760 ; 75.760 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 74.816 ; 74.816 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 74.501 ; 74.501 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.760 ; 75.760 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.513 ; 75.513 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 73.912 ; 73.912 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 74.089 ; 74.089 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 74.396 ; 74.396 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 72.846 ; 72.846 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.927 ; 74.927 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 73.605 ; 73.605 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.329 ; 74.329 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 72.849 ; 72.849 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 74.831 ; 74.831 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 73.639 ; 73.639 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 72.642 ; 72.642 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.649 ; 17.649 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 14.431 ; 14.431 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 15.242 ; 15.242 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.780 ; 15.780 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 15.406 ; 15.406 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.238 ; 14.238 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 15.419 ; 15.419 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 14.102 ; 14.102 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 14.870 ; 14.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 17.147 ; 17.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 16.753 ; 16.753 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.569 ; 16.569 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 17.015 ; 17.015 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 15.990 ; 15.990 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 16.126 ; 16.126 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 16.989 ; 16.989 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 17.649 ; 17.649 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 74.041 ; 74.041 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 73.675 ; 73.675 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 76.184 ; 76.184 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 29.474 ; 29.474 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 28.889 ; 28.889 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 28.825 ; 28.825 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 29.474 ; 29.474 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 28.267 ; 28.267 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 29.729 ; 29.729 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 29.172 ; 29.172 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 28.879 ; 28.879 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 29.729 ; 29.729 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 28.805 ; 28.805 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 11.060 ; 11.060 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 29.634 ; 29.634 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 29.634 ; 29.634 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 29.327 ; 29.327 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 29.088 ; 29.088 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 29.313 ; 29.313 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 12.378 ; 12.378 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 9.083  ; 9.083  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 9.841  ; 9.841  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 9.275  ; 9.275  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.209  ; 9.209  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.435  ; 9.435  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 9.439  ; 9.439  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.083  ; 9.083  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 8.895  ; 8.895  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 9.678  ; 9.678  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 9.159  ; 9.159  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 9.499  ; 9.499  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 9.176  ; 9.176  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 9.173  ; 9.173  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 9.469  ; 9.469  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 8.895  ; 8.895  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 10.053 ; 10.053 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 10.053 ; 10.053 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 10.064 ; 10.064 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 10.107 ; 10.107 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 10.102 ; 10.102 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 10.099 ; 10.099 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 10.297 ; 10.297 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 10.212 ; 10.212 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 8.692  ; 8.692  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.395  ; 9.395  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 9.885  ; 9.885  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 9.461  ; 9.461  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 8.692  ; 8.692  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 9.129  ; 9.129  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.450  ; 9.450  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 9.073  ; 9.073  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.477  ; 8.477  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.151  ; 8.151  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 7.942  ; 7.942  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.308  ; 8.308  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.183  ; 8.183  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.213  ; 8.213  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 7.898  ; 7.898  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 8.410  ; 8.410  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.410  ; 8.410  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.515  ; 8.515  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.166  ; 9.166  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.164  ; 9.164  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.931  ; 8.931  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.761  ; 8.761  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.763  ; 9.763  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 10.693 ; 10.693 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 9.430  ; 9.430  ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 8.406  ; 8.406  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 11.406 ; 11.406 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 8.990  ; 8.990  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 10.228 ; 10.228 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 10.686 ; 10.686 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 9.648  ; 9.648  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 9.267  ; 9.267  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 9.689  ; 9.689  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 9.528  ; 9.528  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 10.274 ; 10.274 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 9.271  ; 9.271  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 10.038 ; 10.038 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 8.406  ; 8.406  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 10.377 ; 10.377 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 10.756 ; 10.756 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 9.680  ; 9.680  ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 9.724  ; 9.724  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 10.406 ; 10.406 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 10.452 ; 10.452 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 10.387 ; 10.387 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 10.853 ; 10.853 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 9.915  ; 9.915  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 11.277 ; 11.277 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 9.724  ; 9.724  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 10.567 ; 10.567 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 10.239 ; 10.239 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 11.311 ; 11.311 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 10.840 ; 10.840 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 11.370 ; 11.370 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 10.889 ; 10.889 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 11.290 ; 11.290 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 11.147 ; 11.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 11.537 ; 11.537 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 11.190 ; 11.190 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 10.867 ; 10.867 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 10.690 ; 10.690 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 10.062 ; 10.062 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 10.681 ; 10.681 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 10.620 ; 10.620 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 11.266 ; 11.266 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 10.062 ; 10.062 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 10.596 ; 10.596 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 10.963 ; 10.963 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 10.670 ; 10.670 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 11.520 ; 11.520 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 10.596 ; 10.596 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 8.730  ; 8.730  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 10.879 ; 10.879 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 11.425 ; 11.425 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 11.123 ; 11.123 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 10.879 ; 10.879 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 11.109 ; 11.109 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 8.735  ; 8.735  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.755  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.340 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.350 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.755  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.765  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.517 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.521 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.837 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.831 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.617 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.847 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.009 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.001 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 73.711 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 74.296 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 74.306 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 73.711 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 73.721 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 74.800 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 74.800 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 74.473 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 74.477 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 74.798 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 74.798 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 74.791 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 74.785 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 74.571 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 74.801 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 73.963 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 73.955 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                         ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.755  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.340 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.350 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.755  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.765  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.517 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.521 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.844 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.837 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.831 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.617 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.847 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.009 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.001 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.823 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.408 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 11.418 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.823 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.833 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.912 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.912 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.585 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.589 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.919 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 11.919 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.912 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 11.906 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 11.692 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.922 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.084 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.076 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.755     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.340    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.350    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.755     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.765     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.517    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.521    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.837    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.831    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.617    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.847    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.009    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.001    ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 73.711    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 74.296    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 74.306    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 73.711    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 73.721    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 74.800    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 74.800    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 74.473    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 74.477    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 74.798    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 74.798    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 74.791    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 74.785    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 74.571    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 74.801    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 73.963    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 73.955    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.755     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 10.340    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 10.350    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.755     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.765     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 10.517    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 10.521    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 10.844    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 10.837    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 10.831    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 10.617    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 10.847    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 10.009    ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 10.001    ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.823    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 11.408    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 11.418    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 10.823    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 10.833    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 11.912    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 11.912    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 11.585    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 11.589    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 11.919    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 11.919    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.912    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 11.906    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 11.692    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 11.922    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.084    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 11.076    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+--------------------------------------------------------+
; Fast Model Setup Summary                               ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; counter_div_clk[2]           ; -26.449 ; -4650.669     ;
; vga_controller:vga|clk_25mhz ; -25.623 ; -5350.374     ;
; CLOCK_50                     ; -23.576 ; -2743.070     ;
+------------------------------+---------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.720 ; -11.812       ;
; counter_div_clk[2]           ; 0.131  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.215  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.061 ; -0.475        ;
; vga_controller:vga|clk_25mhz ; 0.120  ; 0.000         ;
; CLOCK_50                     ; 0.408  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.028 ; -0.028        ;
; counter_div_clk[2]           ; 0.247  ; 0.000         ;
; vga_controller:vga|clk_25mhz ; 0.260  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz ; -1.627 ; -1425.728     ;
; CLOCK_50                     ; -1.380 ; -896.380      ;
; SW[9]                        ; -1.380 ; -1.380        ;
; counter_div_clk[2]           ; -0.500 ; -381.000      ;
+------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                      ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -26.449 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.481     ;
; -26.448 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.480     ;
; -26.439 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.471     ;
; -26.438 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.470     ;
; -26.433 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.465     ;
; -26.432 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.464     ;
; -26.412 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.445     ;
; -26.411 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.444     ;
; -26.406 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.442     ;
; -26.401 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.437     ;
; -26.400 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.431     ;
; -26.398 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.420     ;
; -26.398 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.420     ;
; -26.398 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.429     ;
; -26.396 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.432     ;
; -26.391 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.427     ;
; -26.390 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.426     ;
; -26.390 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.421     ;
; -26.388 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.410     ;
; -26.388 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.410     ;
; -26.388 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.419     ;
; -26.385 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.004      ; 27.421     ;
; -26.384 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.415     ;
; -26.383 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 27.407     ;
; -26.382 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.404     ;
; -26.382 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 27.404     ;
; -26.382 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.413     ;
; -26.375 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.398     ;
; -26.373 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 27.397     ;
; -26.371 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 27.400     ;
; -26.370 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 27.399     ;
; -26.369 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 27.406     ;
; -26.367 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 27.391     ;
; -26.365 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.388     ;
; -26.364 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.396     ;
; -26.364 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.005      ; 27.401     ;
; -26.363 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.395     ;
; -26.361 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.384     ;
; -26.361 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.384     ;
; -26.361 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.393     ;
; -26.359 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.382     ;
; -26.354 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.386     ;
; -26.348 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 27.380     ;
; -26.346 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.007     ; 27.371     ;
; -26.339 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 27.368     ;
; -26.338 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 27.367     ;
; -26.338 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 27.362     ;
; -26.328 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.361     ;
; -26.327 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.360     ;
; -26.323 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.356     ;
; -26.322 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.350     ;
; -26.320 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 27.339     ;
; -26.320 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 27.339     ;
; -26.320 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.348     ;
; -26.308 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.338     ;
; -26.308 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.338     ;
; -26.307 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.334     ;
; -26.305 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.332     ;
; -26.305 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 27.326     ;
; -26.298 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.328     ;
; -26.298 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.328     ;
; -26.297 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 27.317     ;
; -26.297 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.324     ;
; -26.296 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.329     ;
; -26.295 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.322     ;
; -26.292 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.319     ;
; -26.292 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.322     ;
; -26.292 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 27.322     ;
; -26.291 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.324     ;
; -26.291 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.318     ;
; -26.290 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~56  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.318     ;
; -26.289 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.316     ;
; -26.288 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.314     ;
; -26.288 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~50  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 27.307     ;
; -26.288 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~66  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 27.307     ;
; -26.288 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~136 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.316     ;
; -26.286 ; proc:pro0|unidad_control:c0|ir[1]  ; proc:pro0|datapath:e0|regfile:reg0|br~120 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.003     ; 27.315     ;
; -26.283 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.309     ;
; -26.282 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.309     ;
; -26.279 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.312     ;
; -26.278 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.301     ;
; -26.278 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.304     ;
; -26.276 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~34  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 27.303     ;
; -26.273 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~146 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 27.294     ;
; -26.273 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.299     ;
; -26.272 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.298     ;
; -26.271 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.302     ;
; -26.271 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 27.302     ;
; -26.270 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.298     ;
; -26.269 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.302     ;
; -26.268 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.301     ;
; -26.268 ; proc:pro0|unidad_control:c0|ir[15] ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 27.296     ;
; -26.268 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.291     ;
; -26.267 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 27.293     ;
; -26.266 ; proc:pro0|unidad_control:c0|ir[14] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.299     ;
; -26.265 ; proc:pro0|unidad_control:c0|ir[0]  ; proc:pro0|datapath:e0|regfile:reg0|br~112 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.012     ; 27.285     ;
; -26.263 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~72  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.296     ;
; -26.262 ; proc:pro0|unidad_control:c0|ir[13] ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 27.285     ;
; -26.258 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~100 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.291     ;
; -26.256 ; proc:pro0|unidad_control:c0|ir[12] ; proc:pro0|datapath:e0|regfile:reg0|br~132 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 27.289     ;
+---------+------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                        ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                                                                                                                     ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -25.623 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.681     ;
; -25.621 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.687     ;
; -25.613 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.671     ;
; -25.611 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 26.685     ;
; -25.611 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.677     ;
; -25.607 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.670     ;
; -25.607 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.059      ; 26.665     ;
; -25.605 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.671     ;
; -25.601 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 26.675     ;
; -25.597 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.660     ;
; -25.595 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.665     ;
; -25.595 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.075      ; 26.669     ;
; -25.591 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.654     ;
; -25.588 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.655     ;
; -25.586 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 26.645     ;
; -25.585 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.655     ;
; -25.584 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.651     ;
; -25.579 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.649     ;
; -25.578 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.645     ;
; -25.577 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 26.649     ;
; -25.574 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.076      ; 26.649     ;
; -25.572 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.639     ;
; -25.570 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.634     ;
; -25.567 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 26.639     ;
; -25.561 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 26.633     ;
; -25.558 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 26.629     ;
; -25.551 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.619     ;
; -25.545 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 26.600     ;
; -25.543 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.606     ;
; -25.540 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.074      ; 26.613     ;
; -25.533 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 26.604     ;
; -25.529 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.589     ;
; -25.517 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.584     ;
; -25.513 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 26.568     ;
; -25.511 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.574     ;
; -25.510 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.574     ;
; -25.501 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 26.572     ;
; -25.499 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.568     ;
; -25.497 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.557     ;
; -25.485 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.554     ;
; -25.485 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.552     ;
; -25.481 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.549     ;
; -25.478 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.542     ;
; -25.475 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 26.530     ;
; -25.475 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.544     ;
; -25.473 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.535     ;
; -25.471 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.539     ;
; -25.469 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.538     ;
; -25.467 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.536     ;
; -25.465 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.533     ;
; -25.465 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 26.520     ;
; -25.463 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.525     ;
; -25.460 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.520     ;
; -25.459 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.529     ;
; -25.459 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.056      ; 26.514     ;
; -25.457 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.519     ;
; -25.452 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.516     ;
; -25.450 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.510     ;
; -25.449 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.519     ;
; -25.448 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.518     ;
; -25.444 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.513     ;
; -25.444 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.061      ; 26.504     ;
; -25.443 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.513     ;
; -25.442 ; proc:pro0|unidad_control:c0|ir[12] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.506     ;
; -25.438 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.494     ;
; -25.436 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.499     ;
; -25.436 ; proc:pro0|unidad_control:c0|ir[13] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.500     ;
; -25.423 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 26.484     ;
; -25.422 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.072      ; 26.493     ;
; -25.415 ; proc:pro0|unidad_control:c0|ir[15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.480     ;
; -25.407 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.473     ;
; -25.403 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.468     ;
; -25.397 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.053      ; 26.449     ;
; -25.395 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 26.454     ;
; -25.395 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.057      ; 26.451     ;
; -25.393 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.065      ; 26.457     ;
; -25.383 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.073      ; 26.455     ;
; -25.382 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.058      ; 26.439     ;
; -25.381 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.448     ;
; -25.379 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.055      ; 26.433     ;
; -25.379 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 26.440     ;
; -25.377 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.063      ; 26.439     ;
; -25.375 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.441     ;
; -25.374 ; proc:pro0|unidad_control:c0|ir[1]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 26.435     ;
; -25.371 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.436     ;
; -25.367 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.437     ;
; -25.367 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.435     ;
; -25.365 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.053      ; 26.417     ;
; -25.363 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 26.422     ;
; -25.363 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.060      ; 26.422     ;
; -25.360 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.066      ; 26.425     ;
; -25.351 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.067      ; 26.417     ;
; -25.350 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.058      ; 26.407     ;
; -25.349 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.416     ;
; -25.349 ; proc:pro0|unidad_control:c0|ir[3]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.071      ; 26.419     ;
; -25.344 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.064      ; 26.407     ;
; -25.342 ; proc:pro0|unidad_control:c0|ir[0]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.062      ; 26.403     ;
; -25.333 ; proc:pro0|unidad_control:c0|ir[6]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.069      ; 26.401     ;
; -25.328 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.068      ; 26.395     ;
; -25.322 ; proc:pro0|unidad_control:c0|ir[14] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.070      ; 26.391     ;
+---------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -23.576 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.899     ;
; -23.566 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.889     ;
; -23.560 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.883     ;
; -23.539 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 24.863     ;
; -23.498 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 24.818     ;
; -23.466 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.288      ; 24.786     ;
; -23.348 ; proc:pro0|unidad_control:c0|ir[3]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 24.669     ;
; -23.332 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 24.651     ;
; -23.272 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.595     ;
; -23.190 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.295      ; 24.517     ;
; -23.173 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 24.497     ;
; -23.093 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 24.417     ;
; -23.073 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 24.399     ;
; -23.013 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.336     ;
; -22.988 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 24.310     ;
; -22.932 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 24.256     ;
; -22.864 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 24.187     ;
; -22.718 ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW    ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 24.039     ;
; -22.658 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.987     ;
; -22.628 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.953     ;
; -22.610 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.939     ;
; -22.596 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.915     ;
; -22.575 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.898     ;
; -22.543 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.872     ;
; -22.496 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.819     ;
; -22.484 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.807     ;
; -22.465 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.791     ;
; -22.463 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.792     ;
; -22.461 ; proc:pro0|datapath:e0|regfile:reg0|br~139           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.783     ;
; -22.461 ; proc:pro0|datapath:e0|regfile:reg0|br~135           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.782     ;
; -22.452 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.777     ;
; -22.445 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.768     ;
; -22.437 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.760     ;
; -22.417 ; proc:pro0|datapath:e0|regfile:reg0|br~140           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.740     ;
; -22.414 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.736     ;
; -22.412 ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.734     ;
; -22.404 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.726     ;
; -22.401 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.727     ;
; -22.396 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.725     ;
; -22.389 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.718     ;
; -22.377 ; proc:pro0|datapath:e0|regfile:reg0|br~44            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.706     ;
; -22.374 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.703     ;
; -22.351 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.670     ;
; -22.343 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 23.660     ;
; -22.337 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.665     ;
; -22.333 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 23.657     ;
; -22.324 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.653     ;
; -22.319 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.638     ;
; -22.316 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.645     ;
; -22.314 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.637     ;
; -22.308 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.637     ;
; -22.305 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.630     ;
; -22.294 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.617     ;
; -22.281 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.600     ;
; -22.280 ; proc:pro0|datapath:e0|regfile:reg0|br~68            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.601     ;
; -22.249 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.572     ;
; -22.249 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 23.564     ;
; -22.249 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.568     ;
; -22.224 ; proc:pro0|datapath:e0|regfile:reg0|br~28            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.553     ;
; -22.214 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.537     ;
; -22.198 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 23.513     ;
; -22.193 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.512     ;
; -22.172 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.289      ; 23.493     ;
; -22.170 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.489     ;
; -22.164 ; proc:pro0|datapath:e0|regfile:reg0|br~73            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.486     ;
; -22.161 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.490     ;
; -22.159 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.482     ;
; -22.155 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.477     ;
; -22.151 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.479     ;
; -22.148 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.470     ;
; -22.148 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 23.466     ;
; -22.147 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.476     ;
; -22.146 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 23.461     ;
; -22.143 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 23.458     ;
; -22.138 ; proc:pro0|datapath:e0|regfile:reg0|br~75            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.464     ;
; -22.133 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.456     ;
; -22.129 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.286      ; 23.447     ;
; -22.123 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.445     ;
; -22.122 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.283      ; 23.437     ;
; -22.118 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.444     ;
; -22.110 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.297      ; 23.439     ;
; -22.109 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][7]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.428     ;
; -22.092 ; proc:pro0|datapath:e0|regfile:reg0|br~60            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.417     ;
; -22.092 ; proc:pro0|datapath:e0|regfile:reg0|br~61            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.299      ; 23.423     ;
; -22.090 ; proc:pro0|datapath:e0|regfile:reg0|br~47            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.293      ; 23.415     ;
; -22.082 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.404     ;
; -22.081 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.404     ;
; -22.079 ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.292      ; 23.403     ;
; -22.070 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.392     ;
; -22.065 ; proc:pro0|datapath:e0|regfile:reg0|br~30            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.294      ; 23.391     ;
; -22.062 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.296      ; 23.390     ;
; -22.045 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 23.362     ;
; -22.042 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.361     ;
; -22.039 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][0]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.285      ; 23.356     ;
; -22.028 ; proc:pro0|datapath:e0|regfile:reg0|br~26            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.350     ;
; -22.025 ; proc:pro0|datapath:e0|regfile:reg0|br~59            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.301      ; 23.358     ;
; -22.017 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.291      ; 23.340     ;
; -22.014 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][10] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.287      ; 23.333     ;
; -22.001 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.323     ;
; -21.998 ; proc:pro0|datapath:e0|regfile:reg0|br~133           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.290      ; 23.320     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                            ;
+--------+--------------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.720 ; counter_div_clk[2]                                     ; counter_div_clk[2]                             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.720 ; vga_controller:vga|clk_25mhz                           ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.220 ; counter_div_clk[2]                                     ; counter_div_clk[2]                             ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -1.220 ; vga_controller:vga|clk_25mhz                           ; vga_controller:vga|clk_25mhz                   ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -0.548 ; SW[9]                                                  ; controlador_IO:io|br_io[8][2]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.801      ; 1.405      ;
; -0.544 ; SW[9]                                                  ; controlador_IO:io|br_io[8][6]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.801      ; 1.409      ;
; -0.535 ; SW[9]                                                  ; controlador_IO:io|br_io[8][7]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.801      ; 1.418      ;
; -0.480 ; SW[9]                                                  ; controlador_IO:io|br_io[8][0]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.802      ; 1.474      ;
; -0.441 ; SW[9]                                                  ; controlador_IO:io|br_io[8][5]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.802      ; 1.513      ;
; -0.431 ; SW[9]                                                  ; controlador_IO:io|br_io[8][4]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.802      ; 1.523      ;
; -0.422 ; SW[9]                                                  ; controlador_IO:io|br_io[8][3]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.801      ; 1.531      ;
; -0.419 ; SW[9]                                                  ; controlador_IO:io|br_io[8][1]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.801      ; 1.534      ;
; -0.291 ; SW[9]                                                  ; controlador_IO:io|br_io[7][0]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.791      ; 1.652      ;
; -0.288 ; SW[9]                                                  ; controlador_IO:io|br_io[7][1]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.791      ; 1.655      ;
; -0.279 ; SW[9]                                                  ; controlador_IO:io|br_io[7][3]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.791      ; 1.664      ;
; -0.268 ; SW[9]                                                  ; controlador_IO:io|br_io[8][8]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.802      ; 1.686      ;
; -0.233 ; SW[9]                                                  ; controlador_IO:io|br_io[7][2]                  ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.791      ; 1.710      ;
; -0.157 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|current_interrupt ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.790      ; 1.785      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[12]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[13]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[14]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[15]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[16]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[17]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[18]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[19]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[20]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[21]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[22]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.137 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[23]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.792      ; 1.807      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[0]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[1]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[2]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[3]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[4]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[5]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[6]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[7]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[8]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[9]          ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[10]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.116 ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[11]         ; SW[9]                        ; CLOCK_50    ; 0.000        ; 1.789      ; 1.825      ;
; -0.048 ; SW[9]                                                  ; controlador_IO:io|br_io[8][2]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.801      ; 1.405      ;
; -0.044 ; SW[9]                                                  ; controlador_IO:io|br_io[8][6]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.801      ; 1.409      ;
; -0.035 ; SW[9]                                                  ; controlador_IO:io|br_io[8][7]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.801      ; 1.418      ;
; 0.020  ; SW[9]                                                  ; controlador_IO:io|br_io[8][0]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.802      ; 1.474      ;
; 0.059  ; SW[9]                                                  ; controlador_IO:io|br_io[8][5]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.802      ; 1.513      ;
; 0.069  ; SW[9]                                                  ; controlador_IO:io|br_io[8][4]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.802      ; 1.523      ;
; 0.078  ; SW[9]                                                  ; controlador_IO:io|br_io[8][3]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.801      ; 1.531      ;
; 0.081  ; SW[9]                                                  ; controlador_IO:io|br_io[8][1]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.801      ; 1.534      ;
; 0.209  ; SW[9]                                                  ; controlador_IO:io|br_io[7][0]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.791      ; 1.652      ;
; 0.212  ; SW[9]                                                  ; controlador_IO:io|br_io[7][1]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.791      ; 1.655      ;
; 0.215  ; counter_div_clk[0]                                     ; counter_div_clk[0]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                     ; counter_div_clk[1]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|contador_milisegundos[0]             ; controlador_IO:io|contador_milisegundos[0]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[16][0]                         ; controlador_IO:io|br_io[16][0]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|timer:tmr0|current_interrupt         ; controlador_IO:io|timer:tmr0|current_interrupt ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.221  ; SW[9]                                                  ; controlador_IO:io|br_io[7][3]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.791      ; 1.664      ;
; 0.232  ; SW[9]                                                  ; controlador_IO:io|br_io[8][8]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.802      ; 1.686      ;
; 0.241  ; controlador_IO:io|contador_ciclos[15]                  ; controlador_IO:io|contador_ciclos[15]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; counter_div_clk[0]                                     ; counter_div_clk[2]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; controlador_IO:io|contador_milisegundos[15]            ; controlador_IO:io|contador_milisegundos[15]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; controlador_IO:io|timer:tmr0|count[23]                 ; controlador_IO:io|timer:tmr0|count[23]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; counter_div_clk[0]                                     ; counter_div_clk[1]                             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.267  ; SW[9]                                                  ; controlador_IO:io|br_io[7][2]                  ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.791      ; 1.710      ;
; 0.300  ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; controlador_IO:io|br_io[8][1]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.288      ; 0.740      ;
; 0.302  ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; controlador_IO:io|br_io[8][3]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.288      ; 0.742      ;
; 0.340  ; proc:pro0|datapath:e0|regfile:reg0|br~141              ; controlador_IO:io|br_io[12][9]                 ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.288      ; 0.780      ;
; 0.343  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|current_interrupt ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.790      ; 1.785      ;
; 0.344  ; proc:pro0|datapath:e0|regfile:reg0|br~69               ; controlador_IO:io|br_io[5][1]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.288      ; 0.784      ;
; 0.355  ; controlador_IO:io|timer:tmr0|count[12]                 ; controlador_IO:io|timer:tmr0|count[12]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; controlador_IO:io|contador_ciclos[4]                   ; controlador_IO:io|contador_ciclos[4]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controlador_IO:io|contador_ciclos[9]                   ; controlador_IO:io|contador_ciclos[9]           ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controlador_IO:io|timer:tmr0|count[0]                  ; controlador_IO:io|timer:tmr0|count[0]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controlador_IO:io|timer:tmr0|count[3]                  ; controlador_IO:io|timer:tmr0|count[3]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; controlador_IO:io|br_io[8][6]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.289      ; 0.799      ;
; 0.358  ; controlador_IO:io|contador_ciclos[14]                  ; controlador_IO:io|contador_ciclos[14]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controlador_IO:io|contador_milisegundos[1]             ; controlador_IO:io|contador_milisegundos[1]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; controlador_IO:io|timer:tmr0|count[13]                 ; controlador_IO:io|timer:tmr0|count[13]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[9]             ; controlador_IO:io|contador_milisegundos[9]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[11]            ; controlador_IO:io|contador_milisegundos[11]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[2]             ; controlador_IO:io|contador_milisegundos[2]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|timer:tmr0|count[7]                  ; controlador_IO:io|timer:tmr0|count[7]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|timer:tmr0|count[21]                 ; controlador_IO:io|timer:tmr0|count[21]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; controlador_IO:io|br_io[8][0]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.288      ; 0.801      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[4]             ; controlador_IO:io|contador_milisegundos[4]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[7]             ; controlador_IO:io|contador_milisegundos[7]     ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[13]            ; controlador_IO:io|contador_milisegundos[13]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[14]            ; controlador_IO:io|contador_milisegundos[14]    ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; proc:pro0|unidad_control:c0|ir[5]                      ; controlador_IO:io|bit_clear_char               ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.289      ; 0.804      ;
; 0.363  ; controlador_IO:io|timer:tmr0|count[9]                  ; controlador_IO:io|timer:tmr0|count[9]          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controlador_IO:io|timer:tmr0|count[10]                 ; controlador_IO:io|timer:tmr0|count[10]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; controlador_IO:io|timer:tmr0|count[11]                 ; controlador_IO:io|timer:tmr0|count[11]         ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[12]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[13]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[14]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[15]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[16]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[17]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
; 0.363  ; SW[9]                                                  ; controlador_IO:io|timer:tmr0|count[18]         ; SW[9]                        ; CLOCK_50    ; -0.500       ; 1.792      ; 1.807      ;
+--------+--------------------------------------------------------+------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; 0.131 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.502      ; 1.785      ;
; 0.194 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.506      ; 1.852      ;
; 0.196 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.506      ; 1.854      ;
; 0.203 ; SW[9]                                                                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.513      ; 1.868      ;
; 0.208 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.870      ;
; 0.209 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.871      ;
; 0.209 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.871      ;
; 0.210 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.872      ;
; 0.215 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[11]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.250 ; SW[9]                                                                                                         ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.905      ;
; 0.272 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.934      ;
; 0.275 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.937      ;
; 0.277 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.938      ;
; 0.285 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.511      ; 1.948      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.297 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.959      ;
; 0.304 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.456      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.308 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.510      ; 1.970      ;
; 0.321 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.473      ;
; 0.333 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.485      ;
; 0.337 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.489      ;
; 0.344 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 2.005      ;
; 0.345 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 2.006      ;
; 0.345 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 2.006      ;
; 0.359 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[0]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[6]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[10]               ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[8]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[4]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[1]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[1]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[3]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[6]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                               ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                             ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 2.031      ;
; 0.370 ; SW[9]                                                                                                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; SW[9]              ; counter_div_clk[2] ; 0.000        ; 1.509      ; 2.031      ;
; 0.371 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[0]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[2]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[3]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[5]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[7]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[2]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_60usec_count[9]                ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[4]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[5]                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.384 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.535      ;
; 0.386 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.537      ;
; 0.387 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.538      ;
; 0.387 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.538      ;
; 0.387 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.538      ;
; 0.387 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.538      ;
; 0.388 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; counter_div_clk[2] ; counter_div_clk[2] ; 0.000        ; -0.001     ; 0.539      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.360 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.517      ;
; 0.371 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.525      ;
; 0.443 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.595      ;
; 0.447 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.660      ;
; 0.457 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.609      ;
; 0.476 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.628      ;
; 0.478 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.630      ;
; 0.503 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.655      ;
; 0.511 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.665      ;
; 0.533 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.685      ;
; 0.538 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.690      ;
; 0.541 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.692      ;
; 0.568 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.720      ;
; 0.573 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.786      ;
; 0.573 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 0.791      ;
; 0.581 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.794      ;
; 0.581 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.733      ;
; 0.594 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.747      ;
; 0.595 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.748      ;
; 0.613 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.765      ;
; 0.616 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.768      ;
; 0.621 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.773      ;
; 0.629 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.782      ;
; 0.630 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.783      ;
; 0.634 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.070      ; 0.843      ;
; 0.638 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.790      ;
; 0.640 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.792      ;
; 0.643 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.795      ;
; 0.655 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.868      ;
; 0.659 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.872      ;
; 0.664 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.817      ;
; 0.668 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.819      ;
; 0.678 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.830      ;
; 0.685 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.837      ;
; 0.686 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.838      ;
; 0.699 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.852      ;
; 0.702 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 0.917      ;
; 0.710 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 0.925      ;
; 0.712 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.864      ;
; 0.714 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 0.926      ;
; 0.721 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.934      ;
; 0.721 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.873      ;
; 0.729 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.942      ;
; 0.737 ; proc:pro0|unidad_control:c0|new_pc[2]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_address_reg1  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.065      ; 0.940      ;
; 0.741 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.954      ;
; 0.748 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.900      ;
; 0.761 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.070      ; 0.969      ;
; 0.769 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.070      ; 0.977      ;
; 0.769 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.922      ;
; 0.770 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 0.974      ;
; 0.770 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.003     ; 0.919      ;
; 0.772 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.003     ; 0.921      ;
; 0.774 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.925      ;
; 0.777 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.929      ;
; 0.778 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.991      ;
; 0.780 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.932      ;
; 0.787 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.939      ;
; 0.788 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 1.003      ;
; 0.791 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.061      ; 0.990      ;
; 0.794 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.946      ;
; 0.794 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 1.007      ;
; 0.797 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 1.010      ;
; 0.800 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.069      ; 1.007      ;
; 0.804 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.957      ;
; 0.806 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.957      ;
; 0.808 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.959      ;
; 0.809 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.960      ;
; 0.810 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.962      ;
; 0.811 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.962      ;
; 0.813 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.965      ;
; 0.814 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.003     ; 0.963      ;
; 0.815 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.003     ; 0.964      ;
; 0.815 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.967      ;
; 0.828 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 1.043      ;
; 0.830 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~portb_address_reg0  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 1.045      ;
; 0.832 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.065      ; 1.035      ;
; 0.837 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.988      ;
; 0.838 ; proc:pro0|unidad_control:c0|new_pc[2]                 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg1  ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 1.042      ;
; 0.840 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.076      ; 1.054      ;
; 0.841 ; proc:pro0|unidad_control:c0|new_pc[12]                ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg11 ; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.069      ; 1.048      ;
; 0.841 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.994      ;
; 0.841 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.994      ;
; 0.841 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 1.052      ;
; 0.841 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 1.054      ;
; 0.843 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                              ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.994      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter_div_clk[2]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.061 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 2.096      ;
; -0.058 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.512      ; 2.102      ;
; -0.058 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.512      ; 2.102      ;
; -0.058 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.512      ; 2.102      ;
; -0.048 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 2.093      ;
; -0.048 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 2.093      ;
; -0.048 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 2.093      ;
; -0.048 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 2.093      ;
; -0.048 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 2.093      ;
; 0.110  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.514      ; 1.936      ;
; 0.110  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.514      ; 1.936      ;
; 0.110  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.514      ; 1.936      ;
; 0.119  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.496      ; 1.909      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.506      ; 1.918      ;
; 0.120  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.915      ;
; 0.120  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.915      ;
; 0.120  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.915      ;
; 0.120  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.915      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.509      ; 1.921      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.502      ; 1.914      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.913      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.508      ; 1.920      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.504      ; 1.916      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.913      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.500      ; 1.912      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.913      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.501      ; 1.913      ;
; 0.120  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.508      ; 1.920      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.509      ; 1.920      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.509      ; 1.920      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.509      ; 1.920      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.509      ; 1.920      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 1.924      ;
; 0.121  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.513      ; 1.924      ;
; 0.133  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.503      ; 1.902      ;
; 0.439  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 2.096      ;
; 0.442  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.512      ; 2.102      ;
; 0.442  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.512      ; 2.102      ;
; 0.442  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.512      ; 2.102      ;
; 0.452  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 2.093      ;
; 0.452  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 2.093      ;
; 0.452  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 2.093      ;
; 0.452  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 2.093      ;
; 0.452  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 2.093      ;
; 0.610  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.514      ; 1.936      ;
; 0.610  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.514      ; 1.936      ;
; 0.610  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.514      ; 1.936      ;
; 0.619  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.496      ; 1.909      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.506      ; 1.918      ;
; 0.620  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.915      ;
; 0.620  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.915      ;
; 0.620  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.915      ;
; 0.620  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.915      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.509      ; 1.921      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.502      ; 1.914      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.913      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.508      ; 1.920      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.504      ; 1.916      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.913      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.500      ; 1.912      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.913      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.501      ; 1.913      ;
; 0.620  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.508      ; 1.920      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.509      ; 1.920      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.509      ; 1.920      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.509      ; 1.920      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.509      ; 1.920      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 1.924      ;
; 0.621  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.513      ; 1.924      ;
; 0.633  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.503      ; 1.902      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                              ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.505      ; 1.917      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.505      ; 1.917      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.506      ; 1.918      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.504      ; 1.916      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.504      ; 1.916      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.504      ; 1.916      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.503      ; 1.915      ;
; 0.120 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.504      ; 1.916      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.505      ; 1.917      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.505      ; 1.917      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.506      ; 1.918      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.504      ; 1.916      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.504      ; 1.916      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.504      ; 1.916      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.503      ; 1.915      ;
; 0.620 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.504      ; 1.916      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                        ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.794      ; 1.918      ;
; 0.908 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.794      ; 1.918      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                          ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.028 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.794      ; 1.918      ;
; 0.472  ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.794      ; 1.918      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter_div_clk[2]'                                                                                                                ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; 0.247 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.902      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.920      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.920      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.920      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.920      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 1.924      ;
; 0.259 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 1.924      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.509      ; 1.921      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.502      ; 1.914      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.913      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.508      ; 1.920      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.504      ; 1.916      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.913      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.500      ; 1.912      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.913      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.501      ; 1.913      ;
; 0.260 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.508      ; 1.920      ;
; 0.261 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.496      ; 1.909      ;
; 0.270 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.514      ; 1.936      ;
; 0.270 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.514      ; 1.936      ;
; 0.270 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.514      ; 1.936      ;
; 0.428 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 2.093      ;
; 0.428 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 2.093      ;
; 0.428 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 2.093      ;
; 0.428 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 2.093      ;
; 0.428 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.513      ; 2.093      ;
; 0.438 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.512      ; 2.102      ;
; 0.438 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.512      ; 2.102      ;
; 0.438 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.512      ; 2.102      ;
; 0.441 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.503      ; 2.096      ;
; 0.747 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.902      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.509      ; 1.920      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.509      ; 1.920      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.509      ; 1.920      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.509      ; 1.920      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 1.924      ;
; 0.759 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 1.924      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.509      ; 1.921      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.502      ; 1.914      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.913      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.508      ; 1.920      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.504      ; 1.916      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.913      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.500      ; 1.912      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.913      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.501      ; 1.913      ;
; 0.760 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.508      ; 1.920      ;
; 0.761 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.496      ; 1.909      ;
; 0.770 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.514      ; 1.936      ;
; 0.770 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.514      ; 1.936      ;
; 0.770 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.514      ; 1.936      ;
; 0.928 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 2.093      ;
; 0.928 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 2.093      ;
; 0.928 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 2.093      ;
; 0.928 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 2.093      ;
; 0.928 ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.513      ; 2.093      ;
; 0.938 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.512      ; 2.102      ;
; 0.938 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.512      ; 2.102      ;
; 0.938 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.512      ; 2.102      ;
; 0.941 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.503      ; 2.096      ;
+-------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.505      ; 1.917      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.505      ; 1.917      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.506      ; 1.918      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.504      ; 1.916      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.504      ; 1.916      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.504      ; 1.916      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.503      ; 1.915      ;
; 0.260 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.504      ; 1.916      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.505      ; 1.917      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.505      ; 1.917      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.506      ; 1.918      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.504      ; 1.916      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.504      ; 1.916      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.504      ; 1.916      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.503      ; 1.915      ;
; 0.760 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.504      ; 1.916      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datad                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datac                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[3]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 2.496  ; 2.496  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 2.426  ; 2.426  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 2.407  ; 2.407  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 2.496  ; 2.496  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 2.466  ; 2.466  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.289  ; 0.289  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 0.226  ; 0.226  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.035  ; 0.035  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.037  ; 0.037  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 0.128  ; 0.128  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 0.289  ; 0.289  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.076  ; 0.076  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 0.140  ; 0.140  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; -0.337 ; -0.337 ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; -0.304 ; -0.304 ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.004  ; 0.004  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 2.621  ; 2.621  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 2.430  ; 2.430  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 2.554  ; 2.554  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 2.443  ; 2.443  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 2.621  ; 2.621  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.381  ; 0.381  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.381  ; 0.381  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.050  ; 0.050  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.302  ; 0.302  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.140  ; 0.140  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.280  ; 0.280  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.182  ; 0.182  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.242  ; 0.242  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; -0.194 ; -0.194 ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; -0.168 ; -0.168 ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 3.039  ; 3.039  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 3.005  ; 3.005  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 2.945  ; 2.945  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 3.010  ; 3.010  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 3.039  ; 3.039  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 2.707  ; 2.707  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 2.646  ; 2.646  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.022  ; 5.022  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.195  ; 4.195  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.200  ; 4.200  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 3.990  ; 3.990  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.022  ; 4.022  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.294  ; 4.294  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.103  ; 4.103  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 3.793  ; 3.793  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.393  ; 4.393  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 4.171  ; 4.171  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 4.385  ; 4.385  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 4.677  ; 4.677  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 4.049  ; 4.049  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.389  ; 4.389  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.391  ; 4.391  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.022  ; 5.022  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.537  ; 4.537  ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 1.195  ; 1.195  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 1.095  ; 1.095  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.939  ; 0.939  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.897  ; 0.897  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 1.036  ; 1.036  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 1.195  ; 1.195  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.869  ; 0.869  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.935  ; 0.935  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.401  ; 0.401  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.190  ; 0.190  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 0.670  ; 0.670  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -2.287 ; -2.287 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.306 ; -2.306 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -2.287 ; -2.287 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.376 ; -2.376 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -2.346 ; -2.346 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.548  ; 0.548  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; -0.106 ; -0.106 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.085  ; 0.085  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.083  ; 0.083  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; -0.008 ; -0.008 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; -0.169 ; -0.169 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.044  ; 0.044  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; -0.020 ; -0.020 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.457  ; 0.457  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.424  ; 0.424  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.548  ; 0.548  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -2.157 ; -2.157 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.157 ; -2.157 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.195 ; -2.195 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.168 ; -2.168 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.255 ; -2.255 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.558  ; 0.558  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; -0.015 ; -0.015 ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.233  ; 0.233  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.048  ; 0.048  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.141  ; 0.141  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.072  ; 0.072  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.173  ; 0.173  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.115  ; 0.115  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.558  ; 0.558  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.543  ; 0.543  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -2.195 ; -2.195 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -2.281 ; -2.281 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -2.195 ; -2.195 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -2.311 ; -2.311 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -2.587 ; -2.587 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -2.526 ; -2.526 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.591 ; -2.591 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.070 ; -3.070 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.100 ; -3.100 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.878 ; -2.878 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.194 ; -3.194 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.082 ; -3.082 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -3.213 ; -3.213 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.939 ; -2.939 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.591 ; -2.591 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.691 ; -2.691 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.981 ; -2.981 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.801 ; -2.801 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.836 ; -2.836 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.811 ; -2.811 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.077 ; -3.077 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -3.048 ; -3.048 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.626 ; -2.626 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.532  ; 0.532  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; -0.101 ; -0.101 ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.095  ; 0.095  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.198  ; 0.198  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 0.087  ; 0.087  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 0.002  ; 0.002  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.216  ; 0.216  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.111  ; 0.111  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.532  ; 0.532  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.527  ; 0.527  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.131 ; -0.131 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 5.251  ; 5.251  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 5.251  ; 5.251  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 5.046  ; 5.046  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.870  ; 4.870  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.850  ; 4.850  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 5.039  ; 5.039  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.982  ; 4.982  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.997  ; 4.997  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 5.862  ; 5.862  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 5.777  ; 5.777  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 5.749  ; 5.749  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.731  ; 5.731  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 5.766  ; 5.766  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 5.831  ; 5.831  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 5.862  ; 5.862  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 5.819  ; 5.819  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 6.156  ; 6.156  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.907  ; 5.907  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.769  ; 5.769  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 6.085  ; 6.085  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 6.156  ; 6.156  ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 6.152  ; 6.152  ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 6.008  ; 6.008  ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 6.095  ; 6.095  ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 5.562  ; 5.562  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 5.386  ; 5.386  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.562  ; 5.562  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.317  ; 5.317  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 5.096  ; 5.096  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 5.338  ; 5.338  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 5.314  ; 5.314  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.422  ; 4.422  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.422  ; 4.422  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.226  ; 4.226  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.151  ; 4.151  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.322  ; 4.322  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.107  ; 4.107  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.243  ; 4.243  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.320  ; 4.320  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.138  ; 4.138  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.793  ; 4.793  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.373  ; 4.373  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.572  ; 4.572  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.691  ; 4.691  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.793  ; 4.793  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.688  ; 4.688  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.593  ; 4.593  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.601  ; 4.601  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.092  ; 5.092  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.966  ; 4.966  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 5.219  ; 5.219  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 5.181  ; 5.181  ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 29.420 ; 29.420 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 29.109 ; 29.109 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 28.999 ; 28.999 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 29.420 ; 29.420 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 29.382 ; 29.382 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 28.779 ; 28.779 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 28.824 ; 28.824 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 29.030 ; 29.030 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 28.385 ; 28.385 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 29.175 ; 29.175 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 28.691 ; 28.691 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 28.995 ; 28.995 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 28.427 ; 28.427 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 29.246 ; 29.246 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 28.840 ; 28.840 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 28.423 ; 28.423 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 7.750  ; 7.750  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 6.574  ; 6.574  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 6.860  ; 6.860  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 7.110  ; 7.110  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 6.930  ; 6.930  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 6.478  ; 6.478  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 7.013  ; 7.013  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 6.438  ; 6.438  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 6.706  ; 6.706  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 7.579  ; 7.579  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 7.375  ; 7.375  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 7.363  ; 7.363  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 7.569  ; 7.569  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 7.108  ; 7.108  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 7.251  ; 7.251  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 7.478  ; 7.478  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 7.750  ; 7.750  ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 28.798 ; 28.798 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 28.666 ; 28.666 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 29.800 ; 29.800 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 12.842 ; 12.842 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 12.627 ; 12.627 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 12.567 ; 12.567 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 12.842 ; 12.842 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 12.359 ; 12.359 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 12.928 ; 12.928 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 12.732 ; 12.732 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 12.610 ; 12.610 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 12.928 ; 12.928 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 12.607 ; 12.607 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 5.239  ; 5.239  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 12.898 ; 12.898 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 12.898 ; 12.898 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 12.793 ; 12.793 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 12.712 ; 12.712 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 12.779 ; 12.779 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 5.874  ; 5.874  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.862 ; 4.862 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.648 ; 4.648 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.675 ; 4.675 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.721 ; 4.721 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.646 ; 4.646 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.853 ; 4.853 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.613 ; 4.613 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.729 ; 4.729 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.632 ; 4.632 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.632 ; 4.632 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 5.022 ; 5.022 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.022 ; 5.022 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.031 ; 5.031 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.072 ; 5.072 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.070 ; 5.070 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.060 ; 5.060 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.145 ; 5.145 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.118 ; 5.118 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.991 ; 4.991 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.783 ; 4.783 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.606 ; 4.606 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.610 ; 4.610 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.107 ; 4.107 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.422 ; 4.422 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.226 ; 4.226 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.151 ; 4.151 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.322 ; 4.322 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.107 ; 4.107 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.243 ; 4.243 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.320 ; 4.320 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.430 ; 4.430 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.691 ; 4.691 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.793 ; 4.793 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.688 ; 4.688 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.593 ; 4.593 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.601 ; 4.601 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.092 ; 5.092 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.966 ; 4.966 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 5.219 ; 5.219 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 4.729 ; 4.729 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.204 ; 4.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.398 ; 5.398 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 4.519 ; 4.519 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 4.938 ; 4.938 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 5.125 ; 5.125 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 4.720 ; 4.720 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.553 ; 4.553 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.859 ; 4.859 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.700 ; 4.700 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.896 ; 4.896 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 4.545 ; 4.545 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.860 ; 4.860 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.204 ; 4.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 5.019 ; 5.019 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.241 ; 5.241 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.836 ; 4.836 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.855 ; 4.855 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 5.126 ; 5.126 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 5.102 ; 5.102 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 5.150 ; 5.150 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.244 ; 5.244 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.923 ; 4.923 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 5.502 ; 5.502 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.855 ; 4.855 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 5.169 ; 5.169 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.992 ; 4.992 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 5.350 ; 5.350 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 5.180 ; 5.180 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 5.361 ; 5.361 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 5.255 ; 5.255 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 5.374 ; 5.374 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 5.295 ; 5.295 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 5.453 ; 5.453 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.319 ; 5.319 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.187 ; 5.187 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.151 ; 5.151 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 4.939 ; 4.939 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.203 ; 5.203 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.147 ; 5.147 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.418 ; 5.418 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 4.939 ; 4.939 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 5.183 ; 5.183 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 5.308 ; 5.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.186 ; 5.186 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.504 ; 5.504 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.183 ; 5.183 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.435 ; 4.435 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 5.287 ; 5.287 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.473 ; 5.473 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 5.375 ; 5.375 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 5.287 ; 5.287 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.361 ; 5.361 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.417 ; 4.417 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.944  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.159  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.169  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.944  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.954  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.387  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.387  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.249  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.252  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.388  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.388  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.381  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.375  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.324  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.391  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.032  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.024  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.664 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.879 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.889 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.664 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.674 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 29.107 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 29.107 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 28.969 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 28.972 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 29.109 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 29.109 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 29.102 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 29.096 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 29.045 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 29.112 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.753 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.745 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.944 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.159 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.169 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.944 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.954 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.387 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.387 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.249 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.252 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.388 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.388 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.381 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.375 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.324 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.391 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.032 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.024 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.185 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.400 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.410 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.185 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.195 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.628 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.628 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.490 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.493 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.629 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.629 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.622 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.616 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.565 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.632 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.273 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.265 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.944     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.159     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.169     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.944     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.954     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.387     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.387     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.249     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.252     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.388     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.388     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.375     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.324     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.391     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.032     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.024     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.664    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.879    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.889    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.664    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.674    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 29.107    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 29.107    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 28.969    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 28.972    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 29.109    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 29.109    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 29.102    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 29.096    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 29.045    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 29.112    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.753    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.745    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.944     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 5.159     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 5.169     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.944     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.954     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 5.387     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 5.387     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 5.249     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 5.252     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 5.388     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 5.388     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 5.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 5.375     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 5.324     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 5.391     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 5.032     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 5.024     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 5.185     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 5.400     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 5.410     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 5.185     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 5.195     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 5.628     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 5.628     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 5.490     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 5.493     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 5.629     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 5.629     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 5.622     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 5.616     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 5.565     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 5.632     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 5.273     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 5.265     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+-------------------------------+------------+---------+----------+---------+---------------------+
; Clock                         ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack              ; -71.743    ; -2.690  ; -0.514   ; -0.039  ; -2.064              ;
;  CLOCK_50                     ; -64.790    ; -2.690  ; 0.291    ; -0.039  ; -1.631              ;
;  SW[9]                        ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  counter_div_clk[2]           ; -71.743    ; 0.131   ; -0.514   ; 0.247   ; -0.611              ;
;  vga_controller:vga|clk_25mhz ; -69.587    ; 0.215   ; -0.124   ; 0.260   ; -2.064              ;
; Design-wide TNS               ; -36102.422 ; -11.812 ; -10.23   ; -0.039  ; -3370.27            ;
;  CLOCK_50                     ; -8282.182  ; -11.812 ; 0.000    ; -0.039  ; -1095.321           ;
;  SW[9]                        ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  counter_div_clk[2]           ; -12893.253 ; 0.000   ; -7.760   ; 0.000   ; -465.582            ;
;  vga_controller:vga|clk_25mhz ; -14926.987 ; 0.000   ; -2.470   ; 0.000   ; -1807.736           ;
+-------------------------------+------------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; 5.635  ; 5.635  ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; 5.573  ; 5.573  ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; 5.513  ; 5.513  ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; 5.635  ; 5.635  ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; 5.629  ; 5.629  ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 2.009  ; 2.009  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; 2.009  ; 2.009  ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 1.453  ; 1.453  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 1.414  ; 1.414  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; 1.592  ; 1.592  ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; 1.905  ; 1.905  ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 1.477  ; 1.477  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; 1.732  ; 1.732  ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.652  ; 0.652  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.676  ; 0.676  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 1.172  ; 1.172  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; 5.826  ; 5.826  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 5.351  ; 5.351  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 5.692  ; 5.692  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 5.363  ; 5.363  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.826  ; 5.826  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 2.151  ; 2.151  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 2.151  ; 2.151  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.230  ; 1.230  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.890  ; 1.890  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.361  ; 1.361  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 1.774  ; 1.774  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.600  ; 1.600  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.728  ; 1.728  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.831  ; 0.831  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.883  ; 0.883  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 6.866  ; 6.866  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 6.846  ; 6.846  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 6.665  ; 6.665  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 6.832  ; 6.832  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 6.866  ; 6.866  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 5.628  ; 5.628  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 5.548  ; 5.548  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 11.697 ; 11.697 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 9.872  ; 9.872  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 9.904  ; 9.904  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 9.434  ; 9.434  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 9.491  ; 9.491  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 10.099 ; 10.099 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.666  ; 9.666  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 8.931  ; 8.931  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 10.373 ; 10.373 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.812  ; 9.812  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 10.371 ; 10.371 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 11.116 ; 11.116 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.498  ; 9.498  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 10.197 ; 10.197 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.442 ; 10.442 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 11.697 ; 11.697 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.649 ; 10.649 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.098  ; 4.098  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 4.025  ; 4.025  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 3.605  ; 3.605  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 3.432  ; 3.432  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 3.756  ; 3.756  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 4.098  ; 4.098  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 3.336  ; 3.336  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 3.594  ; 3.594  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 2.378  ; 2.378  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 1.763  ; 1.763  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 2.927  ; 2.927  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; CLOCK_50           ; -2.287 ; -2.287 ; Rise       ; CLOCK_50           ;
;  KEY[0]      ; CLOCK_50           ; -2.306 ; -2.306 ; Rise       ; CLOCK_50           ;
;  KEY[1]      ; CLOCK_50           ; -2.287 ; -2.287 ; Rise       ; CLOCK_50           ;
;  KEY[2]      ; CLOCK_50           ; -2.376 ; -2.376 ; Rise       ; CLOCK_50           ;
;  KEY[3]      ; CLOCK_50           ; -2.346 ; -2.346 ; Rise       ; CLOCK_50           ;
; SW[*]        ; CLOCK_50           ; 0.548  ; 0.548  ; Rise       ; CLOCK_50           ;
;  SW[0]       ; CLOCK_50           ; -0.106 ; -0.106 ; Rise       ; CLOCK_50           ;
;  SW[1]       ; CLOCK_50           ; 0.085  ; 0.085  ; Rise       ; CLOCK_50           ;
;  SW[2]       ; CLOCK_50           ; 0.083  ; 0.083  ; Rise       ; CLOCK_50           ;
;  SW[3]       ; CLOCK_50           ; -0.008 ; -0.008 ; Rise       ; CLOCK_50           ;
;  SW[4]       ; CLOCK_50           ; -0.169 ; -0.169 ; Rise       ; CLOCK_50           ;
;  SW[5]       ; CLOCK_50           ; 0.044  ; 0.044  ; Rise       ; CLOCK_50           ;
;  SW[6]       ; CLOCK_50           ; -0.020 ; -0.020 ; Rise       ; CLOCK_50           ;
;  SW[7]       ; CLOCK_50           ; 0.457  ; 0.457  ; Rise       ; CLOCK_50           ;
;  SW[8]       ; CLOCK_50           ; 0.424  ; 0.424  ; Rise       ; CLOCK_50           ;
;  SW[9]       ; CLOCK_50           ; 0.548  ; 0.548  ; Rise       ; CLOCK_50           ;
; KEY[*]       ; SW[9]              ; -2.157 ; -2.157 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.157 ; -2.157 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.195 ; -2.195 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.168 ; -2.168 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.255 ; -2.255 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.558  ; 0.558  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; -0.015 ; -0.015 ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.233  ; 0.233  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.048  ; 0.048  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.141  ; 0.141  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.072  ; 0.072  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.173  ; 0.173  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.115  ; 0.115  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.558  ; 0.558  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.543  ; 0.543  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -2.195 ; -2.195 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -2.281 ; -2.281 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -2.195 ; -2.195 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -2.311 ; -2.311 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -2.587 ; -2.587 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -2.526 ; -2.526 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.591 ; -2.591 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -3.070 ; -3.070 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -3.100 ; -3.100 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.878 ; -2.878 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.194 ; -3.194 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -3.082 ; -3.082 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -3.213 ; -3.213 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.939 ; -2.939 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.591 ; -2.591 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.691 ; -2.691 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.981 ; -2.981 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.801 ; -2.801 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.836 ; -2.836 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -2.811 ; -2.811 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -3.077 ; -3.077 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -3.048 ; -3.048 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.626 ; -2.626 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.532  ; 0.532  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; -0.101 ; -0.101 ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.095  ; 0.095  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.198  ; 0.198  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 0.087  ; 0.087  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 0.002  ; 0.002  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.216  ; 0.216  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.111  ; 0.111  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.532  ; 0.532  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.527  ; 0.527  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.131 ; -0.131 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 10.971 ; 10.971 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.971 ; 10.971 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.125 ; 10.125 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.791  ; 9.791  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.693  ; 9.693  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 10.217 ; 10.217 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 10.222 ; 10.222 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 10.183 ; 10.183 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.956 ; 11.956 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 11.708 ; 11.708 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.745 ; 11.745 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.724 ; 11.724 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 11.759 ; 11.759 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 11.922 ; 11.922 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 11.956 ; 11.956 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 11.889 ; 11.889 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 12.980 ; 12.980 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 12.315 ; 12.315 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.912 ; 11.912 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 12.767 ; 12.767 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 12.980 ; 12.980 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 12.967 ; 12.967 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 12.565 ; 12.565 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 12.665 ; 12.665 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.146 ; 11.146 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 11.010 ; 11.010 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.146 ; 11.146 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.620 ; 10.620 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 10.184 ; 10.184 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 10.241 ; 10.241 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 10.852 ; 10.852 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.817 ; 10.817 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 8.477  ; 8.477  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.477  ; 8.477  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.151  ; 8.151  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 7.942  ; 7.942  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 8.308  ; 8.308  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 7.734  ; 7.734  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.183  ; 8.183  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.213  ; 8.213  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 7.898  ; 7.898  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.410  ; 8.410  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 8.515  ; 8.515  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.166  ; 9.166  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 9.312  ; 9.312  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 9.164  ; 9.164  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 8.931  ; 8.931  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 8.761  ; 8.761  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 10.080 ; 10.080 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.763  ; 9.763  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 10.693 ; 10.693 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 10.581 ; 10.581 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.760 ; 75.760 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 74.816 ; 74.816 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 74.501 ; 74.501 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.760 ; 75.760 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.513 ; 75.513 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 73.912 ; 73.912 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 74.089 ; 74.089 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 74.396 ; 74.396 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 72.846 ; 72.846 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.927 ; 74.927 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 73.605 ; 73.605 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.329 ; 74.329 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 72.849 ; 72.849 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 74.831 ; 74.831 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 73.639 ; 73.639 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 72.642 ; 72.642 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 17.649 ; 17.649 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 14.431 ; 14.431 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 15.242 ; 15.242 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.780 ; 15.780 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 15.406 ; 15.406 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.238 ; 14.238 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 15.419 ; 15.419 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 14.102 ; 14.102 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 14.870 ; 14.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 17.147 ; 17.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 16.753 ; 16.753 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.569 ; 16.569 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 17.015 ; 17.015 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 15.990 ; 15.990 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 16.126 ; 16.126 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 16.989 ; 16.989 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 17.649 ; 17.649 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 74.041 ; 74.041 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 73.675 ; 73.675 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 76.184 ; 76.184 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 29.474 ; 29.474 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 28.889 ; 28.889 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 28.825 ; 28.825 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 29.474 ; 29.474 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 28.267 ; 28.267 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 29.729 ; 29.729 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 29.172 ; 29.172 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 28.879 ; 28.879 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 29.729 ; 29.729 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 28.805 ; 28.805 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 11.060 ; 11.060 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 29.634 ; 29.634 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 29.634 ; 29.634 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 29.327 ; 29.327 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 29.088 ; 29.088 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 29.313 ; 29.313 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 12.378 ; 12.378 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.862 ; 4.862 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.648 ; 4.648 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.675 ; 4.675 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.721 ; 4.721 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.646 ; 4.646 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.853 ; 4.853 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.613 ; 4.613 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.729 ; 4.729 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.632 ; 4.632 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.632 ; 4.632 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.565 ; 4.565 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 5.022 ; 5.022 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.022 ; 5.022 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.031 ; 5.031 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.072 ; 5.072 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.070 ; 5.070 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.060 ; 5.060 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.145 ; 5.145 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.118 ; 5.118 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.717 ; 4.717 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.991 ; 4.991 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 4.783 ; 4.783 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.451 ; 4.451 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.606 ; 4.606 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.723 ; 4.723 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.610 ; 4.610 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.107 ; 4.107 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.422 ; 4.422 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.226 ; 4.226 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.151 ; 4.151 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.322 ; 4.322 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.107 ; 4.107 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.243 ; 4.243 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.320 ; 4.320 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.138 ; 4.138 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.373 ; 4.373 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.430 ; 4.430 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.572 ; 4.572 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.691 ; 4.691 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.793 ; 4.793 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 4.688 ; 4.688 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 4.593 ; 4.593 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 4.601 ; 4.601 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.092 ; 5.092 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.966 ; 4.966 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 5.219 ; 5.219 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 4.729 ; 4.729 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.204 ; 4.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.398 ; 5.398 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 4.519 ; 4.519 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 4.938 ; 4.938 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 5.125 ; 5.125 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 4.720 ; 4.720 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 4.553 ; 4.553 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 4.859 ; 4.859 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 4.700 ; 4.700 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.896 ; 4.896 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 4.545 ; 4.545 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.860 ; 4.860 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.204 ; 4.204 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 5.019 ; 5.019 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.241 ; 5.241 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.836 ; 4.836 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.855 ; 4.855 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 5.126 ; 5.126 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 5.102 ; 5.102 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 5.150 ; 5.150 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 5.244 ; 5.244 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 4.923 ; 4.923 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 5.502 ; 5.502 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.855 ; 4.855 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 5.169 ; 5.169 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.992 ; 4.992 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 5.350 ; 5.350 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 5.180 ; 5.180 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 5.361 ; 5.361 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 5.255 ; 5.255 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 5.374 ; 5.374 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 5.295 ; 5.295 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 5.453 ; 5.453 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 5.319 ; 5.319 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 5.187 ; 5.187 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.151 ; 5.151 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 4.939 ; 4.939 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 5.203 ; 5.203 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.147 ; 5.147 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 5.418 ; 5.418 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 4.939 ; 4.939 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 5.183 ; 5.183 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 5.308 ; 5.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.186 ; 5.186 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.504 ; 5.504 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 5.183 ; 5.183 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.435 ; 4.435 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 5.287 ; 5.287 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 5.473 ; 5.473 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 5.375 ; 5.375 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 5.287 ; 5.287 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.361 ; 5.361 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.417 ; 4.417 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2598         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; CLOCK_50                     ; > 2147483647 ; 1        ; 0        ; 0        ;
; SW[9]                        ; CLOCK_50                     ; 38           ; 51       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; counter_div_clk[2]           ; 140          ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; counter_div_clk[2]           ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                        ; counter_div_clk[2]           ; 89           ; 115      ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; counter_div_clk[2]           ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
; CLOCK_50                     ; CLOCK_50                     ; 2598         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; CLOCK_50                     ; > 2147483647 ; 1        ; 0        ; 0        ;
; SW[9]                        ; CLOCK_50                     ; 38           ; 51       ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; CLOCK_50                     ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                     ; counter_div_clk[2]           ; 140          ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; counter_div_clk[2]           ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                        ; counter_div_clk[2]           ; 89           ; 115      ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; counter_div_clk[2]           ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]           ; vga_controller:vga|clk_25mhz ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 3584         ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 35       ; 35       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 35       ; 35       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 31    ; 31    ;
; Unconstrained Input Port Paths  ; 405   ; 405   ;
; Unconstrained Output Ports      ; 93    ; 93    ;
; Unconstrained Output Port Paths ; 11061 ; 11061 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 13 20:29:34 2017
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:vga|clk_25mhz vga_controller:vga|clk_25mhz
    Info (332105): create_clock -period 1.000 -name SW[9] SW[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -71.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -71.743    -12893.253 counter_div_clk[2] 
    Info (332119):   -69.587    -14926.987 vga_controller:vga|clk_25mhz 
    Info (332119):   -64.790     -8282.182 CLOCK_50 
Info (332146): Worst-case hold slack is -2.690
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.690        -5.380 CLOCK_50 
    Info (332119):     0.445         0.000 counter_div_clk[2] 
    Info (332119):     0.445         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case recovery slack is -0.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.514        -7.760 counter_div_clk[2] 
    Info (332119):    -0.124        -2.470 vga_controller:vga|clk_25mhz 
    Info (332119):     0.291         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.039        -0.039 CLOCK_50 
    Info (332119):     0.358         0.000 counter_div_clk[2] 
    Info (332119):     0.375         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1807.736 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.631     -1095.321 CLOCK_50 
    Info (332119):    -1.631        -1.631 SW[9] 
    Info (332119):    -0.611      -465.582 counter_div_clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.449
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.449     -4650.669 counter_div_clk[2] 
    Info (332119):   -25.623     -5350.374 vga_controller:vga|clk_25mhz 
    Info (332119):   -23.576     -2743.070 CLOCK_50 
Info (332146): Worst-case hold slack is -1.720
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.720       -11.812 CLOCK_50 
    Info (332119):     0.131         0.000 counter_div_clk[2] 
    Info (332119):     0.215         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case recovery slack is -0.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.061        -0.475 counter_div_clk[2] 
    Info (332119):     0.120         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     0.408         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.028        -0.028 CLOCK_50 
    Info (332119):     0.247         0.000 counter_div_clk[2] 
    Info (332119):     0.260         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1425.728 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.380      -896.380 CLOCK_50 
    Info (332119):    -1.380        -1.380 SW[9] 
    Info (332119):    -0.500      -381.000 counter_div_clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Sat May 13 20:29:37 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


