Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Sep 15 15:29:01 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab5_gcd_timing_summary_routed.rpt -rpx lab5_gcd_timing_summary_routed.rpx
| Design       : lab5_gcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: a_i[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[4] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[5] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[6] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: a_i[7] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[4] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[5] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[6] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: b_i[7] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: push_i (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_17/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_19/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_21/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_23/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_25/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_27/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_29/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_31/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_33/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_35/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_37/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_39/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_41/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_43/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_10/XLXI_45/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_17/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_19/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_21/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_23/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_25/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_27/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_29/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_31/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_33/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_35/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_37/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_39/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_41/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_43/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_45/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_47/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_49/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_51/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_53/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_55/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_57/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_59/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_61/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_63/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_65/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: XLXI_90/XLXI_67/q_tmp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: c_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: d_reg[7]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mlk_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mlk_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: mlk_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sub1_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.987        0.000                      0                   91        0.232        0.000                      0                   91        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.268        0.000                      0                   59        0.245        0.000                      0                   59        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.987        0.000                      0                   32        0.232        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.952ns (17.334%)  route 4.540ns (82.666%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.764ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.851    12.605    d[7]_P_i_1_n_0
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
                         clock pessimism              0.764    17.113    
                         clock uncertainty           -0.035    17.078    
    SLICE_X59Y24         FDPE (Setup_fdpe_C_CE)      -0.205    16.873    d_reg[1]_P
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 0.952ns (17.783%)  route 4.401ns (82.217%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.355ns = ( 16.355 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.712    12.466    d[7]_P_i_1_n_0
    SLICE_X59Y29         FDPE                                         r  d_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.507    16.355    clock_BUFG
    SLICE_X59Y29         FDPE                                         r  d_reg[5]_P/C
                         clock pessimism              0.728    17.083    
                         clock uncertainty           -0.035    17.048    
    SLICE_X59Y29         FDPE (Setup_fdpe_C_CE)      -0.205    16.843    d_reg[5]_P
  -------------------------------------------------------------------
                         required time                         16.843    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.952ns (17.882%)  route 4.372ns (82.118%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.682    12.437    d[7]_P_i_1_n_0
    SLICE_X59Y25         FDPE                                         r  d_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X59Y25         FDPE                                         r  d_reg[2]_P/C
                         clock pessimism              0.728    17.077    
                         clock uncertainty           -0.035    17.042    
    SLICE_X59Y25         FDPE (Setup_fdpe_C_CE)      -0.205    16.837    d_reg[2]_P
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[6]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.952ns (17.914%)  route 4.362ns (82.086%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 16.358 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.673    12.427    d[7]_P_i_1_n_0
    SLICE_X59Y32         FDPE                                         r  d_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.510    16.358    clock_BUFG
    SLICE_X59Y32         FDPE                                         r  d_reg[6]_P/C
                         clock pessimism              0.728    17.086    
                         clock uncertainty           -0.035    17.051    
    SLICE_X59Y32         FDPE (Setup_fdpe_C_CE)      -0.205    16.846    d_reg[6]_P
  -------------------------------------------------------------------
                         required time                         16.846    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.952ns (18.235%)  route 4.269ns (81.765%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.354ns = ( 16.354 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.579    12.334    d[7]_P_i_1_n_0
    SLICE_X59Y28         FDPE                                         r  d_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.506    16.354    clock_BUFG
    SLICE_X59Y28         FDPE                                         r  d_reg[4]_P/C
                         clock pessimism              0.728    17.082    
                         clock uncertainty           -0.035    17.047    
    SLICE_X59Y28         FDPE (Setup_fdpe_C_CE)      -0.205    16.842    d_reg[4]_P
  -------------------------------------------------------------------
                         required time                         16.842    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.952ns (18.266%)  route 4.260ns (81.734%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 16.351 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.570    12.325    d[7]_P_i_1_n_0
    SLICE_X59Y26         FDPE                                         r  d_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.503    16.351    clock_BUFG
    SLICE_X59Y26         FDPE                                         r  d_reg[0]_P/C
                         clock pessimism              0.728    17.079    
                         clock uncertainty           -0.035    17.044    
    SLICE_X59Y26         FDPE (Setup_fdpe_C_CE)      -0.205    16.839    d_reg[0]_P
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                         -12.325    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.952ns (18.405%)  route 4.221ns (81.595%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 16.352 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.531    12.286    d[7]_P_i_1_n_0
    SLICE_X59Y27         FDPE                                         r  d_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.504    16.352    clock_BUFG
    SLICE_X59Y27         FDPE                                         r  d_reg[3]_P/C
                         clock pessimism              0.728    17.080    
                         clock uncertainty           -0.035    17.045    
    SLICE_X59Y27         FDPE (Setup_fdpe_C_CE)      -0.205    16.840    d_reg[3]_P
  -------------------------------------------------------------------
                         required time                         16.840    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.952ns (18.401%)  route 4.222ns (81.599%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 16.356 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 r  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 r  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 f  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 f  d[7]_P_i_3/O
                         net (fo=17, routed)          0.671    11.631    d[7]_P_i_3_n_0
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.755 r  d[7]_P_i_1/O
                         net (fo=8, routed)           0.532    12.287    d[7]_P_i_1_n_0
    SLICE_X59Y31         FDPE                                         r  d_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.508    16.356    clock_BUFG
    SLICE_X59Y31         FDPE                                         r  d_reg[7]_P/C
                         clock pessimism              0.728    17.084    
                         clock uncertainty           -0.035    17.049    
    SLICE_X59Y31         FDPE (Setup_fdpe_C_CE)      -0.205    16.844    d_reg[7]_P
  -------------------------------------------------------------------
                         required time                         16.844    
                         arrival time                         -12.287    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 c_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.915ns (35.700%)  route 3.449ns (64.300%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.355ns = ( 16.355 - 10.000 ) 
    Source Clock Delay      (SCD):    7.117ns
    Clock Pessimism Removal (CPR):    0.742ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.621     7.117    clock_BUFG
    SLICE_X64Y27         FDPE                                         r  c_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.635 r  c_reg[1]_P/Q
                         net (fo=13, routed)          0.978     8.613    XLXI_14/XLXI_8/c_reg[1]_P_0
    SLICE_X63Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.737 r  XLXI_14/XLXI_8/XLXI_4_i_4/O
                         net (fo=7, routed)           0.740     9.477    XLXI_14_n_6
    SLICE_X60Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.997 r  c_reg[3]_P_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.997    c_reg[3]_P_i_2_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.320 r  c_reg[7]_P_i_6/O[1]
                         net (fo=3, routed)           0.835    11.154    c_reg[7]_P_i_6_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.306    11.460 r  c[5]_C_i_2/O
                         net (fo=1, routed)           0.897    12.357    c[5]_C_i_2_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.124    12.481 r  c[5]_C_i_1/O
                         net (fo=1, routed)           0.000    12.481    c[5]_C_i_1_n_0
    SLICE_X64Y28         FDCE                                         r  c_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.507    16.355    clock_BUFG
    SLICE_X64Y28         FDCE                                         r  c_reg[5]_C/C
                         clock pessimism              0.742    17.097    
                         clock uncertainty           -0.035    17.062    
    SLICE_X64Y28         FDCE (Setup_fdce_C_D)        0.077    17.139    c_reg[5]_C
  -------------------------------------------------------------------
                         required time                         17.139    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 d_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.952ns (18.060%)  route 4.319ns (81.940%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    7.113ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           3.000     4.458    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.152     4.610 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.588     5.198    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     5.496 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.617     7.113    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDPE (Prop_fdpe_C_Q)         0.456     7.569 f  d_reg[1]_P/Q
                         net (fo=6, routed)           0.843     8.412    XLXI_14/XLXI_8/d_reg[1]_P
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     8.536 f  XLXI_14/XLXI_8/XLXI_4_i_5/O
                         net (fo=14, routed)          1.278     9.814    XLXI_14_n_14
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.938 r  d[7]_P_i_8/O
                         net (fo=8, routed)           0.898    10.836    d[7]_P_i_8_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  d[7]_P_i_3/O
                         net (fo=17, routed)          1.300    12.260    d[7]_P_i_3_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.384 r  d[2]_P_i_1/O
                         net (fo=1, routed)           0.000    12.384    d[2]_P_i_1_n_0
    SLICE_X59Y25         FDPE                                         r  d_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X59Y25         FDPE                                         r  d_reg[2]_P/C
                         clock pessimism              0.728    17.077    
                         clock uncertainty           -0.035    17.042    
    SLICE_X59Y25         FDPE (Setup_fdpe_C_D)        0.029    17.071    d_reg[2]_P
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                         -12.384    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mlk1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  mlk1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk1_reg[0]/Q
                         net (fo=2, routed)           0.187     1.800    mlk1_reg[0]
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.858     1.985    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.070     1.555    mlk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mlk1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mlk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  mlk1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    mlk1_reg_n_0_[3]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  mlk1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    mlk1_reg[0]_i_1_n_4
    SLICE_X63Y32         FDRE                                         r  mlk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  mlk1_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    mlk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.585     2.451    clock_BUFG
    SLICE_X65Y27         FDCE                                         r  c_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     2.592 r  c_reg[0]_C/Q
                         net (fo=7, routed)           0.168     2.761    c_reg[0]_C_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.806 r  c[0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.806    c[0]_C_i_1_n_0
    SLICE_X65Y27         FDCE                                         r  c_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.160    clock_BUFG
    SLICE_X65Y27         FDCE                                         r  c_reg[0]_C/C
                         clock pessimism             -0.709     2.451    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.091     2.542    c_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 XLXI_90/XLXI_17/q_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XLXI_90/XLXI_17/q_tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.562     1.445    XLXI_90/XLXI_17/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  XLXI_90/XLXI_17/q_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  XLXI_90/XLXI_17/q_tmp_reg/Q
                         net (fo=2, routed)           0.175     1.784    XLXI_90/XLXI_17/q_tmp_reg_0
    SLICE_X38Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  XLXI_90/XLXI_17/q_tmp_i_1__17/O
                         net (fo=1, routed)           0.000     1.829    XLXI_90/XLXI_17/q_tmp_i_1__17_n_0
    SLICE_X38Y50         FDRE                                         r  XLXI_90/XLXI_17/q_tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.830     1.958    XLXI_90/XLXI_17/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  XLXI_90/XLXI_17/q_tmp_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.565    XLXI_90/XLXI_17/q_tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 c_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.710ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.585     2.451    clock_BUFG
    SLICE_X63Y28         FDCE                                         r  c_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     2.592 r  c_reg[1]_C/Q
                         net (fo=14, routed)          0.180     2.773    c_reg[1]_C_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.818 r  c[1]_C_i_1/O
                         net (fo=1, routed)           0.000     2.818    c[1]_C_i_1_n_0
    SLICE_X63Y28         FDCE                                         r  c_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.161    clock_BUFG
    SLICE_X63Y28         FDCE                                         r  c_reg[1]_C/C
                         clock pessimism             -0.710     2.451    
    SLICE_X63Y28         FDCE (Hold_fdce_C_D)         0.091     2.542    c_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 c_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.585     2.451    clock_BUFG
    SLICE_X60Y29         FDCE                                         r  c_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDCE (Prop_fdce_C_Q)         0.164     2.615 r  c_reg[7]_C/Q
                         net (fo=6, routed)           0.187     2.803    c_reg[7]_C_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I5_O)        0.045     2.848 r  c[7]_C_i_1/O
                         net (fo=1, routed)           0.000     2.848    c[7]_C_i_1_n_0
    SLICE_X60Y29         FDCE                                         r  c_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.160    clock_BUFG
    SLICE_X60Y29         FDCE                                         r  c_reg[7]_C/C
                         clock pessimism             -0.709     2.451    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     2.571    c_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.581     2.447    clock_BUFG
    SLICE_X60Y24         FDCE                                         r  d_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     2.611 r  d_reg[2]_C/Q
                         net (fo=8, routed)           0.187     2.799    d_reg[2]_C_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.844 r  d[2]_C_i_1/O
                         net (fo=1, routed)           0.000     2.844    d[2]_C_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  d_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.848     3.155    clock_BUFG
    SLICE_X60Y24         FDCE                                         r  d_reg[2]_C/C
                         clock pessimism             -0.708     2.447    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.120     2.567    d_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 d_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.587     2.453    clock_BUFG
    SLICE_X60Y31         FDCE                                         r  d_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_fdce_C_Q)         0.164     2.617 r  d_reg[7]_C/Q
                         net (fo=5, routed)           0.187     2.805    d_reg[7]_C_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.850 r  d[7]_C_i_1/O
                         net (fo=1, routed)           0.000     2.850    d[7]_C_i_1_n_0
    SLICE_X60Y31         FDCE                                         r  d_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.855     3.162    clock_BUFG
    SLICE_X60Y31         FDCE                                         r  d_reg[7]_C/C
                         clock pessimism             -0.709     2.453    
    SLICE_X60Y31         FDCE (Hold_fdce_C_D)         0.120     2.573    d_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 d_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.581     2.447    clock_BUFG
    SLICE_X61Y24         FDCE                                         r  d_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     2.588 r  d_reg[3]_C/Q
                         net (fo=7, routed)           0.183     2.771    d_reg[3]_C_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.816 r  d[3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.816    d[3]_C_i_1_n_0
    SLICE_X61Y24         FDCE                                         r  d_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.848     3.155    clock_BUFG
    SLICE_X61Y24         FDCE                                         r  d_reg[3]_C/C
                         clock pessimism             -0.708     2.447    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.091     2.538    d_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.290     1.516    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.044     1.560 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.219     1.779    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.867 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.582     2.448    clock_BUFG
    SLICE_X62Y25         FDCE                                         r  c_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     2.589 r  c_reg[2]_C/Q
                         net (fo=8, routed)           0.185     2.774    c_reg[2]_C_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.819 r  c[2]_C_i_1/O
                         net (fo=1, routed)           0.000     2.819    c[2]_C_i_1_n_0
    SLICE_X62Y25         FDCE                                         r  c_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.850     3.157    clock_BUFG
    SLICE_X62Y25         FDCE                                         r  c_reg[2]_C/C
                         clock pessimism             -0.709     2.448    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.091     2.539    c_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y34   XLXI_10/XLXI_17/q_tmp_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   c_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   c_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   c_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   c_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   c_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   c_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   c_reg[3]_C/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   XLXI_5/XLXI_1/q_tmp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y29   XLXI_5/XLXI_2/q_tmp_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c_reg[2]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   c_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y31   c_reg[6]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   d_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   d_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   d_reg[6]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y31   d_reg[7]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y31   d_reg[7]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   c_reg[2]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   c_reg[2]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   d_reg[1]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y24   d_reg[1]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   d_reg[2]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   d_reg[2]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   d_reg[3]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y32   d_reg[6]_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   XLXI_10/XLXI_17/q_tmp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y34   XLXI_10/XLXI_17/q_tmp_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.704ns (10.281%)  route 6.143ns (89.719%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.355ns = ( 16.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.353     9.646    c_reg[7]_LDC_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.770 f  c_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           2.227    11.998    c_reg[1]_LDC_i_2_n_0
    SLICE_X63Y28         FDCE                                         f  c_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.507    16.355    clock_BUFG
    SLICE_X63Y28         FDCE                                         r  c_reg[1]_C/C
                         clock pessimism              0.070    16.425    
                         clock uncertainty           -0.035    16.390    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405    15.985    c_reg[1]_C
  -------------------------------------------------------------------
                         required time                         15.985    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 0.704ns (11.013%)  route 5.688ns (88.987%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.552     9.846    c_reg[7]_LDC_i_3_n_0
    SLICE_X59Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.970 f  d_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.573    11.543    d_reg[3]_LDC_i_2_n_0
    SLICE_X61Y24         FDCE                                         f  d_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X61Y24         FDCE                                         r  d_reg[3]_C/C
                         clock pessimism              0.070    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X61Y24         FDCE (Recov_fdce_C_CLR)     -0.405    15.979    d_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.704ns (11.098%)  route 5.640ns (88.902%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 16.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.848    10.142    c_reg[7]_LDC_i_3_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124    10.266 f  c_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.228    11.494    c_reg[3]_LDC_i_2_n_0
    SLICE_X62Y27         FDCE                                         f  c_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.505    16.353    clock_BUFG
    SLICE_X62Y27         FDCE                                         r  c_reg[3]_C/C
                         clock pessimism              0.070    16.423    
                         clock uncertainty           -0.035    16.388    
    SLICE_X62Y27         FDCE (Recov_fdce_C_CLR)     -0.405    15.983    c_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.704ns (11.076%)  route 5.652ns (88.924%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 16.352 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.172     9.465    c_reg[7]_LDC_i_3_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     9.589 f  c_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.917    11.506    c_reg[0]_LDC_i_1_n_0
    SLICE_X64Y26         FDPE                                         f  c_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.504    16.352    clock_BUFG
    SLICE_X64Y26         FDPE                                         r  c_reg[0]_P/C
                         clock pessimism              0.070    16.422    
                         clock uncertainty           -0.035    16.387    
    SLICE_X64Y26         FDPE (Recov_fdpe_C_PRE)     -0.361    16.026    c_reg[0]_P
  -------------------------------------------------------------------
                         required time                         16.026    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.704ns (11.100%)  route 5.638ns (88.900%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.678     9.972    c_reg[7]_LDC_i_3_n_0
    SLICE_X59Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.096 f  d_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.397    11.493    d_reg[1]_LDC_i_1_n_0
    SLICE_X59Y24         FDPE                                         f  d_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X59Y24         FDPE                                         r  d_reg[1]_P/C
                         clock pessimism              0.070    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X59Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    16.025    d_reg[1]_P
  -------------------------------------------------------------------
                         required time                         16.025    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.704ns (11.449%)  route 5.445ns (88.551%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 16.351 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.352     9.645    c_reg[7]_LDC_i_3_n_0
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.769 f  d_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.530    11.299    d_reg[0]_LDC_i_2_n_0
    SLICE_X58Y26         FDCE                                         f  d_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.503    16.351    clock_BUFG
    SLICE_X58Y26         FDCE                                         r  d_reg[0]_C/C
                         clock pessimism              0.070    16.421    
                         clock uncertainty           -0.035    16.386    
    SLICE_X58Y26         FDCE (Recov_fdce_C_CLR)     -0.405    15.981    d_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.981    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 0.704ns (11.480%)  route 5.429ns (88.520%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 16.349 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.161     9.454    c_reg[7]_LDC_i_3_n_0
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.124     9.578 f  d_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           1.705    11.283    d_reg[1]_LDC_i_2_n_0
    SLICE_X58Y24         FDCE                                         f  d_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.501    16.349    clock_BUFG
    SLICE_X58Y24         FDCE                                         r  d_reg[1]_C/C
                         clock pessimism              0.070    16.419    
                         clock uncertainty           -0.035    16.384    
    SLICE_X58Y24         FDCE (Recov_fdce_C_CLR)     -0.405    15.979    d_reg[1]_C
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 0.704ns (11.445%)  route 5.447ns (88.555%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 16.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.343     9.636    c_reg[7]_LDC_i_3_n_0
    SLICE_X64Y27         LUT4 (Prop_lut4_I3_O)        0.124     9.760 f  c_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           1.541    11.301    c_reg[1]_LDC_i_1_n_0
    SLICE_X64Y27         FDPE                                         f  c_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.505    16.353    clock_BUFG
    SLICE_X64Y27         FDPE                                         r  c_reg[1]_P/C
                         clock pessimism              0.070    16.423    
                         clock uncertainty           -0.035    16.388    
    SLICE_X64Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    16.027    c_reg[1]_P
  -------------------------------------------------------------------
                         required time                         16.027    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 0.704ns (11.528%)  route 5.403ns (88.472%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 16.353 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          2.613     9.906    c_reg[7]_LDC_i_3_n_0
    SLICE_X65Y27         LUT4 (Prop_lut4_I3_O)        0.124    10.030 f  c_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           1.227    11.257    c_reg[0]_LDC_i_2_n_0
    SLICE_X65Y27         FDCE                                         f  c_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.505    16.353    clock_BUFG
    SLICE_X65Y27         FDCE                                         r  c_reg[0]_C/C
                         clock pessimism              0.070    16.423    
                         clock uncertainty           -0.035    16.388    
    SLICE_X65Y27         FDCE (Recov_fdce_C_CLR)     -0.405    15.983    c_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.983    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 mlk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 0.704ns (11.444%)  route 5.448ns (88.556%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.355ns = ( 16.355 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.629     5.150    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  mlk_reg[1]/Q
                         net (fo=1, routed)           1.563     7.170    mlk[1]
    SLICE_X64Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.294 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          1.917     9.210    c_reg[7]_LDC_i_3_n_0
    SLICE_X58Y30         LUT4 (Prop_lut4_I3_O)        0.124     9.334 f  d_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           1.968    11.302    d_reg[5]_LDC_i_1_n_0
    SLICE_X59Y29         FDPE                                         f  d_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.555    13.943    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.122    14.065 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.529    14.593    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.847 r  clock_BUFG_inst/O
                         net (fo=32, routed)          1.507    16.355    clock_BUFG
    SLICE_X59Y29         FDPE                                         r  d_reg[5]_P/C
                         clock pessimism              0.070    16.425    
                         clock uncertainty           -0.035    16.390    
    SLICE_X59Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    16.031    d_reg[5]_P
  -------------------------------------------------------------------
                         required time                         16.031    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  4.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.231ns (13.872%)  route 1.434ns (86.128%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.530     2.549    c_reg[7]_LDC_i_3_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I3_O)        0.045     2.594 f  c_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.543     3.137    c_reg[7]_LDC_i_2_n_0
    SLICE_X60Y29         FDCE                                         f  c_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.160    clock_BUFG
    SLICE_X60Y29         FDCE                                         r  c_reg[7]_C/C
                         clock pessimism             -0.188     2.972    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     2.905    c_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.137    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.231ns (12.677%)  route 1.591ns (87.323%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.480     2.499    c_reg[7]_LDC_i_3_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.045     2.544 f  c_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.751     3.294    c_reg[4]_LDC_i_2_n_0
    SLICE_X62Y28         FDCE                                         f  c_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.161    clock_BUFG
    SLICE_X62Y28         FDCE                                         r  c_reg[4]_C/C
                         clock pessimism             -0.188     2.973    
    SLICE_X62Y28         FDCE (Remov_fdce_C_CLR)     -0.092     2.881    c_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.231ns (12.513%)  route 1.615ns (87.487%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.853     2.872    c_reg[7]_LDC_i_3_n_0
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.917 f  d_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.401     3.318    d_reg[3]_LDC_i_1_n_0
    SLICE_X59Y27         FDPE                                         f  d_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.851     3.158    clock_BUFG
    SLICE_X59Y27         FDPE                                         r  d_reg[3]_P/C
                         clock pessimism             -0.188     2.970    
    SLICE_X59Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     2.875    d_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.875    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.231ns (12.496%)  route 1.618ns (87.504%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.656     2.676    c_reg[7]_LDC_i_3_n_0
    SLICE_X59Y28         LUT4 (Prop_lut4_I3_O)        0.045     2.721 f  d_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.600     3.321    d_reg[4]_LDC_i_1_n_0
    SLICE_X59Y28         FDPE                                         f  d_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.852     3.159    clock_BUFG
    SLICE_X59Y28         FDPE                                         r  d_reg[4]_P/C
                         clock pessimism             -0.188     2.971    
    SLICE_X59Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     2.876    d_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[7]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.231ns (12.305%)  route 1.646ns (87.695%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.786     2.805    c_reg[7]_LDC_i_3_n_0
    SLICE_X60Y31         LUT4 (Prop_lut4_I3_O)        0.045     2.850 f  c_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.500     3.349    c_reg[7]_LDC_i_1_n_0
    SLICE_X61Y30         FDPE                                         f  c_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.161    clock_BUFG
    SLICE_X61Y30         FDPE                                         r  c_reg[7]_P/C
                         clock pessimism             -0.188     2.973    
    SLICE_X61Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     2.878    c_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.231ns (12.260%)  route 1.653ns (87.740%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.699     2.718    c_reg[7]_LDC_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.045     2.763 f  c_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.594     3.356    c_reg[6]_LDC_i_1_n_0
    SLICE_X61Y31         FDPE                                         f  c_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.855     3.162    clock_BUFG
    SLICE_X61Y31         FDPE                                         r  c_reg[6]_P/C
                         clock pessimism             -0.188     2.974    
    SLICE_X61Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     2.879    c_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.231ns (12.028%)  route 1.689ns (87.972%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.610     2.629    c_reg[7]_LDC_i_3_n_0
    SLICE_X64Y29         LUT4 (Prop_lut4_I3_O)        0.045     2.674 f  c_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.719     3.393    c_reg[5]_LDC_i_2_n_0
    SLICE_X64Y28         FDCE                                         f  c_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.854     3.161    clock_BUFG
    SLICE_X64Y28         FDCE                                         r  c_reg[5]_C/C
                         clock pessimism             -0.188     2.973    
    SLICE_X64Y28         FDCE (Remov_fdce_C_CLR)     -0.067     2.906    c_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[6]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.231ns (12.167%)  route 1.668ns (87.833%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.776     2.795    c_reg[7]_LDC_i_3_n_0
    SLICE_X63Y30         LUT4 (Prop_lut4_I3_O)        0.045     2.840 f  c_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.530     3.371    c_reg[6]_LDC_i_2_n_0
    SLICE_X62Y30         FDCE                                         f  c_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.856     3.163    clock_BUFG
    SLICE_X62Y30         FDCE                                         r  c_reg[6]_C/C
                         clock pessimism             -0.188     2.975    
    SLICE_X62Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.883    c_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.231ns (12.025%)  route 1.690ns (87.975%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.160ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.696     2.715    c_reg[7]_LDC_i_3_n_0
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.045     2.760 f  c_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.633     3.393    c_reg[4]_LDC_i_1_n_0
    SLICE_X61Y29         FDPE                                         f  c_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.853     3.160    clock_BUFG
    SLICE_X61Y29         FDPE                                         r  c_reg[4]_P/C
                         clock pessimism             -0.188     2.972    
    SLICE_X61Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     2.877    c_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 mlk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.231ns (11.990%)  route 1.696ns (88.010%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.589     1.472    clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  mlk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mlk_reg[0]/Q
                         net (fo=1, routed)           0.361     1.974    mlk[0]
    SLICE_X64Y32         LUT4 (Prop_lut4_I2_O)        0.045     2.019 f  c_reg[7]_LDC_i_3/O
                         net (fo=32, routed)          0.732     2.751    c_reg[7]_LDC_i_3_n_0
    SLICE_X59Y32         LUT4 (Prop_lut4_I3_O)        0.045     2.796 f  d_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.603     3.399    d_reg[6]_LDC_i_1_n_0
    SLICE_X59Y32         FDPE                                         f  d_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.489     1.903    XLXI_90/XLXI_69/clk_IBUF
    SLICE_X36Y45         LUT3 (Prop_lut3_I0_O)        0.055     1.958 r  XLXI_90/XLXI_69/clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.243     2.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.307 r  clock_BUFG_inst/O
                         net (fo=32, routed)          0.856     3.163    clock_BUFG
    SLICE_X59Y32         FDPE                                         r  d_reg[6]_P/C
                         clock pessimism             -0.188     2.975    
    SLICE_X59Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     2.880    d_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.399    
  -------------------------------------------------------------------
                         slack                                  0.519    





