$date
	Mon Aug 25 15:34:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module_always $end
$var wire 1 ! out_assign $end
$var wire 1 " out_alwaysblock $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % expected_out $end
$var integer 32 & i [31:0] $end
$var integer 32 ' num_tests_passed [31:0] $end
$var integer 32 ( total_tests [31:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! out_assign $end
$var reg 1 " out_alwaysblock $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10000
1$
b1 &
b1 '
b1 (
#20000
1#
0$
b10 &
b10 '
b10 (
#30000
1!
1"
1%
1$
b11 &
b11 '
b11 (
#40000
0!
0"
0$
0#
b100 &
b100 '
b100 (
#50000
1#
#51000
b101 (
b101 '
#60000
1!
1"
1$
#61000
b110 (
b110 '
#66000
0!
0"
0#
#67000
b111 (
b111 '
0%
#72000
1!
1"
1#
#73000
b1000 (
b1000 '
1%
#79000
b1001 (
b1001 '
#84000
0!
0"
0$
#85000
b1010 (
b1010 '
0%
#90000
1!
1"
1$
#91000
b1011 (
b1011 '
1%
#96000
0!
0"
0#
#97000
b1100 (
b1100 '
0%
#102000
0$
1#
#103000
b1101 (
b1101 '
#109000
b1110 (
b1110 '
#115000
b1111 (
b1111 '
#120000
1!
1"
1$
#121000
0!
0"
0#
b10000 (
b10000 '
1%
#131000
1!
1"
1#
#132000
0!
0"
0$
0#
#142000
1$
#143000
1!
1"
1#
#153000
0!
0"
0#
0$
#154000
b10001 (
b10001 '
