Active-HDL 12.0.118.7745 2024-01-31 10:18:50

Elaboration top modules:
Architecture                  behavior(testbench)


------------------------------------------------------------------------------------------------------
Entity     | Architecture | Library          | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
testbench  | behavior     | lab01_half_adder |      | 12.0.118.7745 (Windows64) | -dbg
half_adder | dataflow     | lab01_half_adder |      | 12.0.118.7745 (Windows64) | -dbg
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
VHDL Package              | Library          | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
standard                  | std              |      |                           | <unavailable>
TEXTIO                    | std              |      |                           | <unavailable>
std_logic_1164            | ieee             |      |                           | <unavailable>
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                   | Comment
------------------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
lab01_half_adder          | None
std                       | Standard VHDL library
------------------------------------------------------------------------------------------------------
