ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_aes.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_AES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_AES_ECB
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CRYP_AES_ECB:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c"
   1:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
   2:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
   3:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @file    stm32f4xx_cryp_aes.c
   4:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @author  MCD Application Team
   5:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @version V1.8.1
   6:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @date    27-January-2022
   7:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          input message using AES in ECB/CBC/CTR/GCM/CCM modes.
   9:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          peripheral.
  11:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          AES-ECB/CBC/CTR/GCM/CCM modes are available on STM32F437x Devices.
  12:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          For STM32F41xx Devices, only AES-ECB/CBC/CTR modes are available.
  13:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *
  14:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** @verbatim
  15:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  16:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                   ##### How to use this driver #####
  17:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  ===================================================================
  18:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  [..]
  19:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Enable The CRYP controller clock using 
  20:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  21:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
  22:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in ECB Mode using CRYP_AES_ECB() function.
  23:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
  24:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CBC Mode using CRYP_AES_CBC() function.
  25:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
  26:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CTR Mode using CRYP_AES_CTR() function.
  27:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  28:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in GCM Mode using CRYP_AES_GCM() function.
  29:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 2


  30:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    (#) Encrypt and decrypt using AES in CCM Mode using CRYP_AES_CCM() function.
  31:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****      
  32:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** @endverbatim
  33:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *
  34:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  35:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @attention
  36:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *
  37:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * Copyright (c) 2016 STMicroelectronics.
  38:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * All rights reserved.
  39:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *
  40:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * This software is licensed under terms that can be found in the LICENSE file
  41:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * in the root directory of this software component.
  42:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  43:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *
  44:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ******************************************************************************
  45:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
  46:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  47:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Includes ------------------------------------------------------------------*/
  48:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** #include "stm32f4xx_cryp.h"
  49:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  50:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  51:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @{
  52:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
  53:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  54:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP 
  55:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief CRYP driver modules
  56:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @{
  57:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
  58:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  59:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private typedef -----------------------------------------------------------*/
  60:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private define ------------------------------------------------------------*/
  61:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** #define AESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  62:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  63:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private macro -------------------------------------------------------------*/
  64:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private variables ---------------------------------------------------------*/
  65:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private function prototypes -----------------------------------------------*/
  66:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /* Private functions ---------------------------------------------------------*/
  67:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  68:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Private_Functions
  69:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @{
  70:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */ 
  71:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  72:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /** @defgroup CRYP_Group6 High Level AES functions
  73:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  *  @brief   High Level AES functions 
  74:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  *
  75:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** @verbatim   
  76:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  77:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                        ##### High Level AES functions #####
  78:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****  ===============================================================================
  79:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  80:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** @endverbatim
  81:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @{
  82:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
  83:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
  84:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
  85:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in ECB Mode
  86:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 3


  87:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
  88:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
  89:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
  90:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
  91:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
  92:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
  93:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
  94:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
  95:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
  96:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
  97:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
  98:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
  99:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
 100:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Input, uint32_t Ilength, uint8_t* Output)
 101:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** {
  30              		.loc 1 101 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 101 1 is_stmt 0 view .LVU1
  35 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 28
  38              		.cfi_offset 4, -28
  39              		.cfi_offset 5, -24
  40              		.cfi_offset 6, -20
  41              		.cfi_offset 7, -16
  42              		.cfi_offset 8, -12
  43              		.cfi_offset 9, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 88
  48 0006 0646     		mov	r6, r0
  49 0008 0D46     		mov	r5, r1
  50 000a 9146     		mov	r9, r2
  51 000c DDF85880 		ldr	r8, [sp, #88]
 102:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
  52              		.loc 1 102 3 is_stmt 1 view .LVU2
 103:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  53              		.loc 1 103 3 view .LVU3
 104:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
  54              		.loc 1 104 3 view .LVU4
  55              		.loc 1 104 17 is_stmt 0 view .LVU5
  56 0010 0022     		movs	r2, #0
  57              	.LVL1:
  58              		.loc 1 104 17 view .LVU6
  59 0012 0192     		str	r2, [sp, #4]
 105:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
  60              		.loc 1 105 3 is_stmt 1 view .LVU7
  61              	.LVL2:
 106:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
  62              		.loc 1 106 3 view .LVU8
 107:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  63              		.loc 1 107 3 view .LVU9
 108:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
  64              		.loc 1 108 3 view .LVU10
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 4


  65              		.loc 1 108 12 is_stmt 0 view .LVU11
  66 0014 1C46     		mov	r4, r3
  67              	.LVL3:
 109:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
  68              		.loc 1 109 3 is_stmt 1 view .LVU12
  69              		.loc 1 109 12 is_stmt 0 view .LVU13
  70 0016 179F     		ldr	r7, [sp, #92]
  71              	.LVL4:
 110:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
  72              		.loc 1 110 3 is_stmt 1 view .LVU14
 111:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 112:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 113:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
  73              		.loc 1 113 3 view .LVU15
  74 0018 02A8     		add	r0, sp, #8
  75              	.LVL5:
  76              		.loc 1 113 3 is_stmt 0 view .LVU16
  77 001a FFF7FEFF 		bl	CRYP_KeyStructInit
  78              	.LVL6:
 114:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 115:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
  79              		.loc 1 115 3 is_stmt 1 view .LVU17
  80 001e B9F1C00F 		cmp	r9, #192
  81 0022 3AD0     		beq	.L2
  82 0024 B9F5807F 		cmp	r9, #256
  83 0028 4DD0     		beq	.L3
  84 002a B9F1800F 		cmp	r9, #128
  85 002e 25D0     		beq	.L18
  86              	.LVL7:
  87              	.L4:
 116:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 117:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 128:
 118:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 119:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 120:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 121:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 122:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 123:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 124:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 125:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 126:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 127:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 128:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 129:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 130:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 131:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 132:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 133:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 134:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 135:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 136:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 137:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 138:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 139:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 140:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 141:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 142:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 5


 143:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 144:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 145:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 146:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 147:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 148:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 149:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 150:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 151:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 152:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 153:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 154:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 155:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 156:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 157:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 158:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 159:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 160:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 161:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 162:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 163:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 164:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
  88              		.loc 1 164 3 view .LVU18
  89              		.loc 1 164 5 is_stmt 0 view .LVU19
  90 0030 002E     		cmp	r6, #0
  91 0032 64D1     		bne	.L5
 165:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 166:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 167:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
  92              		.loc 1 167 5 is_stmt 1 view .LVU20
  93 0034 FFF7FEFF 		bl	CRYP_FIFOFlush
  94              	.LVL8:
 168:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 169:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 170:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  95              		.loc 1 170 5 view .LVU21
  96              		.loc 1 170 41 is_stmt 0 view .LVU22
  97 0038 0423     		movs	r3, #4
  98 003a 0A93     		str	r3, [sp, #40]
 171:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
  99              		.loc 1 171 5 is_stmt 1 view .LVU23
 100              		.loc 1 171 42 is_stmt 0 view .LVU24
 101 003c 3823     		movs	r3, #56
 102 003e 0B93     		str	r3, [sp, #44]
 172:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 103              		.loc 1 172 5 is_stmt 1 view .LVU25
 104              		.loc 1 172 42 is_stmt 0 view .LVU26
 105 0040 0023     		movs	r3, #0
 106 0042 0C93     		str	r3, [sp, #48]
 173:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 107              		.loc 1 173 5 is_stmt 1 view .LVU27
 108 0044 0AA8     		add	r0, sp, #40
 109 0046 FFF7FEFF 		bl	CRYP_Init
 110              	.LVL9:
 174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 175:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 176:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 6


 111              		.loc 1 176 5 view .LVU28
 112 004a 02A8     		add	r0, sp, #8
 113 004c FFF7FEFF 		bl	CRYP_KeyInit
 114              	.LVL10:
 177:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 179:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 115              		.loc 1 179 5 view .LVU29
 116 0050 0120     		movs	r0, #1
 117 0052 FFF7FEFF 		bl	CRYP_Cmd
 118              	.LVL11:
 119              	.L7:
 180:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 181:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 182:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 120              		.loc 1 182 5 discriminator 2 view .LVU30
 183:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 184:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 121              		.loc 1 184 7 discriminator 2 view .LVU31
 122              		.loc 1 184 20 is_stmt 0 discriminator 2 view .LVU32
 123 0056 1020     		movs	r0, #16
 124 0058 FFF7FEFF 		bl	CRYP_GetFlagStatus
 125              	.LVL12:
 126              		.loc 1 184 18 discriminator 2 view .LVU33
 127 005c 0246     		mov	r2, r0
 128              	.LVL13:
 185:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 129              		.loc 1 185 7 is_stmt 1 discriminator 2 view .LVU34
 130              		.loc 1 185 14 is_stmt 0 discriminator 2 view .LVU35
 131 005e 019B     		ldr	r3, [sp, #4]
 132 0060 0133     		adds	r3, r3, #1
 133 0062 0193     		str	r3, [sp, #4]
 186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 134              		.loc 1 186 12 is_stmt 1 discriminator 2 view .LVU36
 135              		.loc 1 186 22 is_stmt 0 discriminator 2 view .LVU37
 136 0064 019B     		ldr	r3, [sp, #4]
 137              		.loc 1 186 5 discriminator 2 view .LVU38
 138 0066 B3F5803F 		cmp	r3, #65536
 139 006a 01D0     		beq	.L6
 140              		.loc 1 186 42 discriminator 1 view .LVU39
 141 006c 0028     		cmp	r0, #0
 142 006e F2D1     		bne	.L7
 143              	.L6:
 187:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 188:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 144              		.loc 1 188 5 is_stmt 1 view .LVU40
 145              		.loc 1 188 8 is_stmt 0 view .LVU41
 146 0070 002A     		cmp	r2, #0
 147 0072 4AD1     		bne	.L8
 189:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    {
 190:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 191:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 192:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
 193:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 194:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 195:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 148              		.loc 1 195 7 is_stmt 1 view .LVU42
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 7


 149              		.loc 1 195 43 is_stmt 0 view .LVU43
 150 0074 0423     		movs	r3, #4
 151 0076 0A93     		str	r3, [sp, #40]
 106:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 152              		.loc 1 106 15 view .LVU44
 153 0078 0126     		movs	r6, #1
 154 007a 46E0     		b	.L8
 155              	.LVL14:
 156              	.L18:
 118:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 157              		.loc 1 118 5 is_stmt 1 view .LVU45
 118:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 158              		.loc 1 118 41 is_stmt 0 view .LVU46
 159 007c 0023     		movs	r3, #0
 160 007e 0D93     		str	r3, [sp, #52]
 119:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 161              		.loc 1 119 5 is_stmt 1 view .LVU47
 119:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 162              		.loc 1 119 47 is_stmt 0 view .LVU48
 163 0080 2B68     		ldr	r3, [r5]
 164              	.LVL15:
 165              	.LBB230:
 166              	.LBI230:
 167              		.file 2 "STM32F4xx_LIB/core/core_cmInstr.h"
   1:STM32F4xx_LIB/core/core_cmInstr.h **** /**************************************************************************//**
   2:STM32F4xx_LIB/core/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:STM32F4xx_LIB/core/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:STM32F4xx_LIB/core/core_cmInstr.h ****  * @version  V4.10
   5:STM32F4xx_LIB/core/core_cmInstr.h ****  * @date     18. March 2015
   6:STM32F4xx_LIB/core/core_cmInstr.h ****  *
   7:STM32F4xx_LIB/core/core_cmInstr.h ****  * @note
   8:STM32F4xx_LIB/core/core_cmInstr.h ****  *
   9:STM32F4xx_LIB/core/core_cmInstr.h ****  ******************************************************************************/
  10:STM32F4xx_LIB/core/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:STM32F4xx_LIB/core/core_cmInstr.h **** 
  12:STM32F4xx_LIB/core/core_cmInstr.h ****    All rights reserved.
  13:STM32F4xx_LIB/core/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:STM32F4xx_LIB/core/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:STM32F4xx_LIB/core/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:STM32F4xx_LIB/core/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:STM32F4xx_LIB/core/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:STM32F4xx_LIB/core/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:STM32F4xx_LIB/core/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:STM32F4xx_LIB/core/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:STM32F4xx_LIB/core/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:STM32F4xx_LIB/core/core_cmInstr.h ****      specific prior written permission.
  23:STM32F4xx_LIB/core/core_cmInstr.h ****    *
  24:STM32F4xx_LIB/core/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:STM32F4xx_LIB/core/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:STM32F4xx_LIB/core/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:STM32F4xx_LIB/core/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:STM32F4xx_LIB/core/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:STM32F4xx_LIB/core/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:STM32F4xx_LIB/core/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:STM32F4xx_LIB/core/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:STM32F4xx_LIB/core/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:STM32F4xx_LIB/core/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 8


  34:STM32F4xx_LIB/core/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:STM32F4xx_LIB/core/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:STM32F4xx_LIB/core/core_cmInstr.h **** 
  37:STM32F4xx_LIB/core/core_cmInstr.h **** 
  38:STM32F4xx_LIB/core/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:STM32F4xx_LIB/core/core_cmInstr.h **** 
  41:STM32F4xx_LIB/core/core_cmInstr.h **** 
  42:STM32F4xx_LIB/core/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:STM32F4xx_LIB/core/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:STM32F4xx_LIB/core/core_cmInstr.h ****   Access to dedicated instructions
  45:STM32F4xx_LIB/core/core_cmInstr.h ****   @{
  46:STM32F4xx_LIB/core/core_cmInstr.h **** */
  47:STM32F4xx_LIB/core/core_cmInstr.h **** 
  48:STM32F4xx_LIB/core/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:STM32F4xx_LIB/core/core_cmInstr.h **** /* ARM armcc specific functions */
  50:STM32F4xx_LIB/core/core_cmInstr.h **** 
  51:STM32F4xx_LIB/core/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:STM32F4xx_LIB/core/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
  54:STM32F4xx_LIB/core/core_cmInstr.h **** 
  55:STM32F4xx_LIB/core/core_cmInstr.h **** 
  56:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  No Operation
  57:STM32F4xx_LIB/core/core_cmInstr.h **** 
  58:STM32F4xx_LIB/core/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:STM32F4xx_LIB/core/core_cmInstr.h ****  */
  60:STM32F4xx_LIB/core/core_cmInstr.h **** #define __NOP                             __nop
  61:STM32F4xx_LIB/core/core_cmInstr.h **** 
  62:STM32F4xx_LIB/core/core_cmInstr.h **** 
  63:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:STM32F4xx_LIB/core/core_cmInstr.h **** 
  65:STM32F4xx_LIB/core/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:STM32F4xx_LIB/core/core_cmInstr.h ****     until one of a number of events occurs.
  67:STM32F4xx_LIB/core/core_cmInstr.h ****  */
  68:STM32F4xx_LIB/core/core_cmInstr.h **** #define __WFI                             __wfi
  69:STM32F4xx_LIB/core/core_cmInstr.h **** 
  70:STM32F4xx_LIB/core/core_cmInstr.h **** 
  71:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Wait For Event
  72:STM32F4xx_LIB/core/core_cmInstr.h **** 
  73:STM32F4xx_LIB/core/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:STM32F4xx_LIB/core/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:STM32F4xx_LIB/core/core_cmInstr.h ****  */
  76:STM32F4xx_LIB/core/core_cmInstr.h **** #define __WFE                             __wfe
  77:STM32F4xx_LIB/core/core_cmInstr.h **** 
  78:STM32F4xx_LIB/core/core_cmInstr.h **** 
  79:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Send Event
  80:STM32F4xx_LIB/core/core_cmInstr.h **** 
  81:STM32F4xx_LIB/core/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:STM32F4xx_LIB/core/core_cmInstr.h ****  */
  83:STM32F4xx_LIB/core/core_cmInstr.h **** #define __SEV                             __sev
  84:STM32F4xx_LIB/core/core_cmInstr.h **** 
  85:STM32F4xx_LIB/core/core_cmInstr.h **** 
  86:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:STM32F4xx_LIB/core/core_cmInstr.h **** 
  88:STM32F4xx_LIB/core/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:STM32F4xx_LIB/core/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:STM32F4xx_LIB/core/core_cmInstr.h ****     memory, after the instruction has been completed.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 9


  91:STM32F4xx_LIB/core/core_cmInstr.h ****  */
  92:STM32F4xx_LIB/core/core_cmInstr.h **** #define __ISB() do {\
  93:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
  94:STM32F4xx_LIB/core/core_cmInstr.h ****                    __isb(0xF);\
  95:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
  96:STM32F4xx_LIB/core/core_cmInstr.h ****                 } while (0)
  97:STM32F4xx_LIB/core/core_cmInstr.h **** 
  98:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:STM32F4xx_LIB/core/core_cmInstr.h **** 
 100:STM32F4xx_LIB/core/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:STM32F4xx_LIB/core/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 103:STM32F4xx_LIB/core/core_cmInstr.h **** #define __DSB() do {\
 104:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
 105:STM32F4xx_LIB/core/core_cmInstr.h ****                    __dsb(0xF);\
 106:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
 107:STM32F4xx_LIB/core/core_cmInstr.h ****                 } while (0)
 108:STM32F4xx_LIB/core/core_cmInstr.h **** 
 109:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:STM32F4xx_LIB/core/core_cmInstr.h **** 
 111:STM32F4xx_LIB/core/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:STM32F4xx_LIB/core/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 114:STM32F4xx_LIB/core/core_cmInstr.h **** #define __DMB() do {\
 115:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
 116:STM32F4xx_LIB/core/core_cmInstr.h ****                    __dmb(0xF);\
 117:STM32F4xx_LIB/core/core_cmInstr.h ****                    __schedule_barrier();\
 118:STM32F4xx_LIB/core/core_cmInstr.h ****                 } while (0)
 119:STM32F4xx_LIB/core/core_cmInstr.h **** 
 120:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:STM32F4xx_LIB/core/core_cmInstr.h **** 
 122:STM32F4xx_LIB/core/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:STM32F4xx_LIB/core/core_cmInstr.h **** 
 124:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Reversed value
 126:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 127:STM32F4xx_LIB/core/core_cmInstr.h **** #define __REV                             __rev
 128:STM32F4xx_LIB/core/core_cmInstr.h **** 
 129:STM32F4xx_LIB/core/core_cmInstr.h **** 
 130:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:STM32F4xx_LIB/core/core_cmInstr.h **** 
 132:STM32F4xx_LIB/core/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:STM32F4xx_LIB/core/core_cmInstr.h **** 
 134:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Reversed value
 136:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 137:STM32F4xx_LIB/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:STM32F4xx_LIB/core/core_cmInstr.h **** {
 140:STM32F4xx_LIB/core/core_cmInstr.h ****   rev16 r0, r0
 141:STM32F4xx_LIB/core/core_cmInstr.h ****   bx lr
 142:STM32F4xx_LIB/core/core_cmInstr.h **** }
 143:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
 144:STM32F4xx_LIB/core/core_cmInstr.h **** 
 145:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:STM32F4xx_LIB/core/core_cmInstr.h **** 
 147:STM32F4xx_LIB/core/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 10


 148:STM32F4xx_LIB/core/core_cmInstr.h **** 
 149:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Reversed value
 151:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 152:STM32F4xx_LIB/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 154:STM32F4xx_LIB/core/core_cmInstr.h **** {
 155:STM32F4xx_LIB/core/core_cmInstr.h ****   revsh r0, r0
 156:STM32F4xx_LIB/core/core_cmInstr.h ****   bx lr
 157:STM32F4xx_LIB/core/core_cmInstr.h **** }
 158:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
 159:STM32F4xx_LIB/core/core_cmInstr.h **** 
 160:STM32F4xx_LIB/core/core_cmInstr.h **** 
 161:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:STM32F4xx_LIB/core/core_cmInstr.h **** 
 163:STM32F4xx_LIB/core/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:STM32F4xx_LIB/core/core_cmInstr.h **** 
 165:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Rotated value
 168:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 169:STM32F4xx_LIB/core/core_cmInstr.h **** #define __ROR                             __ror
 170:STM32F4xx_LIB/core/core_cmInstr.h **** 
 171:STM32F4xx_LIB/core/core_cmInstr.h **** 
 172:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Breakpoint
 173:STM32F4xx_LIB/core/core_cmInstr.h **** 
 174:STM32F4xx_LIB/core/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:STM32F4xx_LIB/core/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:STM32F4xx_LIB/core/core_cmInstr.h **** 
 177:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:STM32F4xx_LIB/core/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 180:STM32F4xx_LIB/core/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:STM32F4xx_LIB/core/core_cmInstr.h **** 
 182:STM32F4xx_LIB/core/core_cmInstr.h **** 
 183:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:STM32F4xx_LIB/core/core_cmInstr.h **** 
 185:STM32F4xx_LIB/core/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:STM32F4xx_LIB/core/core_cmInstr.h **** 
 187:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Reversed value
 189:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 190:STM32F4xx_LIB/core/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:STM32F4xx_LIB/core/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:STM32F4xx_LIB/core/core_cmInstr.h **** #else
 193:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:STM32F4xx_LIB/core/core_cmInstr.h **** {
 195:STM32F4xx_LIB/core/core_cmInstr.h ****   uint32_t result;
 196:STM32F4xx_LIB/core/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:STM32F4xx_LIB/core/core_cmInstr.h **** 
 198:STM32F4xx_LIB/core/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:STM32F4xx_LIB/core/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:STM32F4xx_LIB/core/core_cmInstr.h ****   {
 201:STM32F4xx_LIB/core/core_cmInstr.h ****     result <<= 1;
 202:STM32F4xx_LIB/core/core_cmInstr.h ****     result |= value & 1;
 203:STM32F4xx_LIB/core/core_cmInstr.h ****     s--;
 204:STM32F4xx_LIB/core/core_cmInstr.h ****   }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 11


 205:STM32F4xx_LIB/core/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:STM32F4xx_LIB/core/core_cmInstr.h ****   return(result);
 207:STM32F4xx_LIB/core/core_cmInstr.h **** }
 208:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
 209:STM32F4xx_LIB/core/core_cmInstr.h **** 
 210:STM32F4xx_LIB/core/core_cmInstr.h **** 
 211:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Count leading zeros
 212:STM32F4xx_LIB/core/core_cmInstr.h **** 
 213:STM32F4xx_LIB/core/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:STM32F4xx_LIB/core/core_cmInstr.h **** 
 215:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:STM32F4xx_LIB/core/core_cmInstr.h ****     \return             number of leading zeros in value
 217:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 218:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CLZ                             __clz
 219:STM32F4xx_LIB/core/core_cmInstr.h **** 
 220:STM32F4xx_LIB/core/core_cmInstr.h **** 
 221:STM32F4xx_LIB/core/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:STM32F4xx_LIB/core/core_cmInstr.h **** 
 223:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:STM32F4xx_LIB/core/core_cmInstr.h **** 
 225:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:STM32F4xx_LIB/core/core_cmInstr.h **** 
 227:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:STM32F4xx_LIB/core/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 230:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:STM32F4xx_LIB/core/core_cmInstr.h **** 
 232:STM32F4xx_LIB/core/core_cmInstr.h **** 
 233:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:STM32F4xx_LIB/core/core_cmInstr.h **** 
 235:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:STM32F4xx_LIB/core/core_cmInstr.h **** 
 237:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:STM32F4xx_LIB/core/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 240:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:STM32F4xx_LIB/core/core_cmInstr.h **** 
 242:STM32F4xx_LIB/core/core_cmInstr.h **** 
 243:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:STM32F4xx_LIB/core/core_cmInstr.h **** 
 245:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:STM32F4xx_LIB/core/core_cmInstr.h **** 
 247:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:STM32F4xx_LIB/core/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 250:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:STM32F4xx_LIB/core/core_cmInstr.h **** 
 252:STM32F4xx_LIB/core/core_cmInstr.h **** 
 253:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:STM32F4xx_LIB/core/core_cmInstr.h **** 
 255:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:STM32F4xx_LIB/core/core_cmInstr.h **** 
 257:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 258:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          0  Function succeeded
 260:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          1  Function failed
 261:STM32F4xx_LIB/core/core_cmInstr.h ****  */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 12


 262:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:STM32F4xx_LIB/core/core_cmInstr.h **** 
 264:STM32F4xx_LIB/core/core_cmInstr.h **** 
 265:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:STM32F4xx_LIB/core/core_cmInstr.h **** 
 267:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
 268:STM32F4xx_LIB/core/core_cmInstr.h **** 
 269:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 270:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          0  Function succeeded
 272:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          1  Function failed
 273:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 274:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:STM32F4xx_LIB/core/core_cmInstr.h **** 
 276:STM32F4xx_LIB/core/core_cmInstr.h **** 
 277:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:STM32F4xx_LIB/core/core_cmInstr.h **** 
 279:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:STM32F4xx_LIB/core/core_cmInstr.h **** 
 281:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 282:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          0  Function succeeded
 284:STM32F4xx_LIB/core/core_cmInstr.h ****     \return          1  Function failed
 285:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 286:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:STM32F4xx_LIB/core/core_cmInstr.h **** 
 288:STM32F4xx_LIB/core/core_cmInstr.h **** 
 289:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:STM32F4xx_LIB/core/core_cmInstr.h **** 
 291:STM32F4xx_LIB/core/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:STM32F4xx_LIB/core/core_cmInstr.h **** 
 293:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 294:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CLREX                           __clrex
 295:STM32F4xx_LIB/core/core_cmInstr.h **** 
 296:STM32F4xx_LIB/core/core_cmInstr.h **** 
 297:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Signed Saturate
 298:STM32F4xx_LIB/core/core_cmInstr.h **** 
 299:STM32F4xx_LIB/core/core_cmInstr.h ****     This function saturates a signed value.
 300:STM32F4xx_LIB/core/core_cmInstr.h **** 
 301:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:STM32F4xx_LIB/core/core_cmInstr.h ****     \return             Saturated value
 304:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 305:STM32F4xx_LIB/core/core_cmInstr.h **** #define __SSAT                            __ssat
 306:STM32F4xx_LIB/core/core_cmInstr.h **** 
 307:STM32F4xx_LIB/core/core_cmInstr.h **** 
 308:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:STM32F4xx_LIB/core/core_cmInstr.h **** 
 310:STM32F4xx_LIB/core/core_cmInstr.h ****     This function saturates an unsigned value.
 311:STM32F4xx_LIB/core/core_cmInstr.h **** 
 312:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:STM32F4xx_LIB/core/core_cmInstr.h ****     \return             Saturated value
 315:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 316:STM32F4xx_LIB/core/core_cmInstr.h **** #define __USAT                            __usat
 317:STM32F4xx_LIB/core/core_cmInstr.h **** 
 318:STM32F4xx_LIB/core/core_cmInstr.h **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 13


 319:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:STM32F4xx_LIB/core/core_cmInstr.h **** 
 321:STM32F4xx_LIB/core/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:STM32F4xx_LIB/core/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:STM32F4xx_LIB/core/core_cmInstr.h **** 
 324:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to rotate
 325:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Rotated value
 326:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 327:STM32F4xx_LIB/core/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:STM32F4xx_LIB/core/core_cmInstr.h **** {
 330:STM32F4xx_LIB/core/core_cmInstr.h ****   rrx r0, r0
 331:STM32F4xx_LIB/core/core_cmInstr.h ****   bx lr
 332:STM32F4xx_LIB/core/core_cmInstr.h **** }
 333:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
 334:STM32F4xx_LIB/core/core_cmInstr.h **** 
 335:STM32F4xx_LIB/core/core_cmInstr.h **** 
 336:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:STM32F4xx_LIB/core/core_cmInstr.h **** 
 338:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:STM32F4xx_LIB/core/core_cmInstr.h **** 
 340:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:STM32F4xx_LIB/core/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 343:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:STM32F4xx_LIB/core/core_cmInstr.h **** 
 345:STM32F4xx_LIB/core/core_cmInstr.h **** 
 346:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:STM32F4xx_LIB/core/core_cmInstr.h **** 
 348:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:STM32F4xx_LIB/core/core_cmInstr.h **** 
 350:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:STM32F4xx_LIB/core/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 353:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:STM32F4xx_LIB/core/core_cmInstr.h **** 
 355:STM32F4xx_LIB/core/core_cmInstr.h **** 
 356:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:STM32F4xx_LIB/core/core_cmInstr.h **** 
 358:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:STM32F4xx_LIB/core/core_cmInstr.h **** 
 360:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:STM32F4xx_LIB/core/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 363:STM32F4xx_LIB/core/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:STM32F4xx_LIB/core/core_cmInstr.h **** 
 365:STM32F4xx_LIB/core/core_cmInstr.h **** 
 366:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:STM32F4xx_LIB/core/core_cmInstr.h **** 
 368:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:STM32F4xx_LIB/core/core_cmInstr.h **** 
 370:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 371:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 373:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:STM32F4xx_LIB/core/core_cmInstr.h **** 
 375:STM32F4xx_LIB/core/core_cmInstr.h **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 14


 376:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:STM32F4xx_LIB/core/core_cmInstr.h **** 
 378:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:STM32F4xx_LIB/core/core_cmInstr.h **** 
 380:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 381:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 382:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 383:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:STM32F4xx_LIB/core/core_cmInstr.h **** 
 385:STM32F4xx_LIB/core/core_cmInstr.h **** 
 386:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:STM32F4xx_LIB/core/core_cmInstr.h **** 
 388:STM32F4xx_LIB/core/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:STM32F4xx_LIB/core/core_cmInstr.h **** 
 390:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]  value  Value to store
 391:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 393:STM32F4xx_LIB/core/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:STM32F4xx_LIB/core/core_cmInstr.h **** 
 395:STM32F4xx_LIB/core/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:STM32F4xx_LIB/core/core_cmInstr.h **** 
 397:STM32F4xx_LIB/core/core_cmInstr.h **** 
 398:STM32F4xx_LIB/core/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:STM32F4xx_LIB/core/core_cmInstr.h **** /* GNU gcc specific functions */
 400:STM32F4xx_LIB/core/core_cmInstr.h **** 
 401:STM32F4xx_LIB/core/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:STM32F4xx_LIB/core/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:STM32F4xx_LIB/core/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:STM32F4xx_LIB/core/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:STM32F4xx_LIB/core/core_cmInstr.h **** #else
 408:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:STM32F4xx_LIB/core/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:STM32F4xx_LIB/core/core_cmInstr.h **** #endif
 411:STM32F4xx_LIB/core/core_cmInstr.h **** 
 412:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  No Operation
 413:STM32F4xx_LIB/core/core_cmInstr.h **** 
 414:STM32F4xx_LIB/core/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 416:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:STM32F4xx_LIB/core/core_cmInstr.h **** {
 418:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("nop");
 419:STM32F4xx_LIB/core/core_cmInstr.h **** }
 420:STM32F4xx_LIB/core/core_cmInstr.h **** 
 421:STM32F4xx_LIB/core/core_cmInstr.h **** 
 422:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:STM32F4xx_LIB/core/core_cmInstr.h **** 
 424:STM32F4xx_LIB/core/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:STM32F4xx_LIB/core/core_cmInstr.h ****     until one of a number of events occurs.
 426:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 427:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:STM32F4xx_LIB/core/core_cmInstr.h **** {
 429:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:STM32F4xx_LIB/core/core_cmInstr.h **** }
 431:STM32F4xx_LIB/core/core_cmInstr.h **** 
 432:STM32F4xx_LIB/core/core_cmInstr.h **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 15


 433:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Wait For Event
 434:STM32F4xx_LIB/core/core_cmInstr.h **** 
 435:STM32F4xx_LIB/core/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:STM32F4xx_LIB/core/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 438:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 439:STM32F4xx_LIB/core/core_cmInstr.h **** {
 440:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:STM32F4xx_LIB/core/core_cmInstr.h **** }
 442:STM32F4xx_LIB/core/core_cmInstr.h **** 
 443:STM32F4xx_LIB/core/core_cmInstr.h **** 
 444:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Send Event
 445:STM32F4xx_LIB/core/core_cmInstr.h **** 
 446:STM32F4xx_LIB/core/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 448:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:STM32F4xx_LIB/core/core_cmInstr.h **** {
 450:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("sev");
 451:STM32F4xx_LIB/core/core_cmInstr.h **** }
 452:STM32F4xx_LIB/core/core_cmInstr.h **** 
 453:STM32F4xx_LIB/core/core_cmInstr.h **** 
 454:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:STM32F4xx_LIB/core/core_cmInstr.h **** 
 456:STM32F4xx_LIB/core/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:STM32F4xx_LIB/core/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:STM32F4xx_LIB/core/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 460:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:STM32F4xx_LIB/core/core_cmInstr.h **** {
 462:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:STM32F4xx_LIB/core/core_cmInstr.h **** }
 464:STM32F4xx_LIB/core/core_cmInstr.h **** 
 465:STM32F4xx_LIB/core/core_cmInstr.h **** 
 466:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:STM32F4xx_LIB/core/core_cmInstr.h **** 
 468:STM32F4xx_LIB/core/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:STM32F4xx_LIB/core/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 471:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:STM32F4xx_LIB/core/core_cmInstr.h **** {
 473:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:STM32F4xx_LIB/core/core_cmInstr.h **** }
 475:STM32F4xx_LIB/core/core_cmInstr.h **** 
 476:STM32F4xx_LIB/core/core_cmInstr.h **** 
 477:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:STM32F4xx_LIB/core/core_cmInstr.h **** 
 479:STM32F4xx_LIB/core/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:STM32F4xx_LIB/core/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 482:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:STM32F4xx_LIB/core/core_cmInstr.h **** {
 484:STM32F4xx_LIB/core/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:STM32F4xx_LIB/core/core_cmInstr.h **** }
 486:STM32F4xx_LIB/core/core_cmInstr.h **** 
 487:STM32F4xx_LIB/core/core_cmInstr.h **** 
 488:STM32F4xx_LIB/core/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:STM32F4xx_LIB/core/core_cmInstr.h **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 16


 490:STM32F4xx_LIB/core/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:STM32F4xx_LIB/core/core_cmInstr.h **** 
 492:STM32F4xx_LIB/core/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:STM32F4xx_LIB/core/core_cmInstr.h ****     \return               Reversed value
 494:STM32F4xx_LIB/core/core_cmInstr.h ****  */
 495:STM32F4xx_LIB/core/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 168              		.loc 2 495 57 is_stmt 1 view .LVU49
 169              	.LBB231:
 496:STM32F4xx_LIB/core/core_cmInstr.h **** {
 497:STM32F4xx_LIB/core/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:STM32F4xx_LIB/core/core_cmInstr.h ****   return __builtin_bswap32(value);
 170              		.loc 2 498 3 view .LVU50
 171              		.loc 2 498 10 is_stmt 0 view .LVU51
 172 0082 1BBA     		rev	r3, r3
 173              	.LVL16:
 174              		.loc 2 498 10 view .LVU52
 175              	.LBE231:
 176              	.LBE230:
 119:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 177              		.loc 1 119 45 view .LVU53
 178 0084 0693     		str	r3, [sp, #24]
 120:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 179              		.loc 1 120 5 is_stmt 1 view .LVU54
 180              	.LVL17:
 121:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 181              		.loc 1 121 5 view .LVU55
 121:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 182              		.loc 1 121 47 is_stmt 0 view .LVU56
 183 0086 6B68     		ldr	r3, [r5, #4]
 184              	.LVL18:
 185              	.LBB232:
 186              	.LBI232:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 187              		.loc 2 495 57 is_stmt 1 view .LVU57
 188              	.LBB233:
 189              		.loc 2 498 3 view .LVU58
 190              		.loc 2 498 10 is_stmt 0 view .LVU59
 191 0088 1BBA     		rev	r3, r3
 192              	.LVL19:
 193              		.loc 2 498 10 view .LVU60
 194              	.LBE233:
 195              	.LBE232:
 121:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 196              		.loc 1 121 45 view .LVU61
 197 008a 0793     		str	r3, [sp, #28]
 122:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 198              		.loc 1 122 5 is_stmt 1 view .LVU62
 199              	.LVL20:
 123:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 200              		.loc 1 123 5 view .LVU63
 123:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 201              		.loc 1 123 47 is_stmt 0 view .LVU64
 202 008c AB68     		ldr	r3, [r5, #8]
 203              	.LVL21:
 204              	.LBB234:
 205              	.LBI234:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 17


 206              		.loc 2 495 57 is_stmt 1 view .LVU65
 207              	.LBB235:
 208              		.loc 2 498 3 view .LVU66
 209              		.loc 2 498 10 is_stmt 0 view .LVU67
 210 008e 1BBA     		rev	r3, r3
 211              	.LVL22:
 212              		.loc 2 498 10 view .LVU68
 213              	.LBE235:
 214              	.LBE234:
 123:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 215              		.loc 1 123 45 view .LVU69
 216 0090 0893     		str	r3, [sp, #32]
 124:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 217              		.loc 1 124 5 is_stmt 1 view .LVU70
 218              	.LVL23:
 125:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 219              		.loc 1 125 5 view .LVU71
 125:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 220              		.loc 1 125 47 is_stmt 0 view .LVU72
 221 0092 EB68     		ldr	r3, [r5, #12]
 222              	.LVL24:
 223              	.LBB236:
 224              	.LBI236:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 225              		.loc 2 495 57 is_stmt 1 view .LVU73
 226              	.LBB237:
 227              		.loc 2 498 3 view .LVU74
 228              		.loc 2 498 10 is_stmt 0 view .LVU75
 229 0094 1BBA     		rev	r3, r3
 230              	.LVL25:
 231              		.loc 2 498 10 view .LVU76
 232              	.LBE237:
 233              	.LBE236:
 125:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 234              		.loc 1 125 45 view .LVU77
 235 0096 0993     		str	r3, [sp, #36]
 126:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 236              		.loc 1 126 5 is_stmt 1 view .LVU78
 237 0098 CAE7     		b	.L4
 238              	.LVL26:
 239              	.L2:
 128:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 240              		.loc 1 128 5 view .LVU79
 128:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 241              		.loc 1 128 42 is_stmt 0 view .LVU80
 242 009a 4FF48073 		mov	r3, #256
 243 009e 0D93     		str	r3, [sp, #52]
 129:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 244              		.loc 1 129 5 is_stmt 1 view .LVU81
 129:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 245              		.loc 1 129 47 is_stmt 0 view .LVU82
 246 00a0 2B68     		ldr	r3, [r5]
 247              	.LVL27:
 248              	.LBB238:
 249              	.LBI238:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 250              		.loc 2 495 57 is_stmt 1 view .LVU83
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 18


 251              	.LBB239:
 252              		.loc 2 498 3 view .LVU84
 253              		.loc 2 498 10 is_stmt 0 view .LVU85
 254 00a2 1BBA     		rev	r3, r3
 255              	.LVL28:
 256              		.loc 2 498 10 view .LVU86
 257              	.LBE239:
 258              	.LBE238:
 129:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 259              		.loc 1 129 45 view .LVU87
 260 00a4 0493     		str	r3, [sp, #16]
 130:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 261              		.loc 1 130 5 is_stmt 1 view .LVU88
 262              	.LVL29:
 131:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 263              		.loc 1 131 5 view .LVU89
 131:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 264              		.loc 1 131 47 is_stmt 0 view .LVU90
 265 00a6 6B68     		ldr	r3, [r5, #4]
 266              	.LVL30:
 267              	.LBB240:
 268              	.LBI240:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 269              		.loc 2 495 57 is_stmt 1 view .LVU91
 270              	.LBB241:
 271              		.loc 2 498 3 view .LVU92
 272              		.loc 2 498 10 is_stmt 0 view .LVU93
 273 00a8 1BBA     		rev	r3, r3
 274              	.LVL31:
 275              		.loc 2 498 10 view .LVU94
 276              	.LBE241:
 277              	.LBE240:
 131:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 278              		.loc 1 131 45 view .LVU95
 279 00aa 0593     		str	r3, [sp, #20]
 132:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 280              		.loc 1 132 5 is_stmt 1 view .LVU96
 281              	.LVL32:
 133:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 282              		.loc 1 133 5 view .LVU97
 133:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 283              		.loc 1 133 47 is_stmt 0 view .LVU98
 284 00ac AB68     		ldr	r3, [r5, #8]
 285              	.LVL33:
 286              	.LBB242:
 287              	.LBI242:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 288              		.loc 2 495 57 is_stmt 1 view .LVU99
 289              	.LBB243:
 290              		.loc 2 498 3 view .LVU100
 291              		.loc 2 498 10 is_stmt 0 view .LVU101
 292 00ae 1BBA     		rev	r3, r3
 293              	.LVL34:
 294              		.loc 2 498 10 view .LVU102
 295              	.LBE243:
 296              	.LBE242:
 133:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 19


 297              		.loc 1 133 45 view .LVU103
 298 00b0 0693     		str	r3, [sp, #24]
 134:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 299              		.loc 1 134 5 is_stmt 1 view .LVU104
 300              	.LVL35:
 135:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 301              		.loc 1 135 5 view .LVU105
 135:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 302              		.loc 1 135 47 is_stmt 0 view .LVU106
 303 00b2 EB68     		ldr	r3, [r5, #12]
 304              	.LVL36:
 305              	.LBB244:
 306              	.LBI244:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 307              		.loc 2 495 57 is_stmt 1 view .LVU107
 308              	.LBB245:
 309              		.loc 2 498 3 view .LVU108
 310              		.loc 2 498 10 is_stmt 0 view .LVU109
 311 00b4 1BBA     		rev	r3, r3
 312              	.LVL37:
 313              		.loc 2 498 10 view .LVU110
 314              	.LBE245:
 315              	.LBE244:
 135:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316              		.loc 1 135 45 view .LVU111
 317 00b6 0793     		str	r3, [sp, #28]
 136:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 318              		.loc 1 136 5 is_stmt 1 view .LVU112
 319              	.LVL38:
 137:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 320              		.loc 1 137 5 view .LVU113
 137:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 321              		.loc 1 137 47 is_stmt 0 view .LVU114
 322 00b8 2B69     		ldr	r3, [r5, #16]
 323              	.LVL39:
 324              	.LBB246:
 325              	.LBI246:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 326              		.loc 2 495 57 is_stmt 1 view .LVU115
 327              	.LBB247:
 328              		.loc 2 498 3 view .LVU116
 329              		.loc 2 498 10 is_stmt 0 view .LVU117
 330 00ba 1BBA     		rev	r3, r3
 331              	.LVL40:
 332              		.loc 2 498 10 view .LVU118
 333              	.LBE247:
 334              	.LBE246:
 137:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 335              		.loc 1 137 45 view .LVU119
 336 00bc 0893     		str	r3, [sp, #32]
 138:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 337              		.loc 1 138 5 is_stmt 1 view .LVU120
 338              	.LVL41:
 139:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 339              		.loc 1 139 5 view .LVU121
 139:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 340              		.loc 1 139 47 is_stmt 0 view .LVU122
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 20


 341 00be 6B69     		ldr	r3, [r5, #20]
 342              	.LVL42:
 343              	.LBB248:
 344              	.LBI248:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 345              		.loc 2 495 57 is_stmt 1 view .LVU123
 346              	.LBB249:
 347              		.loc 2 498 3 view .LVU124
 348              		.loc 2 498 10 is_stmt 0 view .LVU125
 349 00c0 1BBA     		rev	r3, r3
 350              	.LVL43:
 351              		.loc 2 498 10 view .LVU126
 352              	.LBE249:
 353              	.LBE248:
 139:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 354              		.loc 1 139 45 view .LVU127
 355 00c2 0993     		str	r3, [sp, #36]
 140:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 356              		.loc 1 140 5 is_stmt 1 view .LVU128
 357 00c4 B4E7     		b	.L4
 358              	.LVL44:
 359              	.L3:
 142:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 360              		.loc 1 142 5 view .LVU129
 142:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 361              		.loc 1 142 42 is_stmt 0 view .LVU130
 362 00c6 4FF40073 		mov	r3, #512
 363 00ca 0D93     		str	r3, [sp, #52]
 143:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 364              		.loc 1 143 5 is_stmt 1 view .LVU131
 143:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 365              		.loc 1 143 47 is_stmt 0 view .LVU132
 366 00cc 2B68     		ldr	r3, [r5]
 367              	.LVL45:
 368              	.LBB250:
 369              	.LBI250:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 370              		.loc 2 495 57 is_stmt 1 view .LVU133
 371              	.LBB251:
 372              		.loc 2 498 3 view .LVU134
 373              		.loc 2 498 10 is_stmt 0 view .LVU135
 374 00ce 1BBA     		rev	r3, r3
 375              	.LVL46:
 376              		.loc 2 498 10 view .LVU136
 377              	.LBE251:
 378              	.LBE250:
 143:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 379              		.loc 1 143 45 view .LVU137
 380 00d0 0293     		str	r3, [sp, #8]
 144:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 381              		.loc 1 144 5 is_stmt 1 view .LVU138
 382              	.LVL47:
 145:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 383              		.loc 1 145 5 view .LVU139
 145:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 384              		.loc 1 145 47 is_stmt 0 view .LVU140
 385 00d2 6B68     		ldr	r3, [r5, #4]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 21


 386              	.LVL48:
 387              	.LBB252:
 388              	.LBI252:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 389              		.loc 2 495 57 is_stmt 1 view .LVU141
 390              	.LBB253:
 391              		.loc 2 498 3 view .LVU142
 392              		.loc 2 498 10 is_stmt 0 view .LVU143
 393 00d4 1BBA     		rev	r3, r3
 394              	.LVL49:
 395              		.loc 2 498 10 view .LVU144
 396              	.LBE253:
 397              	.LBE252:
 145:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 398              		.loc 1 145 45 view .LVU145
 399 00d6 0393     		str	r3, [sp, #12]
 146:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 400              		.loc 1 146 5 is_stmt 1 view .LVU146
 401              	.LVL50:
 147:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 402              		.loc 1 147 5 view .LVU147
 147:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 403              		.loc 1 147 47 is_stmt 0 view .LVU148
 404 00d8 AB68     		ldr	r3, [r5, #8]
 405              	.LVL51:
 406              	.LBB254:
 407              	.LBI254:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 408              		.loc 2 495 57 is_stmt 1 view .LVU149
 409              	.LBB255:
 410              		.loc 2 498 3 view .LVU150
 411              		.loc 2 498 10 is_stmt 0 view .LVU151
 412 00da 1BBA     		rev	r3, r3
 413              	.LVL52:
 414              		.loc 2 498 10 view .LVU152
 415              	.LBE255:
 416              	.LBE254:
 147:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 417              		.loc 1 147 45 view .LVU153
 418 00dc 0493     		str	r3, [sp, #16]
 148:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 419              		.loc 1 148 5 is_stmt 1 view .LVU154
 420              	.LVL53:
 149:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 421              		.loc 1 149 5 view .LVU155
 149:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 422              		.loc 1 149 47 is_stmt 0 view .LVU156
 423 00de EB68     		ldr	r3, [r5, #12]
 424              	.LVL54:
 425              	.LBB256:
 426              	.LBI256:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 427              		.loc 2 495 57 is_stmt 1 view .LVU157
 428              	.LBB257:
 429              		.loc 2 498 3 view .LVU158
 430              		.loc 2 498 10 is_stmt 0 view .LVU159
 431 00e0 1BBA     		rev	r3, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 22


 432              	.LVL55:
 433              		.loc 2 498 10 view .LVU160
 434              	.LBE257:
 435              	.LBE256:
 149:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 436              		.loc 1 149 45 view .LVU161
 437 00e2 0593     		str	r3, [sp, #20]
 150:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 438              		.loc 1 150 5 is_stmt 1 view .LVU162
 439              	.LVL56:
 151:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 440              		.loc 1 151 5 view .LVU163
 151:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 441              		.loc 1 151 47 is_stmt 0 view .LVU164
 442 00e4 2B69     		ldr	r3, [r5, #16]
 443              	.LVL57:
 444              	.LBB258:
 445              	.LBI258:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 446              		.loc 2 495 57 is_stmt 1 view .LVU165
 447              	.LBB259:
 448              		.loc 2 498 3 view .LVU166
 449              		.loc 2 498 10 is_stmt 0 view .LVU167
 450 00e6 1BBA     		rev	r3, r3
 451              	.LVL58:
 452              		.loc 2 498 10 view .LVU168
 453              	.LBE259:
 454              	.LBE258:
 151:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 455              		.loc 1 151 45 view .LVU169
 456 00e8 0693     		str	r3, [sp, #24]
 152:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 457              		.loc 1 152 5 is_stmt 1 view .LVU170
 458              	.LVL59:
 153:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 459              		.loc 1 153 5 view .LVU171
 153:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 460              		.loc 1 153 47 is_stmt 0 view .LVU172
 461 00ea 6B69     		ldr	r3, [r5, #20]
 462              	.LVL60:
 463              	.LBB260:
 464              	.LBI260:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 465              		.loc 2 495 57 is_stmt 1 view .LVU173
 466              	.LBB261:
 467              		.loc 2 498 3 view .LVU174
 468              		.loc 2 498 10 is_stmt 0 view .LVU175
 469 00ec 1BBA     		rev	r3, r3
 470              	.LVL61:
 471              		.loc 2 498 10 view .LVU176
 472              	.LBE261:
 473              	.LBE260:
 153:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 474              		.loc 1 153 45 view .LVU177
 475 00ee 0793     		str	r3, [sp, #28]
 154:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 476              		.loc 1 154 5 is_stmt 1 view .LVU178
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 23


 477              	.LVL62:
 155:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 478              		.loc 1 155 5 view .LVU179
 155:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 479              		.loc 1 155 47 is_stmt 0 view .LVU180
 480 00f0 AB69     		ldr	r3, [r5, #24]
 481              	.LVL63:
 482              	.LBB262:
 483              	.LBI262:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 484              		.loc 2 495 57 is_stmt 1 view .LVU181
 485              	.LBB263:
 486              		.loc 2 498 3 view .LVU182
 487              		.loc 2 498 10 is_stmt 0 view .LVU183
 488 00f2 1BBA     		rev	r3, r3
 489              	.LVL64:
 490              		.loc 2 498 10 view .LVU184
 491              	.LBE263:
 492              	.LBE262:
 155:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 493              		.loc 1 155 45 view .LVU185
 494 00f4 0893     		str	r3, [sp, #32]
 156:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 495              		.loc 1 156 5 is_stmt 1 view .LVU186
 496              	.LVL65:
 157:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 497              		.loc 1 157 5 view .LVU187
 157:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 498              		.loc 1 157 47 is_stmt 0 view .LVU188
 499 00f6 EB69     		ldr	r3, [r5, #28]
 500              	.LVL66:
 501              	.LBB264:
 502              	.LBI264:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 503              		.loc 2 495 57 is_stmt 1 view .LVU189
 504              	.LBB265:
 505              		.loc 2 498 3 view .LVU190
 506              		.loc 2 498 10 is_stmt 0 view .LVU191
 507 00f8 1BBA     		rev	r3, r3
 508              	.LVL67:
 509              		.loc 2 498 10 view .LVU192
 510              	.LBE265:
 511              	.LBE264:
 157:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 512              		.loc 1 157 45 view .LVU193
 513 00fa 0993     		str	r3, [sp, #36]
 158:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 514              		.loc 1 158 5 is_stmt 1 view .LVU194
 515 00fc 98E7     		b	.L4
 516              	.LVL68:
 517              	.L5:
 196:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 197:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 198:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 199:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 200:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 201:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 24


 202:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 518              		.loc 1 202 5 view .LVU195
 519 00fe 02A8     		add	r0, sp, #8
 520 0100 FFF7FEFF 		bl	CRYP_KeyInit
 521              	.LVL69:
 203:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 204:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 205:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 522              		.loc 1 205 5 view .LVU196
 523              		.loc 1 205 42 is_stmt 0 view .LVU197
 524 0104 0023     		movs	r3, #0
 525 0106 0A93     		str	r3, [sp, #40]
 106:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 526              		.loc 1 106 15 view .LVU198
 527 0108 0126     		movs	r6, #1
 528              	.LVL70:
 529              	.L8:
 206:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 207:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 208:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 530              		.loc 1 208 3 is_stmt 1 view .LVU199
 531              		.loc 1 208 40 is_stmt 0 view .LVU200
 532 010a 2023     		movs	r3, #32
 533 010c 0B93     		str	r3, [sp, #44]
 209:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 534              		.loc 1 209 3 is_stmt 1 view .LVU201
 535              		.loc 1 209 40 is_stmt 0 view .LVU202
 536 010e 8023     		movs	r3, #128
 537 0110 0C93     		str	r3, [sp, #48]
 210:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 538              		.loc 1 210 3 is_stmt 1 view .LVU203
 539 0112 0AA8     		add	r0, sp, #40
 540 0114 FFF7FEFF 		bl	CRYP_Init
 541              	.LVL71:
 211:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 212:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 213:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 542              		.loc 1 213 3 view .LVU204
 543 0118 FFF7FEFF 		bl	CRYP_FIFOFlush
 544              	.LVL72:
 214:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 215:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 216:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 545              		.loc 1 216 3 view .LVU205
 546 011c 0120     		movs	r0, #1
 547 011e FFF7FEFF 		bl	CRYP_Cmd
 548              	.LVL73:
 217:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 218:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 549              		.loc 1 218 3 view .LVU206
 550              		.loc 1 218 6 is_stmt 0 view .LVU207
 551 0122 FFF7FEFF 		bl	CRYP_GetCmdStatus
 552              	.LVL74:
 553              		.loc 1 218 5 view .LVU208
 554 0126 0028     		cmp	r0, #0
 555 0128 36D0     		beq	.L9
 219:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 25


 220:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 221:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 222:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 223:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 224:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 556              		.loc 1 225 8 view .LVU209
 557 012a 0025     		movs	r5, #0
 558              	.LVL75:
 559              		.loc 1 225 8 view .LVU210
 560 012c 02E0     		b	.L10
 561              	.LVL76:
 562              	.L11:
 226:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 227:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 228:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 229:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 230:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 231:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 232:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 233:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 234:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 235:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 236:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 237:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 238:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 240:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 241:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 245:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 246:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 563              		.loc 1 246 5 is_stmt 1 view .LVU211
 564              		.loc 1 246 8 is_stmt 0 view .LVU212
 565 012e 09B3     		cbz	r1, .L19
 247:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    {
 248:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 566              		.loc 1 248 15 view .LVU213
 567 0130 0026     		movs	r6, #0
 568              	.LVL77:
 569              	.L13:
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 570              		.loc 1 225 48 is_stmt 1 discriminator 2 view .LVU214
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 571              		.loc 1 225 49 is_stmt 0 discriminator 2 view .LVU215
 572 0132 1035     		adds	r5, r5, #16
 573              	.LVL78:
 574              	.L10:
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 575              		.loc 1 225 12 is_stmt 1 discriminator 1 view .LVU216
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 576              		.loc 1 225 3 is_stmt 0 discriminator 1 view .LVU217
 577 0134 4545     		cmp	r5, r8
 578 0136 2BD2     		bcs	.L14
 225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 26


 579              		.loc 1 225 25 discriminator 3 view .LVU218
 580 0138 56B3     		cbz	r6, .L14
 229:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 581              		.loc 1 229 5 is_stmt 1 view .LVU219
 582 013a 2068     		ldr	r0, [r4]
 583 013c FFF7FEFF 		bl	CRYP_DataIn
 584              	.LVL79:
 230:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 585              		.loc 1 230 5 view .LVU220
 231:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 586              		.loc 1 231 5 view .LVU221
 587 0140 6068     		ldr	r0, [r4, #4]
 588 0142 FFF7FEFF 		bl	CRYP_DataIn
 589              	.LVL80:
 232:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 590              		.loc 1 232 5 view .LVU222
 233:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 591              		.loc 1 233 5 view .LVU223
 592 0146 A068     		ldr	r0, [r4, #8]
 593 0148 FFF7FEFF 		bl	CRYP_DataIn
 594              	.LVL81:
 234:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 595              		.loc 1 234 5 view .LVU224
 235:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 596              		.loc 1 235 5 view .LVU225
 597 014c E068     		ldr	r0, [r4, #12]
 598 014e FFF7FEFF 		bl	CRYP_DataIn
 599              	.LVL82:
 236:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 600              		.loc 1 236 5 view .LVU226
 236:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 601              		.loc 1 236 14 is_stmt 0 view .LVU227
 602 0152 1034     		adds	r4, r4, #16
 603              	.LVL83:
 239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 604              		.loc 1 239 5 is_stmt 1 view .LVU228
 239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 605              		.loc 1 239 13 is_stmt 0 view .LVU229
 606 0154 0023     		movs	r3, #0
 607 0156 0193     		str	r3, [sp, #4]
 608              	.L12:
 240:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 609              		.loc 1 240 5 is_stmt 1 discriminator 2 view .LVU230
 242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 610              		.loc 1 242 7 discriminator 2 view .LVU231
 242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 611              		.loc 1 242 20 is_stmt 0 discriminator 2 view .LVU232
 612 0158 1020     		movs	r0, #16
 613 015a FFF7FEFF 		bl	CRYP_GetFlagStatus
 614              	.LVL84:
 242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 615              		.loc 1 242 18 discriminator 2 view .LVU233
 616 015e 0146     		mov	r1, r0
 617              	.LVL85:
 243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 618              		.loc 1 243 7 is_stmt 1 discriminator 2 view .LVU234
 243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 27


 619              		.loc 1 243 14 is_stmt 0 discriminator 2 view .LVU235
 620 0160 019A     		ldr	r2, [sp, #4]
 621 0162 0132     		adds	r2, r2, #1
 622 0164 0192     		str	r2, [sp, #4]
 244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 623              		.loc 1 244 12 is_stmt 1 discriminator 2 view .LVU236
 244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 624              		.loc 1 244 22 is_stmt 0 discriminator 2 view .LVU237
 625 0166 019B     		ldr	r3, [sp, #4]
 244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 626              		.loc 1 244 5 discriminator 2 view .LVU238
 627 0168 B3F5803F 		cmp	r3, #65536
 628 016c DFD0     		beq	.L11
 244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 629              		.loc 1 244 42 discriminator 1 view .LVU239
 630 016e 0028     		cmp	r0, #0
 631 0170 F2D1     		bne	.L12
 632 0172 DCE7     		b	.L11
 633              	.L19:
 249:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 250:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
 251:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 252:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 253:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 254:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 634              		.loc 1 254 7 is_stmt 1 view .LVU240
 635              		.loc 1 254 34 is_stmt 0 view .LVU241
 636 0174 FFF7FEFF 		bl	CRYP_DataOut
 637              	.LVL86:
 638              		.loc 1 254 32 view .LVU242
 639 0178 3860     		str	r0, [r7]
 255:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 640              		.loc 1 255 7 is_stmt 1 view .LVU243
 641              	.LVL87:
 256:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 642              		.loc 1 256 7 view .LVU244
 643              		.loc 1 256 34 is_stmt 0 view .LVU245
 644 017a FFF7FEFF 		bl	CRYP_DataOut
 645              	.LVL88:
 646              		.loc 1 256 32 view .LVU246
 647 017e 7860     		str	r0, [r7, #4]
 257:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 648              		.loc 1 257 7 is_stmt 1 view .LVU247
 649              	.LVL89:
 258:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 650              		.loc 1 258 7 view .LVU248
 651              		.loc 1 258 34 is_stmt 0 view .LVU249
 652 0180 FFF7FEFF 		bl	CRYP_DataOut
 653              	.LVL90:
 654              		.loc 1 258 32 view .LVU250
 655 0184 B860     		str	r0, [r7, #8]
 259:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 656              		.loc 1 259 7 is_stmt 1 view .LVU251
 657              	.LVL91:
 260:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 658              		.loc 1 260 7 view .LVU252
 659              		.loc 1 260 34 is_stmt 0 view .LVU253
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 28


 660 0186 FFF7FEFF 		bl	CRYP_DataOut
 661              	.LVL92:
 662              		.loc 1 260 32 view .LVU254
 663 018a F860     		str	r0, [r7, #12]
 261:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 664              		.loc 1 261 7 is_stmt 1 view .LVU255
 665              		.loc 1 261 17 is_stmt 0 view .LVU256
 666 018c 1037     		adds	r7, r7, #16
 667              	.LVL93:
 668              		.loc 1 261 17 view .LVU257
 669 018e D0E7     		b	.L13
 670              	.L14:
 262:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 263:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 264:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 265:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 266:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 671              		.loc 1 266 3 is_stmt 1 view .LVU258
 672 0190 0020     		movs	r0, #0
 673 0192 FFF7FEFF 		bl	CRYP_Cmd
 674              	.LVL94:
 267:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 268:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   return status; 
 675              		.loc 1 268 3 view .LVU259
 676              		.loc 1 268 10 is_stmt 0 view .LVU260
 677 0196 3046     		mov	r0, r6
 678              	.LVL95:
 679              	.L9:
 269:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** }
 680              		.loc 1 269 1 view .LVU261
 681 0198 0FB0     		add	sp, sp, #60
 682              	.LCFI2:
 683              		.cfi_def_cfa_offset 28
 684              		@ sp needed
 685 019a BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 686              		.loc 1 269 1 view .LVU262
 687              		.cfi_endproc
 688              	.LFE123:
 690              		.section	.text.CRYP_AES_CBC,"ax",%progbits
 691              		.align	1
 692              		.global	CRYP_AES_CBC
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 696              		.fpu fpv4-sp-d16
 698              	CRYP_AES_CBC:
 699              	.LVL96:
 700              	.LFB124:
 270:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 271:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
 272:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CBC Mode
 273:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 274:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 275:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 276:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 277:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 278:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 29


 279:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 280:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 281:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
 282:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 283:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 284:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 285:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 286:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
 287:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
 288:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 289:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 290:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** {
 701              		.loc 1 290 1 is_stmt 1 view -0
 702              		.cfi_startproc
 703              		@ args = 12, pretend = 0, frame = 72
 704              		@ frame_needed = 0, uses_anonymous_args = 0
 705              		.loc 1 290 1 is_stmt 0 view .LVU264
 706 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 707              	.LCFI3:
 708              		.cfi_def_cfa_offset 32
 709              		.cfi_offset 4, -32
 710              		.cfi_offset 5, -28
 711              		.cfi_offset 6, -24
 712              		.cfi_offset 7, -20
 713              		.cfi_offset 8, -16
 714              		.cfi_offset 9, -12
 715              		.cfi_offset 10, -8
 716              		.cfi_offset 14, -4
 717 0004 92B0     		sub	sp, sp, #72
 718              	.LCFI4:
 719              		.cfi_def_cfa_offset 104
 720 0006 0646     		mov	r6, r0
 721 0008 0D46     		mov	r5, r1
 722 000a 9146     		mov	r9, r2
 723 000c 9A46     		mov	r10, r3
 724 000e DDF86C80 		ldr	r8, [sp, #108]
 291:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 725              		.loc 1 291 3 is_stmt 1 view .LVU265
 292:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 726              		.loc 1 292 3 view .LVU266
 293:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 727              		.loc 1 293 3 view .LVU267
 294:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 728              		.loc 1 294 3 view .LVU268
 729              		.loc 1 294 17 is_stmt 0 view .LVU269
 730 0012 0023     		movs	r3, #0
 731              	.LVL97:
 732              		.loc 1 294 17 view .LVU270
 733 0014 0193     		str	r3, [sp, #4]
 295:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 734              		.loc 1 295 3 is_stmt 1 view .LVU271
 735              	.LVL98:
 296:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 736              		.loc 1 296 3 view .LVU272
 297:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 737              		.loc 1 297 3 view .LVU273
 298:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 30


 738              		.loc 1 298 3 view .LVU274
 739              		.loc 1 298 12 is_stmt 0 view .LVU275
 740 0016 1A9C     		ldr	r4, [sp, #104]
 741              	.LVL99:
 299:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 742              		.loc 1 299 3 is_stmt 1 view .LVU276
 743              		.loc 1 299 12 is_stmt 0 view .LVU277
 744 0018 1C9F     		ldr	r7, [sp, #112]
 745              	.LVL100:
 300:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr = (uint32_t)InitVectors;
 746              		.loc 1 300 3 is_stmt 1 view .LVU278
 301:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 747              		.loc 1 301 3 view .LVU279
 302:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 303:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 304:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 748              		.loc 1 304 3 view .LVU280
 749 001a 06A8     		add	r0, sp, #24
 750              	.LVL101:
 751              		.loc 1 304 3 is_stmt 0 view .LVU281
 752 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 753              	.LVL102:
 305:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 306:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 754              		.loc 1 306 3 is_stmt 1 view .LVU282
 755 0020 BAF1C00F 		cmp	r10, #192
 756 0024 4AD0     		beq	.L21
 757 0026 BAF5807F 		cmp	r10, #256
 758 002a 63D0     		beq	.L22
 759 002c BAF1800F 		cmp	r10, #128
 760 0030 31D0     		beq	.L37
 761              	.LVL103:
 762              	.L23:
 307:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 308:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 128:
 309:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 310:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 311:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 313:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 315:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 317:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 318:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 319:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 321:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 323:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 324:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 325:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 326:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 327:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 329:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 31


 331:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 332:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 333:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 334:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 335:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 336:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 337:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 339:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 341:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 342:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 343:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 344:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 345:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 346:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 348:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 349:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 350:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 351:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 352:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 353:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 354:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 355:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 763              		.loc 1 355 3 view .LVU283
 764              		.loc 1 355 43 is_stmt 0 view .LVU284
 765 0032 2B68     		ldr	r3, [r5]
 766              	.LVL104:
 767              	.LBB266:
 768              	.LBI266:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 769              		.loc 2 495 57 is_stmt 1 view .LVU285
 770              	.LBB267:
 771              		.loc 2 498 3 view .LVU286
 772              		.loc 2 498 10 is_stmt 0 view .LVU287
 773 0034 1BBA     		rev	r3, r3
 774              	.LVL105:
 775              		.loc 2 498 10 view .LVU288
 776              	.LBE267:
 777              	.LBE266:
 778              		.loc 1 355 41 view .LVU289
 779 0036 0293     		str	r3, [sp, #8]
 356:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 780              		.loc 1 356 3 is_stmt 1 view .LVU290
 781              	.LVL106:
 357:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 782              		.loc 1 357 3 view .LVU291
 783              		.loc 1 357 43 is_stmt 0 view .LVU292
 784 0038 6B68     		ldr	r3, [r5, #4]
 785              	.LVL107:
 786              	.LBB268:
 787              	.LBI268:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 788              		.loc 2 495 57 is_stmt 1 view .LVU293
 789              	.LBB269:
 790              		.loc 2 498 3 view .LVU294
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 32


 791              		.loc 2 498 10 is_stmt 0 view .LVU295
 792 003a 1BBA     		rev	r3, r3
 793              	.LVL108:
 794              		.loc 2 498 10 view .LVU296
 795              	.LBE269:
 796              	.LBE268:
 797              		.loc 1 357 41 view .LVU297
 798 003c 0393     		str	r3, [sp, #12]
 358:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 799              		.loc 1 358 3 is_stmt 1 view .LVU298
 800              	.LVL109:
 359:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 801              		.loc 1 359 3 view .LVU299
 802              		.loc 1 359 43 is_stmt 0 view .LVU300
 803 003e AB68     		ldr	r3, [r5, #8]
 804              	.LVL110:
 805              	.LBB270:
 806              	.LBI270:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 807              		.loc 2 495 57 is_stmt 1 view .LVU301
 808              	.LBB271:
 809              		.loc 2 498 3 view .LVU302
 810              		.loc 2 498 10 is_stmt 0 view .LVU303
 811 0040 1BBA     		rev	r3, r3
 812              	.LVL111:
 813              		.loc 2 498 10 view .LVU304
 814              	.LBE271:
 815              	.LBE270:
 816              		.loc 1 359 41 view .LVU305
 817 0042 0493     		str	r3, [sp, #16]
 360:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 818              		.loc 1 360 3 is_stmt 1 view .LVU306
 819              	.LVL112:
 361:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 820              		.loc 1 361 3 view .LVU307
 821              		.loc 1 361 43 is_stmt 0 view .LVU308
 822 0044 EB68     		ldr	r3, [r5, #12]
 823              	.LVL113:
 824              	.LBB272:
 825              	.LBI272:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 826              		.loc 2 495 57 is_stmt 1 view .LVU309
 827              	.LBB273:
 828              		.loc 2 498 3 view .LVU310
 829              		.loc 2 498 10 is_stmt 0 view .LVU311
 830 0046 1BBA     		rev	r3, r3
 831              	.LVL114:
 832              		.loc 2 498 10 view .LVU312
 833              	.LBE273:
 834              	.LBE272:
 835              		.loc 1 361 41 view .LVU313
 836 0048 0593     		str	r3, [sp, #20]
 362:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 363:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 364:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 365:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 837              		.loc 1 365 3 is_stmt 1 view .LVU314
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 33


 838              		.loc 1 365 5 is_stmt 0 view .LVU315
 839 004a 002E     		cmp	r6, #0
 840 004c 76D1     		bne	.L24
 366:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 367:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 368:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 841              		.loc 1 368 5 is_stmt 1 view .LVU316
 842 004e FFF7FEFF 		bl	CRYP_FIFOFlush
 843              	.LVL115:
 369:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 370:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 844              		.loc 1 371 5 view .LVU317
 845              		.loc 1 371 41 is_stmt 0 view .LVU318
 846 0052 0423     		movs	r3, #4
 847 0054 0E93     		str	r3, [sp, #56]
 372:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 848              		.loc 1 372 5 is_stmt 1 view .LVU319
 849              		.loc 1 372 42 is_stmt 0 view .LVU320
 850 0056 3823     		movs	r3, #56
 851 0058 0F93     		str	r3, [sp, #60]
 373:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 852              		.loc 1 373 5 is_stmt 1 view .LVU321
 853              		.loc 1 373 42 is_stmt 0 view .LVU322
 854 005a 0023     		movs	r3, #0
 855 005c 1093     		str	r3, [sp, #64]
 374:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 375:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 856              		.loc 1 375 5 is_stmt 1 view .LVU323
 857 005e 0EA8     		add	r0, sp, #56
 858 0060 FFF7FEFF 		bl	CRYP_Init
 859              	.LVL116:
 376:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 377:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 378:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 860              		.loc 1 378 5 view .LVU324
 861 0064 06A8     		add	r0, sp, #24
 862 0066 FFF7FEFF 		bl	CRYP_KeyInit
 863              	.LVL117:
 379:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 380:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 381:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 864              		.loc 1 381 5 view .LVU325
 865 006a 0120     		movs	r0, #1
 866 006c FFF7FEFF 		bl	CRYP_Cmd
 867              	.LVL118:
 868              	.L26:
 382:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 383:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* wait until the Busy flag is RESET */
 384:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 869              		.loc 1 384 5 discriminator 2 view .LVU326
 385:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 386:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 870              		.loc 1 386 7 discriminator 2 view .LVU327
 871              		.loc 1 386 20 is_stmt 0 discriminator 2 view .LVU328
 872 0070 1020     		movs	r0, #16
 873 0072 FFF7FEFF 		bl	CRYP_GetFlagStatus
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 34


 874              	.LVL119:
 875              		.loc 1 386 18 discriminator 2 view .LVU329
 876 0076 0246     		mov	r2, r0
 877              	.LVL120:
 387:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 878              		.loc 1 387 7 is_stmt 1 discriminator 2 view .LVU330
 879              		.loc 1 387 14 is_stmt 0 discriminator 2 view .LVU331
 880 0078 019B     		ldr	r3, [sp, #4]
 881 007a 0133     		adds	r3, r3, #1
 882 007c 0193     		str	r3, [sp, #4]
 388:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 883              		.loc 1 388 12 is_stmt 1 discriminator 2 view .LVU332
 884              		.loc 1 388 22 is_stmt 0 discriminator 2 view .LVU333
 885 007e 019B     		ldr	r3, [sp, #4]
 886              		.loc 1 388 5 discriminator 2 view .LVU334
 887 0080 B3F5803F 		cmp	r3, #65536
 888 0084 01D0     		beq	.L25
 889              		.loc 1 388 42 discriminator 1 view .LVU335
 890 0086 0028     		cmp	r0, #0
 891 0088 F2D1     		bne	.L26
 892              	.L25:
 389:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 390:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 893              		.loc 1 390 5 is_stmt 1 view .LVU336
 894              		.loc 1 390 8 is_stmt 0 view .LVU337
 895 008a 002A     		cmp	r2, #0
 896 008c 5CD1     		bne	.L27
 391:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    {
 392:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 393:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 394:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
 395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 396:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Crypto Init for decryption process */  
 397:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 897              		.loc 1 397 7 is_stmt 1 view .LVU338
 898              		.loc 1 397 43 is_stmt 0 view .LVU339
 899 008e 0423     		movs	r3, #4
 900 0090 0E93     		str	r3, [sp, #56]
 296:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 901              		.loc 1 296 15 view .LVU340
 902 0092 0126     		movs	r6, #1
 903 0094 58E0     		b	.L27
 904              	.LVL121:
 905              	.L37:
 309:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 906              		.loc 1 309 5 is_stmt 1 view .LVU341
 309:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 907              		.loc 1 309 41 is_stmt 0 view .LVU342
 908 0096 0023     		movs	r3, #0
 909 0098 1193     		str	r3, [sp, #68]
 310:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 910              		.loc 1 310 5 is_stmt 1 view .LVU343
 310:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 911              		.loc 1 310 47 is_stmt 0 view .LVU344
 912 009a D9F80030 		ldr	r3, [r9]
 913              	.LVL122:
 914              	.LBB274:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 35


 915              	.LBI274:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 916              		.loc 2 495 57 is_stmt 1 view .LVU345
 917              	.LBB275:
 918              		.loc 2 498 3 view .LVU346
 919              		.loc 2 498 10 is_stmt 0 view .LVU347
 920 009e 1BBA     		rev	r3, r3
 921              	.LVL123:
 922              		.loc 2 498 10 view .LVU348
 923              	.LBE275:
 924              	.LBE274:
 310:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 925              		.loc 1 310 45 view .LVU349
 926 00a0 0A93     		str	r3, [sp, #40]
 311:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 927              		.loc 1 311 5 is_stmt 1 view .LVU350
 928              	.LVL124:
 312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 929              		.loc 1 312 5 view .LVU351
 312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 930              		.loc 1 312 47 is_stmt 0 view .LVU352
 931 00a2 D9F80430 		ldr	r3, [r9, #4]
 932              	.LVL125:
 933              	.LBB276:
 934              	.LBI276:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 935              		.loc 2 495 57 is_stmt 1 view .LVU353
 936              	.LBB277:
 937              		.loc 2 498 3 view .LVU354
 938              		.loc 2 498 10 is_stmt 0 view .LVU355
 939 00a6 1BBA     		rev	r3, r3
 940              	.LVL126:
 941              		.loc 2 498 10 view .LVU356
 942              	.LBE277:
 943              	.LBE276:
 312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 944              		.loc 1 312 45 view .LVU357
 945 00a8 0B93     		str	r3, [sp, #44]
 313:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 946              		.loc 1 313 5 is_stmt 1 view .LVU358
 947              	.LVL127:
 314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 948              		.loc 1 314 5 view .LVU359
 314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 949              		.loc 1 314 47 is_stmt 0 view .LVU360
 950 00aa D9F80830 		ldr	r3, [r9, #8]
 951              	.LVL128:
 952              	.LBB278:
 953              	.LBI278:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 954              		.loc 2 495 57 is_stmt 1 view .LVU361
 955              	.LBB279:
 956              		.loc 2 498 3 view .LVU362
 957              		.loc 2 498 10 is_stmt 0 view .LVU363
 958 00ae 1BBA     		rev	r3, r3
 959              	.LVL129:
 960              		.loc 2 498 10 view .LVU364
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 36


 961              	.LBE279:
 962              	.LBE278:
 314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 963              		.loc 1 314 45 view .LVU365
 964 00b0 0C93     		str	r3, [sp, #48]
 315:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 965              		.loc 1 315 5 is_stmt 1 view .LVU366
 966              	.LVL130:
 316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 967              		.loc 1 316 5 view .LVU367
 316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 968              		.loc 1 316 47 is_stmt 0 view .LVU368
 969 00b2 D9F80C30 		ldr	r3, [r9, #12]
 970              	.LVL131:
 971              	.LBB280:
 972              	.LBI280:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 973              		.loc 2 495 57 is_stmt 1 view .LVU369
 974              	.LBB281:
 975              		.loc 2 498 3 view .LVU370
 976              		.loc 2 498 10 is_stmt 0 view .LVU371
 977 00b6 1BBA     		rev	r3, r3
 978              	.LVL132:
 979              		.loc 2 498 10 view .LVU372
 980              	.LBE281:
 981              	.LBE280:
 316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 982              		.loc 1 316 45 view .LVU373
 983 00b8 0D93     		str	r3, [sp, #52]
 317:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 984              		.loc 1 317 5 is_stmt 1 view .LVU374
 985 00ba BAE7     		b	.L23
 986              	.LVL133:
 987              	.L21:
 319:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 988              		.loc 1 319 5 view .LVU375
 319:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 989              		.loc 1 319 42 is_stmt 0 view .LVU376
 990 00bc 4FF48073 		mov	r3, #256
 991 00c0 1193     		str	r3, [sp, #68]
 320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 992              		.loc 1 320 5 is_stmt 1 view .LVU377
 320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 993              		.loc 1 320 47 is_stmt 0 view .LVU378
 994 00c2 D9F80030 		ldr	r3, [r9]
 995              	.LVL134:
 996              	.LBB282:
 997              	.LBI282:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 998              		.loc 2 495 57 is_stmt 1 view .LVU379
 999              	.LBB283:
 1000              		.loc 2 498 3 view .LVU380
 1001              		.loc 2 498 10 is_stmt 0 view .LVU381
 1002 00c6 1BBA     		rev	r3, r3
 1003              	.LVL135:
 1004              		.loc 2 498 10 view .LVU382
 1005              	.LBE283:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 37


 1006              	.LBE282:
 320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1007              		.loc 1 320 45 view .LVU383
 1008 00c8 0893     		str	r3, [sp, #32]
 321:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1009              		.loc 1 321 5 is_stmt 1 view .LVU384
 1010              	.LVL136:
 322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1011              		.loc 1 322 5 view .LVU385
 322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1012              		.loc 1 322 47 is_stmt 0 view .LVU386
 1013 00ca D9F80430 		ldr	r3, [r9, #4]
 1014              	.LVL137:
 1015              	.LBB284:
 1016              	.LBI284:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1017              		.loc 2 495 57 is_stmt 1 view .LVU387
 1018              	.LBB285:
 1019              		.loc 2 498 3 view .LVU388
 1020              		.loc 2 498 10 is_stmt 0 view .LVU389
 1021 00ce 1BBA     		rev	r3, r3
 1022              	.LVL138:
 1023              		.loc 2 498 10 view .LVU390
 1024              	.LBE285:
 1025              	.LBE284:
 322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1026              		.loc 1 322 45 view .LVU391
 1027 00d0 0993     		str	r3, [sp, #36]
 323:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1028              		.loc 1 323 5 is_stmt 1 view .LVU392
 1029              	.LVL139:
 324:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1030              		.loc 1 324 5 view .LVU393
 324:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1031              		.loc 1 324 47 is_stmt 0 view .LVU394
 1032 00d2 D9F80830 		ldr	r3, [r9, #8]
 1033              	.LVL140:
 1034              	.LBB286:
 1035              	.LBI286:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1036              		.loc 2 495 57 is_stmt 1 view .LVU395
 1037              	.LBB287:
 1038              		.loc 2 498 3 view .LVU396
 1039              		.loc 2 498 10 is_stmt 0 view .LVU397
 1040 00d6 1BBA     		rev	r3, r3
 1041              	.LVL141:
 1042              		.loc 2 498 10 view .LVU398
 1043              	.LBE287:
 1044              	.LBE286:
 324:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1045              		.loc 1 324 45 view .LVU399
 1046 00d8 0A93     		str	r3, [sp, #40]
 325:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1047              		.loc 1 325 5 is_stmt 1 view .LVU400
 1048              	.LVL142:
 326:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1049              		.loc 1 326 5 view .LVU401
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 38


 326:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1050              		.loc 1 326 47 is_stmt 0 view .LVU402
 1051 00da D9F80C30 		ldr	r3, [r9, #12]
 1052              	.LVL143:
 1053              	.LBB288:
 1054              	.LBI288:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1055              		.loc 2 495 57 is_stmt 1 view .LVU403
 1056              	.LBB289:
 1057              		.loc 2 498 3 view .LVU404
 1058              		.loc 2 498 10 is_stmt 0 view .LVU405
 1059 00de 1BBA     		rev	r3, r3
 1060              	.LVL144:
 1061              		.loc 2 498 10 view .LVU406
 1062              	.LBE289:
 1063              	.LBE288:
 326:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1064              		.loc 1 326 45 view .LVU407
 1065 00e0 0B93     		str	r3, [sp, #44]
 327:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1066              		.loc 1 327 5 is_stmt 1 view .LVU408
 1067              	.LVL145:
 328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1068              		.loc 1 328 5 view .LVU409
 328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1069              		.loc 1 328 47 is_stmt 0 view .LVU410
 1070 00e2 D9F81030 		ldr	r3, [r9, #16]
 1071              	.LVL146:
 1072              	.LBB290:
 1073              	.LBI290:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1074              		.loc 2 495 57 is_stmt 1 view .LVU411
 1075              	.LBB291:
 1076              		.loc 2 498 3 view .LVU412
 1077              		.loc 2 498 10 is_stmt 0 view .LVU413
 1078 00e6 1BBA     		rev	r3, r3
 1079              	.LVL147:
 1080              		.loc 2 498 10 view .LVU414
 1081              	.LBE291:
 1082              	.LBE290:
 328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1083              		.loc 1 328 45 view .LVU415
 1084 00e8 0C93     		str	r3, [sp, #48]
 329:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1085              		.loc 1 329 5 is_stmt 1 view .LVU416
 1086              	.LVL148:
 330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1087              		.loc 1 330 5 view .LVU417
 330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1088              		.loc 1 330 47 is_stmt 0 view .LVU418
 1089 00ea D9F81430 		ldr	r3, [r9, #20]
 1090              	.LVL149:
 1091              	.LBB292:
 1092              	.LBI292:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1093              		.loc 2 495 57 is_stmt 1 view .LVU419
 1094              	.LBB293:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 39


 1095              		.loc 2 498 3 view .LVU420
 1096              		.loc 2 498 10 is_stmt 0 view .LVU421
 1097 00ee 1BBA     		rev	r3, r3
 1098              	.LVL150:
 1099              		.loc 2 498 10 view .LVU422
 1100              	.LBE293:
 1101              	.LBE292:
 330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1102              		.loc 1 330 45 view .LVU423
 1103 00f0 0D93     		str	r3, [sp, #52]
 331:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 1104              		.loc 1 331 5 is_stmt 1 view .LVU424
 1105 00f2 9EE7     		b	.L23
 1106              	.LVL151:
 1107              	.L22:
 333:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1108              		.loc 1 333 5 view .LVU425
 333:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1109              		.loc 1 333 42 is_stmt 0 view .LVU426
 1110 00f4 4FF40073 		mov	r3, #512
 1111 00f8 1193     		str	r3, [sp, #68]
 334:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1112              		.loc 1 334 5 is_stmt 1 view .LVU427
 334:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1113              		.loc 1 334 47 is_stmt 0 view .LVU428
 1114 00fa D9F80030 		ldr	r3, [r9]
 1115              	.LVL152:
 1116              	.LBB294:
 1117              	.LBI294:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1118              		.loc 2 495 57 is_stmt 1 view .LVU429
 1119              	.LBB295:
 1120              		.loc 2 498 3 view .LVU430
 1121              		.loc 2 498 10 is_stmt 0 view .LVU431
 1122 00fe 1BBA     		rev	r3, r3
 1123              	.LVL153:
 1124              		.loc 2 498 10 view .LVU432
 1125              	.LBE295:
 1126              	.LBE294:
 334:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1127              		.loc 1 334 45 view .LVU433
 1128 0100 0693     		str	r3, [sp, #24]
 335:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1129              		.loc 1 335 5 is_stmt 1 view .LVU434
 1130              	.LVL154:
 336:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1131              		.loc 1 336 5 view .LVU435
 336:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1132              		.loc 1 336 47 is_stmt 0 view .LVU436
 1133 0102 D9F80430 		ldr	r3, [r9, #4]
 1134              	.LVL155:
 1135              	.LBB296:
 1136              	.LBI296:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1137              		.loc 2 495 57 is_stmt 1 view .LVU437
 1138              	.LBB297:
 1139              		.loc 2 498 3 view .LVU438
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 40


 1140              		.loc 2 498 10 is_stmt 0 view .LVU439
 1141 0106 1BBA     		rev	r3, r3
 1142              	.LVL156:
 1143              		.loc 2 498 10 view .LVU440
 1144              	.LBE297:
 1145              	.LBE296:
 336:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1146              		.loc 1 336 45 view .LVU441
 1147 0108 0793     		str	r3, [sp, #28]
 337:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1148              		.loc 1 337 5 is_stmt 1 view .LVU442
 1149              	.LVL157:
 338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1150              		.loc 1 338 5 view .LVU443
 338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1151              		.loc 1 338 47 is_stmt 0 view .LVU444
 1152 010a D9F80830 		ldr	r3, [r9, #8]
 1153              	.LVL158:
 1154              	.LBB298:
 1155              	.LBI298:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1156              		.loc 2 495 57 is_stmt 1 view .LVU445
 1157              	.LBB299:
 1158              		.loc 2 498 3 view .LVU446
 1159              		.loc 2 498 10 is_stmt 0 view .LVU447
 1160 010e 1BBA     		rev	r3, r3
 1161              	.LVL159:
 1162              		.loc 2 498 10 view .LVU448
 1163              	.LBE299:
 1164              	.LBE298:
 338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1165              		.loc 1 338 45 view .LVU449
 1166 0110 0893     		str	r3, [sp, #32]
 339:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1167              		.loc 1 339 5 is_stmt 1 view .LVU450
 1168              	.LVL160:
 340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1169              		.loc 1 340 5 view .LVU451
 340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1170              		.loc 1 340 47 is_stmt 0 view .LVU452
 1171 0112 D9F80C30 		ldr	r3, [r9, #12]
 1172              	.LVL161:
 1173              	.LBB300:
 1174              	.LBI300:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1175              		.loc 2 495 57 is_stmt 1 view .LVU453
 1176              	.LBB301:
 1177              		.loc 2 498 3 view .LVU454
 1178              		.loc 2 498 10 is_stmt 0 view .LVU455
 1179 0116 1BBA     		rev	r3, r3
 1180              	.LVL162:
 1181              		.loc 2 498 10 view .LVU456
 1182              	.LBE301:
 1183              	.LBE300:
 340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1184              		.loc 1 340 45 view .LVU457
 1185 0118 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 41


 341:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1186              		.loc 1 341 5 is_stmt 1 view .LVU458
 1187              	.LVL163:
 342:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1188              		.loc 1 342 5 view .LVU459
 342:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1189              		.loc 1 342 47 is_stmt 0 view .LVU460
 1190 011a D9F81030 		ldr	r3, [r9, #16]
 1191              	.LVL164:
 1192              	.LBB302:
 1193              	.LBI302:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1194              		.loc 2 495 57 is_stmt 1 view .LVU461
 1195              	.LBB303:
 1196              		.loc 2 498 3 view .LVU462
 1197              		.loc 2 498 10 is_stmt 0 view .LVU463
 1198 011e 1BBA     		rev	r3, r3
 1199              	.LVL165:
 1200              		.loc 2 498 10 view .LVU464
 1201              	.LBE303:
 1202              	.LBE302:
 342:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1203              		.loc 1 342 45 view .LVU465
 1204 0120 0A93     		str	r3, [sp, #40]
 343:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1205              		.loc 1 343 5 is_stmt 1 view .LVU466
 1206              	.LVL166:
 344:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1207              		.loc 1 344 5 view .LVU467
 344:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1208              		.loc 1 344 47 is_stmt 0 view .LVU468
 1209 0122 D9F81430 		ldr	r3, [r9, #20]
 1210              	.LVL167:
 1211              	.LBB304:
 1212              	.LBI304:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1213              		.loc 2 495 57 is_stmt 1 view .LVU469
 1214              	.LBB305:
 1215              		.loc 2 498 3 view .LVU470
 1216              		.loc 2 498 10 is_stmt 0 view .LVU471
 1217 0126 1BBA     		rev	r3, r3
 1218              	.LVL168:
 1219              		.loc 2 498 10 view .LVU472
 1220              	.LBE305:
 1221              	.LBE304:
 344:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1222              		.loc 1 344 45 view .LVU473
 1223 0128 0B93     		str	r3, [sp, #44]
 345:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1224              		.loc 1 345 5 is_stmt 1 view .LVU474
 1225              	.LVL169:
 346:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1226              		.loc 1 346 5 view .LVU475
 346:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1227              		.loc 1 346 47 is_stmt 0 view .LVU476
 1228 012a D9F81830 		ldr	r3, [r9, #24]
 1229              	.LVL170:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 42


 1230              	.LBB306:
 1231              	.LBI306:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1232              		.loc 2 495 57 is_stmt 1 view .LVU477
 1233              	.LBB307:
 1234              		.loc 2 498 3 view .LVU478
 1235              		.loc 2 498 10 is_stmt 0 view .LVU479
 1236 012e 1BBA     		rev	r3, r3
 1237              	.LVL171:
 1238              		.loc 2 498 10 view .LVU480
 1239              	.LBE307:
 1240              	.LBE306:
 346:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1241              		.loc 1 346 45 view .LVU481
 1242 0130 0C93     		str	r3, [sp, #48]
 347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1243              		.loc 1 347 5 is_stmt 1 view .LVU482
 1244              	.LVL172:
 348:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1245              		.loc 1 348 5 view .LVU483
 348:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1246              		.loc 1 348 47 is_stmt 0 view .LVU484
 1247 0132 D9F81C30 		ldr	r3, [r9, #28]
 1248              	.LVL173:
 1249              	.LBB308:
 1250              	.LBI308:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1251              		.loc 2 495 57 is_stmt 1 view .LVU485
 1252              	.LBB309:
 1253              		.loc 2 498 3 view .LVU486
 1254              		.loc 2 498 10 is_stmt 0 view .LVU487
 1255 0136 1BBA     		rev	r3, r3
 1256              	.LVL174:
 1257              		.loc 2 498 10 view .LVU488
 1258              	.LBE309:
 1259              	.LBE308:
 348:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1260              		.loc 1 348 45 view .LVU489
 1261 0138 0D93     		str	r3, [sp, #52]
 349:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 1262              		.loc 1 349 5 is_stmt 1 view .LVU490
 1263 013a 7AE7     		b	.L23
 1264              	.LVL175:
 1265              	.L24:
 398:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 399:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 400:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 401:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 402:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 403:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1266              		.loc 1 403 5 view .LVU491
 1267 013c 06A8     		add	r0, sp, #24
 1268 013e FFF7FEFF 		bl	CRYP_KeyInit
 1269              	.LVL176:
 404:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 405:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 406:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 43


 1270              		.loc 1 406 5 view .LVU492
 1271              		.loc 1 406 42 is_stmt 0 view .LVU493
 1272 0142 0023     		movs	r3, #0
 1273 0144 0E93     		str	r3, [sp, #56]
 296:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1274              		.loc 1 296 15 view .LVU494
 1275 0146 0126     		movs	r6, #1
 1276              	.LVL177:
 1277              	.L27:
 407:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 408:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 1278              		.loc 1 408 3 is_stmt 1 view .LVU495
 1279              		.loc 1 408 40 is_stmt 0 view .LVU496
 1280 0148 2823     		movs	r3, #40
 1281 014a 0F93     		str	r3, [sp, #60]
 409:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1282              		.loc 1 409 3 is_stmt 1 view .LVU497
 1283              		.loc 1 409 40 is_stmt 0 view .LVU498
 1284 014c 8023     		movs	r3, #128
 1285 014e 1093     		str	r3, [sp, #64]
 410:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1286              		.loc 1 410 3 is_stmt 1 view .LVU499
 1287 0150 0EA8     		add	r0, sp, #56
 1288 0152 FFF7FEFF 		bl	CRYP_Init
 1289              	.LVL178:
 411:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 412:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 413:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1290              		.loc 1 413 3 view .LVU500
 1291 0156 02A8     		add	r0, sp, #8
 1292 0158 FFF7FEFF 		bl	CRYP_IVInit
 1293              	.LVL179:
 414:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 415:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 416:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1294              		.loc 1 416 3 view .LVU501
 1295 015c FFF7FEFF 		bl	CRYP_FIFOFlush
 1296              	.LVL180:
 417:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 419:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1297              		.loc 1 419 3 view .LVU502
 1298 0160 0120     		movs	r0, #1
 1299 0162 FFF7FEFF 		bl	CRYP_Cmd
 1300              	.LVL181:
 420:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 421:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 1301              		.loc 1 421 3 view .LVU503
 1302              		.loc 1 421 6 is_stmt 0 view .LVU504
 1303 0166 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1304              	.LVL182:
 1305              		.loc 1 421 5 view .LVU505
 1306 016a 0028     		cmp	r0, #0
 1307 016c 36D0     		beq	.L28
 422:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 423:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 424:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 44


 425:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 426:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 427:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1308              		.loc 1 428 8 view .LVU506
 1309 016e 0025     		movs	r5, #0
 1310              	.LVL183:
 1311              		.loc 1 428 8 view .LVU507
 1312 0170 02E0     		b	.L29
 1313              	.LVL184:
 1314              	.L30:
 429:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 430:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 431:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 433:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 435:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 437:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 440:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 441:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 442:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 443:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 444:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 445:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 447:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 448:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 1315              		.loc 1 448 5 is_stmt 1 view .LVU508
 1316              		.loc 1 448 8 is_stmt 0 view .LVU509
 1317 0172 0AB3     		cbz	r2, .L38
 449:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    {
 450:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 1318              		.loc 1 450 15 view .LVU510
 1319 0174 0026     		movs	r6, #0
 1320              	.LVL185:
 1321              	.L32:
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 1322              		.loc 1 428 48 is_stmt 1 discriminator 2 view .LVU511
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 1323              		.loc 1 428 49 is_stmt 0 discriminator 2 view .LVU512
 1324 0176 1035     		adds	r5, r5, #16
 1325              	.LVL186:
 1326              	.L29:
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 1327              		.loc 1 428 12 is_stmt 1 discriminator 1 view .LVU513
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 1328              		.loc 1 428 3 is_stmt 0 discriminator 1 view .LVU514
 1329 0178 4545     		cmp	r5, r8
 1330 017a 2BD2     		bcs	.L33
 428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 1331              		.loc 1 428 25 discriminator 3 view .LVU515
 1332 017c 56B3     		cbz	r6, .L33
 432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 45


 1333              		.loc 1 432 5 is_stmt 1 view .LVU516
 1334 017e 2068     		ldr	r0, [r4]
 1335 0180 FFF7FEFF 		bl	CRYP_DataIn
 1336              	.LVL187:
 433:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1337              		.loc 1 433 5 view .LVU517
 434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1338              		.loc 1 434 5 view .LVU518
 1339 0184 6068     		ldr	r0, [r4, #4]
 1340 0186 FFF7FEFF 		bl	CRYP_DataIn
 1341              	.LVL188:
 435:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1342              		.loc 1 435 5 view .LVU519
 436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1343              		.loc 1 436 5 view .LVU520
 1344 018a A068     		ldr	r0, [r4, #8]
 1345 018c FFF7FEFF 		bl	CRYP_DataIn
 1346              	.LVL189:
 437:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 1347              		.loc 1 437 5 view .LVU521
 438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 1348              		.loc 1 438 5 view .LVU522
 1349 0190 E068     		ldr	r0, [r4, #12]
 1350 0192 FFF7FEFF 		bl	CRYP_DataIn
 1351              	.LVL190:
 439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1352              		.loc 1 439 5 view .LVU523
 439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 1353              		.loc 1 439 14 is_stmt 0 view .LVU524
 1354 0196 1034     		adds	r4, r4, #16
 1355              	.LVL191:
 441:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 1356              		.loc 1 441 5 is_stmt 1 view .LVU525
 441:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 1357              		.loc 1 441 13 is_stmt 0 view .LVU526
 1358 0198 0023     		movs	r3, #0
 1359 019a 0193     		str	r3, [sp, #4]
 1360              	.L31:
 442:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 1361              		.loc 1 442 5 is_stmt 1 discriminator 2 view .LVU527
 444:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 1362              		.loc 1 444 7 discriminator 2 view .LVU528
 444:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 1363              		.loc 1 444 20 is_stmt 0 discriminator 2 view .LVU529
 1364 019c 1020     		movs	r0, #16
 1365 019e FFF7FEFF 		bl	CRYP_GetFlagStatus
 1366              	.LVL192:
 444:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 1367              		.loc 1 444 18 discriminator 2 view .LVU530
 1368 01a2 0246     		mov	r2, r0
 1369              	.LVL193:
 445:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1370              		.loc 1 445 7 is_stmt 1 discriminator 2 view .LVU531
 445:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 1371              		.loc 1 445 14 is_stmt 0 discriminator 2 view .LVU532
 1372 01a4 019B     		ldr	r3, [sp, #4]
 1373 01a6 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 46


 1374 01a8 0193     		str	r3, [sp, #4]
 446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 1375              		.loc 1 446 12 is_stmt 1 discriminator 2 view .LVU533
 446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 1376              		.loc 1 446 22 is_stmt 0 discriminator 2 view .LVU534
 1377 01aa 019B     		ldr	r3, [sp, #4]
 446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 1378              		.loc 1 446 5 discriminator 2 view .LVU535
 1379 01ac B3F5803F 		cmp	r3, #65536
 1380 01b0 DFD0     		beq	.L30
 446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 1381              		.loc 1 446 42 discriminator 1 view .LVU536
 1382 01b2 0028     		cmp	r0, #0
 1383 01b4 F2D1     		bne	.L31
 1384 01b6 DCE7     		b	.L30
 1385              	.L38:
 451:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 452:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
 453:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 454:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 455:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 456:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1386              		.loc 1 456 7 is_stmt 1 view .LVU537
 1387              		.loc 1 456 34 is_stmt 0 view .LVU538
 1388 01b8 FFF7FEFF 		bl	CRYP_DataOut
 1389              	.LVL194:
 1390              		.loc 1 456 32 view .LVU539
 1391 01bc 3860     		str	r0, [r7]
 457:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1392              		.loc 1 457 7 is_stmt 1 view .LVU540
 1393              	.LVL195:
 458:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1394              		.loc 1 458 7 view .LVU541
 1395              		.loc 1 458 34 is_stmt 0 view .LVU542
 1396 01be FFF7FEFF 		bl	CRYP_DataOut
 1397              	.LVL196:
 1398              		.loc 1 458 32 view .LVU543
 1399 01c2 7860     		str	r0, [r7, #4]
 459:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1400              		.loc 1 459 7 is_stmt 1 view .LVU544
 1401              	.LVL197:
 460:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1402              		.loc 1 460 7 view .LVU545
 1403              		.loc 1 460 34 is_stmt 0 view .LVU546
 1404 01c4 FFF7FEFF 		bl	CRYP_DataOut
 1405              	.LVL198:
 1406              		.loc 1 460 32 view .LVU547
 1407 01c8 B860     		str	r0, [r7, #8]
 461:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1408              		.loc 1 461 7 is_stmt 1 view .LVU548
 1409              	.LVL199:
 462:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 1410              		.loc 1 462 7 view .LVU549
 1411              		.loc 1 462 34 is_stmt 0 view .LVU550
 1412 01ca FFF7FEFF 		bl	CRYP_DataOut
 1413              	.LVL200:
 1414              		.loc 1 462 32 view .LVU551
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 47


 1415 01ce F860     		str	r0, [r7, #12]
 463:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 1416              		.loc 1 463 7 is_stmt 1 view .LVU552
 1417              		.loc 1 463 17 is_stmt 0 view .LVU553
 1418 01d0 1037     		adds	r7, r7, #16
 1419              	.LVL201:
 1420              		.loc 1 463 17 view .LVU554
 1421 01d2 D0E7     		b	.L32
 1422              	.L33:
 464:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 465:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 466:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 467:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 468:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 1423              		.loc 1 468 3 is_stmt 1 view .LVU555
 1424 01d4 0020     		movs	r0, #0
 1425 01d6 FFF7FEFF 		bl	CRYP_Cmd
 1426              	.LVL202:
 469:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   return status;
 1427              		.loc 1 470 3 view .LVU556
 1428              		.loc 1 470 10 is_stmt 0 view .LVU557
 1429 01da 3046     		mov	r0, r6
 1430              	.LVL203:
 1431              	.L28:
 471:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** }
 1432              		.loc 1 471 1 view .LVU558
 1433 01dc 12B0     		add	sp, sp, #72
 1434              	.LCFI5:
 1435              		.cfi_def_cfa_offset 32
 1436              		@ sp needed
 1437 01de BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1438              		.loc 1 471 1 view .LVU559
 1439              		.cfi_endproc
 1440              	.LFE124:
 1442              		.section	.text.CRYP_AES_CTR,"ax",%progbits
 1443              		.align	1
 1444              		.global	CRYP_AES_CTR
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1448              		.fpu fpv4-sp-d16
 1450              	CRYP_AES_CTR:
 1451              	.LVL204:
 1452              	.LFB125:
 472:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 473:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
 474:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CTR Mode
 475:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 476:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *           This parameter can be one of the following values:
 477:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 478:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 479:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 480:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 481:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 482:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 483:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 16.
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 48


 484:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 485:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 486:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 487:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 488:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
 489:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
 490:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
 491:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output)
 492:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** {
 1453              		.loc 1 492 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 12, pretend = 0, frame = 72
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		.loc 1 492 1 is_stmt 0 view .LVU561
 1458 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1459              	.LCFI6:
 1460              		.cfi_def_cfa_offset 32
 1461              		.cfi_offset 4, -32
 1462              		.cfi_offset 5, -28
 1463              		.cfi_offset 6, -24
 1464              		.cfi_offset 7, -20
 1465              		.cfi_offset 8, -16
 1466              		.cfi_offset 9, -12
 1467              		.cfi_offset 10, -8
 1468              		.cfi_offset 14, -4
 1469 0004 92B0     		sub	sp, sp, #72
 1470              	.LCFI7:
 1471              		.cfi_def_cfa_offset 104
 1472 0006 8246     		mov	r10, r0
 1473 0008 0D46     		mov	r5, r1
 1474 000a 1646     		mov	r6, r2
 1475 000c 9946     		mov	r9, r3
 1476 000e DDF86C80 		ldr	r8, [sp, #108]
 493:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 1477              		.loc 1 493 3 is_stmt 1 view .LVU562
 494:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 1478              		.loc 1 494 3 view .LVU563
 495:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 1479              		.loc 1 495 3 view .LVU564
 496:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 1480              		.loc 1 496 3 view .LVU565
 1481              		.loc 1 496 17 is_stmt 0 view .LVU566
 1482 0012 0023     		movs	r3, #0
 1483              	.LVL205:
 1484              		.loc 1 496 17 view .LVU567
 1485 0014 0193     		str	r3, [sp, #4]
 497:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 1486              		.loc 1 497 3 is_stmt 1 view .LVU568
 1487              	.LVL206:
 498:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 1488              		.loc 1 498 3 view .LVU569
 499:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1489              		.loc 1 499 3 view .LVU570
 500:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 1490              		.loc 1 500 3 view .LVU571
 1491              		.loc 1 500 12 is_stmt 0 view .LVU572
 1492 0016 1A9C     		ldr	r4, [sp, #104]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 49


 1493              	.LVL207:
 501:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 1494              		.loc 1 501 3 is_stmt 1 view .LVU573
 1495              		.loc 1 501 12 is_stmt 0 view .LVU574
 1496 0018 1C9F     		ldr	r7, [sp, #112]
 1497              	.LVL208:
 502:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 1498              		.loc 1 502 3 is_stmt 1 view .LVU575
 503:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t i = 0;
 1499              		.loc 1 503 3 view .LVU576
 504:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 505:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 506:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 1500              		.loc 1 506 3 view .LVU577
 1501 001a 06A8     		add	r0, sp, #24
 1502              	.LVL209:
 1503              		.loc 1 506 3 is_stmt 0 view .LVU578
 1504 001c FFF7FEFF 		bl	CRYP_KeyStructInit
 1505              	.LVL210:
 507:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 508:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 1506              		.loc 1 508 3 is_stmt 1 view .LVU579
 1507 0020 B9F1C00F 		cmp	r9, #192
 1508 0024 3FD0     		beq	.L40
 1509 0026 B9F5807F 		cmp	r9, #256
 1510 002a 52D0     		beq	.L41
 1511 002c B9F1800F 		cmp	r9, #128
 1512 0030 2AD0     		beq	.L54
 1513              	.LVL211:
 1514              	.L42:
 509:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 510:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 128:
 511:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 512:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 513:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 514:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 515:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 517:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 518:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 519:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 520:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 521:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 522:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 523:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 525:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 526:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 527:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 528:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 530:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 531:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 532:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 533:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 534:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 535:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 50


 536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 537:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 538:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 540:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 541:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 542:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 543:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 545:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 547:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 549:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 551:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 552:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 553:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 554:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 555:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 556:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 1515              		.loc 1 556 3 view .LVU580
 1516              		.loc 1 556 43 is_stmt 0 view .LVU581
 1517 0032 2B68     		ldr	r3, [r5]
 1518              	.LVL212:
 1519              	.LBB310:
 1520              	.LBI310:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1521              		.loc 2 495 57 is_stmt 1 view .LVU582
 1522              	.LBB311:
 1523              		.loc 2 498 3 view .LVU583
 1524              		.loc 2 498 10 is_stmt 0 view .LVU584
 1525 0034 1BBA     		rev	r3, r3
 1526              	.LVL213:
 1527              		.loc 2 498 10 view .LVU585
 1528              	.LBE311:
 1529              	.LBE310:
 1530              		.loc 1 556 41 view .LVU586
 1531 0036 0293     		str	r3, [sp, #8]
 557:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1532              		.loc 1 557 3 is_stmt 1 view .LVU587
 1533              	.LVL214:
 558:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 1534              		.loc 1 558 3 view .LVU588
 1535              		.loc 1 558 43 is_stmt 0 view .LVU589
 1536 0038 6B68     		ldr	r3, [r5, #4]
 1537              	.LVL215:
 1538              	.LBB312:
 1539              	.LBI312:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1540              		.loc 2 495 57 is_stmt 1 view .LVU590
 1541              	.LBB313:
 1542              		.loc 2 498 3 view .LVU591
 1543              		.loc 2 498 10 is_stmt 0 view .LVU592
 1544 003a 1BBA     		rev	r3, r3
 1545              	.LVL216:
 1546              		.loc 2 498 10 view .LVU593
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 51


 1547              	.LBE313:
 1548              	.LBE312:
 1549              		.loc 1 558 41 view .LVU594
 1550 003c 0393     		str	r3, [sp, #12]
 559:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1551              		.loc 1 559 3 is_stmt 1 view .LVU595
 1552              	.LVL217:
 560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 1553              		.loc 1 560 3 view .LVU596
 1554              		.loc 1 560 43 is_stmt 0 view .LVU597
 1555 003e AB68     		ldr	r3, [r5, #8]
 1556              	.LVL218:
 1557              	.LBB314:
 1558              	.LBI314:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1559              		.loc 2 495 57 is_stmt 1 view .LVU598
 1560              	.LBB315:
 1561              		.loc 2 498 3 view .LVU599
 1562              		.loc 2 498 10 is_stmt 0 view .LVU600
 1563 0040 1BBA     		rev	r3, r3
 1564              	.LVL219:
 1565              		.loc 2 498 10 view .LVU601
 1566              	.LBE315:
 1567              	.LBE314:
 1568              		.loc 1 560 41 view .LVU602
 1569 0042 0493     		str	r3, [sp, #16]
 561:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 1570              		.loc 1 561 3 is_stmt 1 view .LVU603
 1571              	.LVL220:
 562:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 1572              		.loc 1 562 3 view .LVU604
 1573              		.loc 1 562 43 is_stmt 0 view .LVU605
 1574 0044 EB68     		ldr	r3, [r5, #12]
 1575              	.LVL221:
 1576              	.LBB316:
 1577              	.LBI316:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1578              		.loc 2 495 57 is_stmt 1 view .LVU606
 1579              	.LBB317:
 1580              		.loc 2 498 3 view .LVU607
 1581              		.loc 2 498 10 is_stmt 0 view .LVU608
 1582 0046 1BBA     		rev	r3, r3
 1583              	.LVL222:
 1584              		.loc 2 498 10 view .LVU609
 1585              	.LBE317:
 1586              	.LBE316:
 1587              		.loc 1 562 41 view .LVU610
 1588 0048 0593     		str	r3, [sp, #20]
 563:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 564:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Key Initialisation */
 565:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 1589              		.loc 1 565 3 is_stmt 1 view .LVU611
 1590 004a 06A8     		add	r0, sp, #24
 1591 004c FFF7FEFF 		bl	CRYP_KeyInit
 1592              	.LVL223:
 566:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 567:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 52


 568:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_DECRYPT) /* AES decryption */
 1593              		.loc 1 568 3 view .LVU612
 1594              		.loc 1 568 5 is_stmt 0 view .LVU613
 1595 0050 BAF1000F 		cmp	r10, #0
 1596 0054 59D1     		bne	.L43
 569:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 570:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for decryption process */
 571:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 1597              		.loc 1 571 5 is_stmt 1 view .LVU614
 1598              		.loc 1 571 41 is_stmt 0 view .LVU615
 1599 0056 0423     		movs	r3, #4
 1600 0058 0E93     		str	r3, [sp, #56]
 1601              	.L44:
 572:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 573:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 574:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   else /* AES encryption */
 575:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 576:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Encryption process */
 577:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 578:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 579:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 1602              		.loc 1 579 3 is_stmt 1 view .LVU616
 1603              		.loc 1 579 40 is_stmt 0 view .LVU617
 1604 005a 3023     		movs	r3, #48
 1605 005c 0F93     		str	r3, [sp, #60]
 580:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 1606              		.loc 1 580 3 is_stmt 1 view .LVU618
 1607              		.loc 1 580 40 is_stmt 0 view .LVU619
 1608 005e 8023     		movs	r3, #128
 1609 0060 1093     		str	r3, [sp, #64]
 581:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Init(&AES_CRYP_InitStructure);
 1610              		.loc 1 581 3 is_stmt 1 view .LVU620
 1611 0062 0EA8     		add	r0, sp, #56
 1612 0064 FFF7FEFF 		bl	CRYP_Init
 1613              	.LVL224:
 582:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 583:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInit(&AES_CRYP_IVInitStructure);
 1614              		.loc 1 584 3 view .LVU621
 1615 0068 02A8     		add	r0, sp, #8
 1616 006a FFF7FEFF 		bl	CRYP_IVInit
 1617              	.LVL225:
 585:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 586:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Flush IN/OUT FIFOs */
 587:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_FIFOFlush();
 1618              		.loc 1 587 3 view .LVU622
 1619 006e FFF7FEFF 		bl	CRYP_FIFOFlush
 1620              	.LVL226:
 588:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 589:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Enable Crypto processor */
 590:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(ENABLE);
 1621              		.loc 1 590 3 view .LVU623
 1622 0072 0120     		movs	r0, #1
 1623 0074 FFF7FEFF 		bl	CRYP_Cmd
 1624              	.LVL227:
 591:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 592:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(CRYP_GetCmdStatus() == DISABLE)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 53


 1625              		.loc 1 592 3 view .LVU624
 1626              		.loc 1 592 6 is_stmt 0 view .LVU625
 1627 0078 FFF7FEFF 		bl	CRYP_GetCmdStatus
 1628              	.LVL228:
 1629              		.loc 1 592 5 view .LVU626
 1630 007c 0646     		mov	r6, r0
 1631              	.LVL229:
 1632              		.loc 1 592 5 view .LVU627
 1633 007e 0028     		cmp	r0, #0
 1634 0080 7AD0     		beq	.L45
 593:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 594:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 595:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        the CRYP peripheral (please check the device sales type. */
 596:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     return(ERROR);
 597:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 598:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 1635              		.loc 1 599 8 view .LVU628
 1636 0082 0025     		movs	r5, #0
 1637              	.LVL230:
 498:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 1638              		.loc 1 498 15 view .LVU629
 1639 0084 0126     		movs	r6, #1
 1640 0086 46E0     		b	.L46
 1641              	.LVL231:
 1642              	.L54:
 511:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1643              		.loc 1 511 5 is_stmt 1 view .LVU630
 511:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1644              		.loc 1 511 41 is_stmt 0 view .LVU631
 1645 0088 0023     		movs	r3, #0
 1646 008a 1193     		str	r3, [sp, #68]
 512:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1647              		.loc 1 512 5 is_stmt 1 view .LVU632
 512:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1648              		.loc 1 512 47 is_stmt 0 view .LVU633
 1649 008c 3368     		ldr	r3, [r6]
 1650              	.LVL232:
 1651              	.LBB318:
 1652              	.LBI318:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1653              		.loc 2 495 57 is_stmt 1 view .LVU634
 1654              	.LBB319:
 1655              		.loc 2 498 3 view .LVU635
 1656              		.loc 2 498 10 is_stmt 0 view .LVU636
 1657 008e 1BBA     		rev	r3, r3
 1658              	.LVL233:
 1659              		.loc 2 498 10 view .LVU637
 1660              	.LBE319:
 1661              	.LBE318:
 512:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1662              		.loc 1 512 45 view .LVU638
 1663 0090 0A93     		str	r3, [sp, #40]
 513:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1664              		.loc 1 513 5 is_stmt 1 view .LVU639
 1665              	.LVL234:
 514:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 54


 1666              		.loc 1 514 5 view .LVU640
 514:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1667              		.loc 1 514 47 is_stmt 0 view .LVU641
 1668 0092 7368     		ldr	r3, [r6, #4]
 1669              	.LVL235:
 1670              	.LBB320:
 1671              	.LBI320:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1672              		.loc 2 495 57 is_stmt 1 view .LVU642
 1673              	.LBB321:
 1674              		.loc 2 498 3 view .LVU643
 1675              		.loc 2 498 10 is_stmt 0 view .LVU644
 1676 0094 1BBA     		rev	r3, r3
 1677              	.LVL236:
 1678              		.loc 2 498 10 view .LVU645
 1679              	.LBE321:
 1680              	.LBE320:
 514:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1681              		.loc 1 514 45 view .LVU646
 1682 0096 0B93     		str	r3, [sp, #44]
 515:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1683              		.loc 1 515 5 is_stmt 1 view .LVU647
 1684              	.LVL237:
 516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1685              		.loc 1 516 5 view .LVU648
 516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1686              		.loc 1 516 47 is_stmt 0 view .LVU649
 1687 0098 B368     		ldr	r3, [r6, #8]
 1688              	.LVL238:
 1689              	.LBB322:
 1690              	.LBI322:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1691              		.loc 2 495 57 is_stmt 1 view .LVU650
 1692              	.LBB323:
 1693              		.loc 2 498 3 view .LVU651
 1694              		.loc 2 498 10 is_stmt 0 view .LVU652
 1695 009a 1BBA     		rev	r3, r3
 1696              	.LVL239:
 1697              		.loc 2 498 10 view .LVU653
 1698              	.LBE323:
 1699              	.LBE322:
 516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1700              		.loc 1 516 45 view .LVU654
 1701 009c 0C93     		str	r3, [sp, #48]
 517:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1702              		.loc 1 517 5 is_stmt 1 view .LVU655
 1703              	.LVL240:
 518:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1704              		.loc 1 518 5 view .LVU656
 518:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1705              		.loc 1 518 47 is_stmt 0 view .LVU657
 1706 009e F368     		ldr	r3, [r6, #12]
 1707              	.LVL241:
 1708              	.LBB324:
 1709              	.LBI324:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1710              		.loc 2 495 57 is_stmt 1 view .LVU658
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 55


 1711              	.LBB325:
 1712              		.loc 2 498 3 view .LVU659
 1713              		.loc 2 498 10 is_stmt 0 view .LVU660
 1714 00a0 1BBA     		rev	r3, r3
 1715              	.LVL242:
 1716              		.loc 2 498 10 view .LVU661
 1717              	.LBE325:
 1718              	.LBE324:
 518:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1719              		.loc 1 518 45 view .LVU662
 1720 00a2 0D93     		str	r3, [sp, #52]
 519:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 1721              		.loc 1 519 5 is_stmt 1 view .LVU663
 1722 00a4 C5E7     		b	.L42
 1723              	.LVL243:
 1724              	.L40:
 521:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1725              		.loc 1 521 5 view .LVU664
 521:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1726              		.loc 1 521 42 is_stmt 0 view .LVU665
 1727 00a6 4FF48073 		mov	r3, #256
 1728 00aa 1193     		str	r3, [sp, #68]
 522:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1729              		.loc 1 522 5 is_stmt 1 view .LVU666
 522:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1730              		.loc 1 522 47 is_stmt 0 view .LVU667
 1731 00ac 3368     		ldr	r3, [r6]
 1732              	.LVL244:
 1733              	.LBB326:
 1734              	.LBI326:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1735              		.loc 2 495 57 is_stmt 1 view .LVU668
 1736              	.LBB327:
 1737              		.loc 2 498 3 view .LVU669
 1738              		.loc 2 498 10 is_stmt 0 view .LVU670
 1739 00ae 1BBA     		rev	r3, r3
 1740              	.LVL245:
 1741              		.loc 2 498 10 view .LVU671
 1742              	.LBE327:
 1743              	.LBE326:
 522:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1744              		.loc 1 522 45 view .LVU672
 1745 00b0 0893     		str	r3, [sp, #32]
 523:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1746              		.loc 1 523 5 is_stmt 1 view .LVU673
 1747              	.LVL246:
 524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1748              		.loc 1 524 5 view .LVU674
 524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1749              		.loc 1 524 47 is_stmt 0 view .LVU675
 1750 00b2 7368     		ldr	r3, [r6, #4]
 1751              	.LVL247:
 1752              	.LBB328:
 1753              	.LBI328:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1754              		.loc 2 495 57 is_stmt 1 view .LVU676
 1755              	.LBB329:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 56


 1756              		.loc 2 498 3 view .LVU677
 1757              		.loc 2 498 10 is_stmt 0 view .LVU678
 1758 00b4 1BBA     		rev	r3, r3
 1759              	.LVL248:
 1760              		.loc 2 498 10 view .LVU679
 1761              	.LBE329:
 1762              	.LBE328:
 524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1763              		.loc 1 524 45 view .LVU680
 1764 00b6 0993     		str	r3, [sp, #36]
 525:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1765              		.loc 1 525 5 is_stmt 1 view .LVU681
 1766              	.LVL249:
 526:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1767              		.loc 1 526 5 view .LVU682
 526:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1768              		.loc 1 526 47 is_stmt 0 view .LVU683
 1769 00b8 B368     		ldr	r3, [r6, #8]
 1770              	.LVL250:
 1771              	.LBB330:
 1772              	.LBI330:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1773              		.loc 2 495 57 is_stmt 1 view .LVU684
 1774              	.LBB331:
 1775              		.loc 2 498 3 view .LVU685
 1776              		.loc 2 498 10 is_stmt 0 view .LVU686
 1777 00ba 1BBA     		rev	r3, r3
 1778              	.LVL251:
 1779              		.loc 2 498 10 view .LVU687
 1780              	.LBE331:
 1781              	.LBE330:
 526:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1782              		.loc 1 526 45 view .LVU688
 1783 00bc 0A93     		str	r3, [sp, #40]
 527:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1784              		.loc 1 527 5 is_stmt 1 view .LVU689
 1785              	.LVL252:
 528:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1786              		.loc 1 528 5 view .LVU690
 528:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1787              		.loc 1 528 47 is_stmt 0 view .LVU691
 1788 00be F368     		ldr	r3, [r6, #12]
 1789              	.LVL253:
 1790              	.LBB332:
 1791              	.LBI332:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1792              		.loc 2 495 57 is_stmt 1 view .LVU692
 1793              	.LBB333:
 1794              		.loc 2 498 3 view .LVU693
 1795              		.loc 2 498 10 is_stmt 0 view .LVU694
 1796 00c0 1BBA     		rev	r3, r3
 1797              	.LVL254:
 1798              		.loc 2 498 10 view .LVU695
 1799              	.LBE333:
 1800              	.LBE332:
 528:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1801              		.loc 1 528 45 view .LVU696
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 57


 1802 00c2 0B93     		str	r3, [sp, #44]
 529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1803              		.loc 1 529 5 is_stmt 1 view .LVU697
 1804              	.LVL255:
 530:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1805              		.loc 1 530 5 view .LVU698
 530:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1806              		.loc 1 530 47 is_stmt 0 view .LVU699
 1807 00c4 3369     		ldr	r3, [r6, #16]
 1808              	.LVL256:
 1809              	.LBB334:
 1810              	.LBI334:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1811              		.loc 2 495 57 is_stmt 1 view .LVU700
 1812              	.LBB335:
 1813              		.loc 2 498 3 view .LVU701
 1814              		.loc 2 498 10 is_stmt 0 view .LVU702
 1815 00c6 1BBA     		rev	r3, r3
 1816              	.LVL257:
 1817              		.loc 2 498 10 view .LVU703
 1818              	.LBE335:
 1819              	.LBE334:
 530:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1820              		.loc 1 530 45 view .LVU704
 1821 00c8 0C93     		str	r3, [sp, #48]
 531:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1822              		.loc 1 531 5 is_stmt 1 view .LVU705
 1823              	.LVL258:
 532:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1824              		.loc 1 532 5 view .LVU706
 532:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1825              		.loc 1 532 47 is_stmt 0 view .LVU707
 1826 00ca 7369     		ldr	r3, [r6, #20]
 1827              	.LVL259:
 1828              	.LBB336:
 1829              	.LBI336:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1830              		.loc 2 495 57 is_stmt 1 view .LVU708
 1831              	.LBB337:
 1832              		.loc 2 498 3 view .LVU709
 1833              		.loc 2 498 10 is_stmt 0 view .LVU710
 1834 00cc 1BBA     		rev	r3, r3
 1835              	.LVL260:
 1836              		.loc 2 498 10 view .LVU711
 1837              	.LBE337:
 1838              	.LBE336:
 532:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1839              		.loc 1 532 45 view .LVU712
 1840 00ce 0D93     		str	r3, [sp, #52]
 533:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 1841              		.loc 1 533 5 is_stmt 1 view .LVU713
 1842 00d0 AFE7     		b	.L42
 1843              	.LVL261:
 1844              	.L41:
 535:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 1845              		.loc 1 535 5 view .LVU714
 535:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 58


 1846              		.loc 1 535 42 is_stmt 0 view .LVU715
 1847 00d2 4FF40073 		mov	r3, #512
 1848 00d6 1193     		str	r3, [sp, #68]
 536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1849              		.loc 1 536 5 is_stmt 1 view .LVU716
 536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1850              		.loc 1 536 47 is_stmt 0 view .LVU717
 1851 00d8 3368     		ldr	r3, [r6]
 1852              	.LVL262:
 1853              	.LBB338:
 1854              	.LBI338:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1855              		.loc 2 495 57 is_stmt 1 view .LVU718
 1856              	.LBB339:
 1857              		.loc 2 498 3 view .LVU719
 1858              		.loc 2 498 10 is_stmt 0 view .LVU720
 1859 00da 1BBA     		rev	r3, r3
 1860              	.LVL263:
 1861              		.loc 2 498 10 view .LVU721
 1862              	.LBE339:
 1863              	.LBE338:
 536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1864              		.loc 1 536 45 view .LVU722
 1865 00dc 0693     		str	r3, [sp, #24]
 537:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 1866              		.loc 1 537 5 is_stmt 1 view .LVU723
 1867              	.LVL264:
 538:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1868              		.loc 1 538 5 view .LVU724
 538:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1869              		.loc 1 538 47 is_stmt 0 view .LVU725
 1870 00de 7368     		ldr	r3, [r6, #4]
 1871              	.LVL265:
 1872              	.LBB340:
 1873              	.LBI340:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1874              		.loc 2 495 57 is_stmt 1 view .LVU726
 1875              	.LBB341:
 1876              		.loc 2 498 3 view .LVU727
 1877              		.loc 2 498 10 is_stmt 0 view .LVU728
 1878 00e0 1BBA     		rev	r3, r3
 1879              	.LVL266:
 1880              		.loc 2 498 10 view .LVU729
 1881              	.LBE341:
 1882              	.LBE340:
 538:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1883              		.loc 1 538 45 view .LVU730
 1884 00e2 0793     		str	r3, [sp, #28]
 539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 1885              		.loc 1 539 5 is_stmt 1 view .LVU731
 1886              	.LVL267:
 540:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1887              		.loc 1 540 5 view .LVU732
 540:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1888              		.loc 1 540 47 is_stmt 0 view .LVU733
 1889 00e4 B368     		ldr	r3, [r6, #8]
 1890              	.LVL268:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 59


 1891              	.LBB342:
 1892              	.LBI342:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1893              		.loc 2 495 57 is_stmt 1 view .LVU734
 1894              	.LBB343:
 1895              		.loc 2 498 3 view .LVU735
 1896              		.loc 2 498 10 is_stmt 0 view .LVU736
 1897 00e6 1BBA     		rev	r3, r3
 1898              	.LVL269:
 1899              		.loc 2 498 10 view .LVU737
 1900              	.LBE343:
 1901              	.LBE342:
 540:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1902              		.loc 1 540 45 view .LVU738
 1903 00e8 0893     		str	r3, [sp, #32]
 541:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 1904              		.loc 1 541 5 is_stmt 1 view .LVU739
 1905              	.LVL270:
 542:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1906              		.loc 1 542 5 view .LVU740
 542:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1907              		.loc 1 542 47 is_stmt 0 view .LVU741
 1908 00ea F368     		ldr	r3, [r6, #12]
 1909              	.LVL271:
 1910              	.LBB344:
 1911              	.LBI344:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1912              		.loc 2 495 57 is_stmt 1 view .LVU742
 1913              	.LBB345:
 1914              		.loc 2 498 3 view .LVU743
 1915              		.loc 2 498 10 is_stmt 0 view .LVU744
 1916 00ec 1BBA     		rev	r3, r3
 1917              	.LVL272:
 1918              		.loc 2 498 10 view .LVU745
 1919              	.LBE345:
 1920              	.LBE344:
 542:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1921              		.loc 1 542 45 view .LVU746
 1922 00ee 0993     		str	r3, [sp, #36]
 543:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 1923              		.loc 1 543 5 is_stmt 1 view .LVU747
 1924              	.LVL273:
 544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1925              		.loc 1 544 5 view .LVU748
 544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1926              		.loc 1 544 47 is_stmt 0 view .LVU749
 1927 00f0 3369     		ldr	r3, [r6, #16]
 1928              	.LVL274:
 1929              	.LBB346:
 1930              	.LBI346:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1931              		.loc 2 495 57 is_stmt 1 view .LVU750
 1932              	.LBB347:
 1933              		.loc 2 498 3 view .LVU751
 1934              		.loc 2 498 10 is_stmt 0 view .LVU752
 1935 00f2 1BBA     		rev	r3, r3
 1936              	.LVL275:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 60


 1937              		.loc 2 498 10 view .LVU753
 1938              	.LBE347:
 1939              	.LBE346:
 544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1940              		.loc 1 544 45 view .LVU754
 1941 00f4 0A93     		str	r3, [sp, #40]
 545:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 1942              		.loc 1 545 5 is_stmt 1 view .LVU755
 1943              	.LVL276:
 546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1944              		.loc 1 546 5 view .LVU756
 546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1945              		.loc 1 546 47 is_stmt 0 view .LVU757
 1946 00f6 7369     		ldr	r3, [r6, #20]
 1947              	.LVL277:
 1948              	.LBB348:
 1949              	.LBI348:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1950              		.loc 2 495 57 is_stmt 1 view .LVU758
 1951              	.LBB349:
 1952              		.loc 2 498 3 view .LVU759
 1953              		.loc 2 498 10 is_stmt 0 view .LVU760
 1954 00f8 1BBA     		rev	r3, r3
 1955              	.LVL278:
 1956              		.loc 2 498 10 view .LVU761
 1957              	.LBE349:
 1958              	.LBE348:
 546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1959              		.loc 1 546 45 view .LVU762
 1960 00fa 0B93     		str	r3, [sp, #44]
 547:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 1961              		.loc 1 547 5 is_stmt 1 view .LVU763
 1962              	.LVL279:
 548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1963              		.loc 1 548 5 view .LVU764
 548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1964              		.loc 1 548 47 is_stmt 0 view .LVU765
 1965 00fc B369     		ldr	r3, [r6, #24]
 1966              	.LVL280:
 1967              	.LBB350:
 1968              	.LBI350:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1969              		.loc 2 495 57 is_stmt 1 view .LVU766
 1970              	.LBB351:
 1971              		.loc 2 498 3 view .LVU767
 1972              		.loc 2 498 10 is_stmt 0 view .LVU768
 1973 00fe 1BBA     		rev	r3, r3
 1974              	.LVL281:
 1975              		.loc 2 498 10 view .LVU769
 1976              	.LBE351:
 1977              	.LBE350:
 548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 1978              		.loc 1 548 45 view .LVU770
 1979 0100 0C93     		str	r3, [sp, #48]
 549:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 1980              		.loc 1 549 5 is_stmt 1 view .LVU771
 1981              	.LVL282:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 61


 550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1982              		.loc 1 550 5 view .LVU772
 550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1983              		.loc 1 550 47 is_stmt 0 view .LVU773
 1984 0102 F369     		ldr	r3, [r6, #28]
 1985              	.LVL283:
 1986              	.LBB352:
 1987              	.LBI352:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 1988              		.loc 2 495 57 is_stmt 1 view .LVU774
 1989              	.LBB353:
 1990              		.loc 2 498 3 view .LVU775
 1991              		.loc 2 498 10 is_stmt 0 view .LVU776
 1992 0104 1BBA     		rev	r3, r3
 1993              	.LVL284:
 1994              		.loc 2 498 10 view .LVU777
 1995              	.LBE353:
 1996              	.LBE352:
 550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 1997              		.loc 1 550 45 view .LVU778
 1998 0106 0D93     		str	r3, [sp, #52]
 551:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 1999              		.loc 1 551 5 is_stmt 1 view .LVU779
 2000 0108 93E7     		b	.L42
 2001              	.LVL285:
 2002              	.L43:
 577:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 2003              		.loc 1 577 5 view .LVU780
 577:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 2004              		.loc 1 577 41 is_stmt 0 view .LVU781
 2005 010a 0023     		movs	r3, #0
 2006 010c 0E93     		str	r3, [sp, #56]
 2007 010e A4E7     		b	.L44
 2008              	.LVL286:
 2009              	.L47:
 600:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 601:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 602:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the Input block in the IN FIFO */
 603:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 604:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 606:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 608:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 609:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 610:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 611:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 612:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     counter = 0;
 613:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 614:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 615:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 618:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 619:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if (busystatus != RESET)
 2010              		.loc 1 619 5 is_stmt 1 view .LVU782
 2011              		.loc 1 619 8 is_stmt 0 view .LVU783
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 62


 2012 0110 0AB3     		cbz	r2, .L55
 620:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****    {
 621:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****        status = ERROR;
 2013              		.loc 1 621 15 view .LVU784
 2014 0112 0026     		movs	r6, #0
 2015              	.LVL287:
 2016              	.L49:
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 2017              		.loc 1 599 48 is_stmt 1 discriminator 2 view .LVU785
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 2018              		.loc 1 599 49 is_stmt 0 discriminator 2 view .LVU786
 2019 0114 1035     		adds	r5, r5, #16
 2020              	.LVL288:
 2021              	.L46:
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 2022              		.loc 1 599 12 is_stmt 1 discriminator 1 view .LVU787
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 2023              		.loc 1 599 3 is_stmt 0 discriminator 1 view .LVU788
 2024 0116 4545     		cmp	r5, r8
 2025 0118 2BD2     		bcs	.L50
 599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 2026              		.loc 1 599 25 discriminator 3 view .LVU789
 2027 011a 56B3     		cbz	r6, .L50
 603:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2028              		.loc 1 603 5 is_stmt 1 view .LVU790
 2029 011c 2068     		ldr	r0, [r4]
 2030 011e FFF7FEFF 		bl	CRYP_DataIn
 2031              	.LVL289:
 604:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2032              		.loc 1 604 5 view .LVU791
 605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2033              		.loc 1 605 5 view .LVU792
 2034 0122 6068     		ldr	r0, [r4, #4]
 2035 0124 FFF7FEFF 		bl	CRYP_DataIn
 2036              	.LVL290:
 606:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2037              		.loc 1 606 5 view .LVU793
 607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2038              		.loc 1 607 5 view .LVU794
 2039 0128 A068     		ldr	r0, [r4, #8]
 2040 012a FFF7FEFF 		bl	CRYP_DataIn
 2041              	.LVL291:
 608:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 2042              		.loc 1 608 5 view .LVU795
 609:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     inputaddr+=4;
 2043              		.loc 1 609 5 view .LVU796
 2044 012e E068     		ldr	r0, [r4, #12]
 2045 0130 FFF7FEFF 		bl	CRYP_DataIn
 2046              	.LVL292:
 610:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2047              		.loc 1 610 5 view .LVU797
 610:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the complete message has been processed */
 2048              		.loc 1 610 14 is_stmt 0 view .LVU798
 2049 0134 1034     		adds	r4, r4, #16
 2050              	.LVL293:
 612:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 2051              		.loc 1 612 5 is_stmt 1 view .LVU799
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 63


 612:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     do
 2052              		.loc 1 612 13 is_stmt 0 view .LVU800
 2053 0136 0023     		movs	r3, #0
 2054 0138 0193     		str	r3, [sp, #4]
 2055              	.L48:
 613:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2056              		.loc 1 613 5 is_stmt 1 discriminator 2 view .LVU801
 615:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 2057              		.loc 1 615 7 discriminator 2 view .LVU802
 615:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 2058              		.loc 1 615 20 is_stmt 0 discriminator 2 view .LVU803
 2059 013a 1020     		movs	r0, #16
 2060 013c FFF7FEFF 		bl	CRYP_GetFlagStatus
 2061              	.LVL294:
 615:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter++;
 2062              		.loc 1 615 18 discriminator 2 view .LVU804
 2063 0140 0246     		mov	r2, r0
 2064              	.LVL295:
 616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2065              		.loc 1 616 7 is_stmt 1 discriminator 2 view .LVU805
 616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2066              		.loc 1 616 14 is_stmt 0 discriminator 2 view .LVU806
 2067 0142 019B     		ldr	r3, [sp, #4]
 2068 0144 0133     		adds	r3, r3, #1
 2069 0146 0193     		str	r3, [sp, #4]
 617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2070              		.loc 1 617 12 is_stmt 1 discriminator 2 view .LVU807
 617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2071              		.loc 1 617 22 is_stmt 0 discriminator 2 view .LVU808
 2072 0148 019B     		ldr	r3, [sp, #4]
 617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2073              		.loc 1 617 5 discriminator 2 view .LVU809
 2074 014a B3F5803F 		cmp	r3, #65536
 2075 014e DFD0     		beq	.L47
 617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2076              		.loc 1 617 42 discriminator 1 view .LVU810
 2077 0150 0028     		cmp	r0, #0
 2078 0152 F2D1     		bne	.L48
 2079 0154 DCE7     		b	.L47
 2080              	.L55:
 622:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 623:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
 624:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 625:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 626:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Read the Output block from the Output FIFO */
 627:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2081              		.loc 1 627 7 is_stmt 1 view .LVU811
 2082              		.loc 1 627 34 is_stmt 0 view .LVU812
 2083 0156 FFF7FEFF 		bl	CRYP_DataOut
 2084              	.LVL296:
 2085              		.loc 1 627 32 view .LVU813
 2086 015a 3860     		str	r0, [r7]
 628:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2087              		.loc 1 628 7 is_stmt 1 view .LVU814
 2088              	.LVL297:
 629:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2089              		.loc 1 629 7 view .LVU815
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 64


 2090              		.loc 1 629 34 is_stmt 0 view .LVU816
 2091 015c FFF7FEFF 		bl	CRYP_DataOut
 2092              	.LVL298:
 2093              		.loc 1 629 32 view .LVU817
 2094 0160 7860     		str	r0, [r7, #4]
 630:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2095              		.loc 1 630 7 is_stmt 1 view .LVU818
 2096              	.LVL299:
 631:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2097              		.loc 1 631 7 view .LVU819
 2098              		.loc 1 631 34 is_stmt 0 view .LVU820
 2099 0162 FFF7FEFF 		bl	CRYP_DataOut
 2100              	.LVL300:
 2101              		.loc 1 631 32 view .LVU821
 2102 0166 B860     		str	r0, [r7, #8]
 632:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2103              		.loc 1 632 7 is_stmt 1 view .LVU822
 2104              	.LVL301:
 633:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 2105              		.loc 1 633 7 view .LVU823
 2106              		.loc 1 633 34 is_stmt 0 view .LVU824
 2107 0168 FFF7FEFF 		bl	CRYP_DataOut
 2108              	.LVL302:
 2109              		.loc 1 633 32 view .LVU825
 2110 016c F860     		str	r0, [r7, #12]
 634:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       outputaddr+=4;
 2111              		.loc 1 634 7 is_stmt 1 view .LVU826
 2112              		.loc 1 634 17 is_stmt 0 view .LVU827
 2113 016e 1037     		adds	r7, r7, #16
 2114              	.LVL303:
 2115              		.loc 1 634 17 view .LVU828
 2116 0170 D0E7     		b	.L49
 2117              	.L50:
 635:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 636:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 637:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
 638:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 2118              		.loc 1 638 3 is_stmt 1 view .LVU829
 2119 0172 0020     		movs	r0, #0
 2120 0174 FFF7FEFF 		bl	CRYP_Cmd
 2121              	.LVL304:
 639:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 640:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   return status;
 2122              		.loc 1 640 3 view .LVU830
 2123              	.L45:
 641:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** }
 2124              		.loc 1 641 1 is_stmt 0 view .LVU831
 2125 0178 3046     		mov	r0, r6
 2126 017a 12B0     		add	sp, sp, #72
 2127              	.LCFI8:
 2128              		.cfi_def_cfa_offset 32
 2129              		@ sp needed
 2130 017c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 2131              		.loc 1 641 1 view .LVU832
 2132              		.cfi_endproc
 2133              	.LFE125:
 2135              		.section	.text.CRYP_AES_GCM,"ax",%progbits
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 65


 2136              		.align	1
 2137              		.global	CRYP_AES_GCM
 2138              		.syntax unified
 2139              		.thumb
 2140              		.thumb_func
 2141              		.fpu fpv4-sp-d16
 2143              	CRYP_AES_GCM:
 2144              	.LVL305:
 2145              	.LFB126:
 642:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 643:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
 644:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in GCM Mode. The GCM and CCM modes
 645:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
 646:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
 647:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
 648:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
 649:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
 650:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  InitVectors: Initialisation Vectors used for AES algorithm.
 651:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
 652:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
 653:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
 654:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
 655:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
 656:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes, must be a multiple of 16.  
 657:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
 658:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
 659:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
 660:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
 661:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
 662:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
 663:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],
 664:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
 665:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
 666:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength,
 667:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output, uint8_t *AuthTAG)
 668:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** {
 2146              		.loc 1 668 1 is_stmt 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 24, pretend = 0, frame = 88
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		.loc 1 668 1 is_stmt 0 view .LVU834
 2151 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2152              	.LCFI9:
 2153              		.cfi_def_cfa_offset 36
 2154              		.cfi_offset 4, -36
 2155              		.cfi_offset 5, -32
 2156              		.cfi_offset 6, -28
 2157              		.cfi_offset 7, -24
 2158              		.cfi_offset 8, -20
 2159              		.cfi_offset 9, -16
 2160              		.cfi_offset 10, -12
 2161              		.cfi_offset 11, -8
 2162              		.cfi_offset 14, -4
 2163 0004 97B0     		sub	sp, sp, #92
 2164              	.LCFI10:
 2165              		.cfi_def_cfa_offset 128
 2166 0006 0190     		str	r0, [sp, #4]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 66


 2167 0008 0F46     		mov	r7, r1
 2168 000a 1646     		mov	r6, r2
 2169 000c 9846     		mov	r8, r3
 2170 000e DDF88490 		ldr	r9, [sp, #132]
 2171 0012 DDF88CA0 		ldr	r10, [sp, #140]
 669:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 2172              		.loc 1 669 3 is_stmt 1 view .LVU835
 670:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 2173              		.loc 1 670 3 view .LVU836
 671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 2174              		.loc 1 671 3 view .LVU837
 672:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 2175              		.loc 1 672 3 view .LVU838
 2176              		.loc 1 672 17 is_stmt 0 view .LVU839
 2177 0016 0023     		movs	r3, #0
 2178              	.LVL306:
 2179              		.loc 1 672 17 view .LVU840
 2180 0018 0593     		str	r3, [sp, #20]
 673:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 2181              		.loc 1 673 3 is_stmt 1 view .LVU841
 2182              	.LVL307:
 674:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 2183              		.loc 1 674 3 view .LVU842
 675:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2184              		.loc 1 675 3 view .LVU843
 676:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 2185              		.loc 1 676 3 view .LVU844
 2186              		.loc 1 676 12 is_stmt 0 view .LVU845
 2187 001a 209C     		ldr	r4, [sp, #128]
 2188              	.LVL308:
 677:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 2189              		.loc 1 677 3 is_stmt 1 view .LVU846
 2190              		.loc 1 677 12 is_stmt 0 view .LVU847
 2191 001c DDF890B0 		ldr	fp, [sp, #144]
 2192              	.LVL309:
 678:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 2193              		.loc 1 678 3 is_stmt 1 view .LVU848
 679:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 2194              		.loc 1 679 3 view .LVU849
 2195              		.loc 1 679 12 is_stmt 0 view .LVU850
 2196 0020 229D     		ldr	r5, [sp, #136]
 2197              	.LVL310:
 680:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 2198              		.loc 1 680 3 is_stmt 1 view .LVU851
 681:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint64_t headerlength = HLength * 8;/* header length in bits */
 2199              		.loc 1 681 3 view .LVU852
 2200              		.loc 1 681 35 is_stmt 0 view .LVU853
 2201 0022 4FEACA03 		lsl	r3, r10, #3
 2202 0026 0293     		str	r3, [sp, #8]
 2203              	.LVL311:
 682:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint64_t inputlength = ILength * 8;/* input length in bits */
 2204              		.loc 1 682 3 is_stmt 1 view .LVU854
 2205              		.loc 1 682 34 is_stmt 0 view .LVU855
 2206 0028 4FEAC903 		lsl	r3, r9, #3
 2207              	.LVL312:
 2208              		.loc 1 682 34 view .LVU856
 2209 002c 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 67


 2210              	.LVL313:
 683:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 2211              		.loc 1 683 3 is_stmt 1 view .LVU857
 684:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 685:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
 686:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 2212              		.loc 1 686 3 view .LVU858
 2213 002e 0AA8     		add	r0, sp, #40
 2214              	.LVL314:
 2215              		.loc 1 686 3 is_stmt 0 view .LVU859
 2216 0030 FFF7FEFF 		bl	CRYP_KeyStructInit
 2217              	.LVL315:
 687:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 688:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
 2218              		.loc 1 688 3 is_stmt 1 view .LVU860
 2219 0034 B8F1C00F 		cmp	r8, #192
 2220 0038 57D0     		beq	.L57
 2221 003a B8F5807F 		cmp	r8, #256
 2222 003e 6AD0     		beq	.L58
 2223 0040 B8F1800F 		cmp	r8, #128
 2224 0044 42D0     		beq	.L99
 2225              	.LVL316:
 2226              	.L59:
 689:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 690:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 128:
 691:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 692:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 693:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 694:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 695:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 696:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 697:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 698:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 699:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 700:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 701:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 702:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 703:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 704:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 705:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 706:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 707:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 708:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 709:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 710:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 711:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 712:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 713:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 714:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 715:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 716:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 717:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 718:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 719:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 720:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 721:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 722:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 68


 723:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 724:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 725:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 726:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 727:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 728:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 729:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 730:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 731:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 732:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 733:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 734:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 735:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
 736:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
 737:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 2227              		.loc 1 737 3 view .LVU861
 2228              		.loc 1 737 43 is_stmt 0 view .LVU862
 2229 0046 3B68     		ldr	r3, [r7]
 2230              	.LVL317:
 2231              	.LBB354:
 2232              	.LBI354:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2233              		.loc 2 495 57 is_stmt 1 view .LVU863
 2234              	.LBB355:
 2235              		.loc 2 498 3 view .LVU864
 2236              		.loc 2 498 10 is_stmt 0 view .LVU865
 2237 0048 1BBA     		rev	r3, r3
 2238              	.LVL318:
 2239              		.loc 2 498 10 view .LVU866
 2240              	.LBE355:
 2241              	.LBE354:
 2242              		.loc 1 737 41 view .LVU867
 2243 004a 0693     		str	r3, [sp, #24]
 738:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2244              		.loc 1 738 3 is_stmt 1 view .LVU868
 2245              	.LVL319:
 739:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 2246              		.loc 1 739 3 view .LVU869
 2247              		.loc 1 739 43 is_stmt 0 view .LVU870
 2248 004c 7B68     		ldr	r3, [r7, #4]
 2249              	.LVL320:
 2250              	.LBB356:
 2251              	.LBI356:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2252              		.loc 2 495 57 is_stmt 1 view .LVU871
 2253              	.LBB357:
 2254              		.loc 2 498 3 view .LVU872
 2255              		.loc 2 498 10 is_stmt 0 view .LVU873
 2256 004e 1BBA     		rev	r3, r3
 2257              	.LVL321:
 2258              		.loc 2 498 10 view .LVU874
 2259              	.LBE357:
 2260              	.LBE356:
 2261              		.loc 1 739 41 view .LVU875
 2262 0050 0793     		str	r3, [sp, #28]
 740:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2263              		.loc 1 740 3 is_stmt 1 view .LVU876
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 69


 2264              	.LVL322:
 741:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 2265              		.loc 1 741 3 view .LVU877
 2266              		.loc 1 741 43 is_stmt 0 view .LVU878
 2267 0052 BB68     		ldr	r3, [r7, #8]
 2268              	.LVL323:
 2269              	.LBB358:
 2270              	.LBI358:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2271              		.loc 2 495 57 is_stmt 1 view .LVU879
 2272              	.LBB359:
 2273              		.loc 2 498 3 view .LVU880
 2274              		.loc 2 498 10 is_stmt 0 view .LVU881
 2275 0054 1BBA     		rev	r3, r3
 2276              	.LVL324:
 2277              		.loc 2 498 10 view .LVU882
 2278              	.LBE359:
 2279              	.LBE358:
 2280              		.loc 1 741 41 view .LVU883
 2281 0056 0893     		str	r3, [sp, #32]
 742:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ivaddr+=4;
 2282              		.loc 1 742 3 is_stmt 1 view .LVU884
 2283              	.LVL325:
 743:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 2284              		.loc 1 743 3 view .LVU885
 2285              		.loc 1 743 43 is_stmt 0 view .LVU886
 2286 0058 FB68     		ldr	r3, [r7, #12]
 2287              	.LVL326:
 2288              	.LBB360:
 2289              	.LBI360:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2290              		.loc 2 495 57 is_stmt 1 view .LVU887
 2291              	.LBB361:
 2292              		.loc 2 498 3 view .LVU888
 2293              		.loc 2 498 10 is_stmt 0 view .LVU889
 2294 005a 1BBA     		rev	r3, r3
 2295              	.LVL327:
 2296              		.loc 2 498 10 view .LVU890
 2297              	.LBE361:
 2298              	.LBE360:
 2299              		.loc 1 743 41 view .LVU891
 2300 005c 0993     		str	r3, [sp, #36]
 744:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
 745:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
 746:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 2301              		.loc 1 746 3 is_stmt 1 view .LVU892
 2302              		.loc 1 746 5 is_stmt 0 view .LVU893
 2303 005e 019B     		ldr	r3, [sp, #4]
 2304 0060 012B     		cmp	r3, #1
 2305 0062 74D0     		beq	.L100
 747:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 748:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 749:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 750:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 751:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 752:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 753:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 70


 754:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 755:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 756:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 757:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 758:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 759:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 760:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 761:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 762:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 763:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 764:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 765:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 766:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 767:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 768:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 769:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 770:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 771:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 772:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 773:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 774:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 775:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 776:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 777:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 778:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 779:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 780:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 781:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 782:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 783:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 784:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 785:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 786:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 787:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
 788:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
 789:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 790:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 792:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 793:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 794:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 795:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 796:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 797:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 798:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 799:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 800:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 801:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 802:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 803:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 804:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 805:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 806:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 807:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 808:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 809:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 810:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter = 0;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 71


 811:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 812:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 813:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 814:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 815:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 816:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 817:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 818:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 819:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
 820:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 821:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 822:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 823:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
 824:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 825:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 826:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
 827:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 828:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 829:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 830:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 831:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 832:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 833:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 834:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 835:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 836:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 837:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 838:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 840:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 841:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 842:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 843:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 844:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 845:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 846:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 847:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 848:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 849:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 850:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 851:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 852:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 853:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 854:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 855:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
 856:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter = 0;
 857:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 858:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 859:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 860:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 861:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 862:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 863:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 864:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 865:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 866:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 867:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         else
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 72


 868:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 869:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
 870:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 871:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 872:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           }
 873:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
 874:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
 875:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 876:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 877:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 878:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 879:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 880:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 881:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 882:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 883:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 884:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 885:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 886:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 887:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
 888:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
 889:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 890:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 891:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 892:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 893:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 894:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 895:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 896:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 897:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
 898:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
 899:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 900:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 901:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
 902:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 903:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 904:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 905:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 906:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 907:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 908:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 909:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 910:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 911:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 912:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 913:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 914:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 915:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 916:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 917:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 918:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 919:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 920:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 921:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 922:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
 923:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
 924:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 73


 925:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
 926:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 2306              		.loc 1 926 5 is_stmt 1 view .LVU894
 2307 0064 FFF7FEFF 		bl	CRYP_FIFOFlush
 2308              	.LVL328:
 927:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 928:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
 929:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 2309              		.loc 1 929 5 view .LVU895
 2310 0068 0AA8     		add	r0, sp, #40
 2311 006a FFF7FEFF 		bl	CRYP_KeyInit
 2312              	.LVL329:
 930:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 931:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
 932:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 2313              		.loc 1 932 5 view .LVU896
 2314 006e 06A8     		add	r0, sp, #24
 2315 0070 FFF7FEFF 		bl	CRYP_IVInit
 2316              	.LVL330:
 933:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 934:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
 935:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 2317              		.loc 1 935 5 view .LVU897
 2318              		.loc 1 935 41 is_stmt 0 view .LVU898
 2319 0074 0423     		movs	r3, #4
 2320 0076 1293     		str	r3, [sp, #72]
 936:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2321              		.loc 1 936 5 is_stmt 1 view .LVU899
 2322              		.loc 1 936 42 is_stmt 0 view .LVU900
 2323 0078 4FF40023 		mov	r3, #524288
 2324 007c 1393     		str	r3, [sp, #76]
 937:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2325              		.loc 1 937 5 is_stmt 1 view .LVU901
 2326              		.loc 1 937 42 is_stmt 0 view .LVU902
 2327 007e 8023     		movs	r3, #128
 2328 0080 1493     		str	r3, [sp, #80]
 938:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2329              		.loc 1 938 5 is_stmt 1 view .LVU903
 2330 0082 12A8     		add	r0, sp, #72
 2331 0084 FFF7FEFF 		bl	CRYP_Init
 2332              	.LVL331:
 939:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 940:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
 941:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
 942:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 2333              		.loc 1 942 5 view .LVU904
 2334 0088 0020     		movs	r0, #0
 2335 008a FFF7FEFF 		bl	CRYP_PhaseConfig
 2336              	.LVL332:
 943:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 944:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
 945:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 2337              		.loc 1 945 5 view .LVU905
 2338 008e 0120     		movs	r0, #1
 2339 0090 FFF7FEFF 		bl	CRYP_Cmd
 2340              	.LVL333:
 946:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 74


 947:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
 948:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 2341              		.loc 1 948 5 view .LVU906
 2342              	.L77:
 949:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 950:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 2343              		.loc 1 950 5 discriminator 1 view .LVU907
 948:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2344              		.loc 1 948 10 discriminator 1 view .LVU908
 948:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2345              		.loc 1 948 11 is_stmt 0 discriminator 1 view .LVU909
 2346 0094 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2347              	.LVL334:
 948:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2348              		.loc 1 948 10 discriminator 1 view .LVU910
 2349 0098 0128     		cmp	r0, #1
 2350 009a FBD0     		beq	.L77
 951:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 952:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
 953:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(HLength != 0)
 2351              		.loc 1 953 5 is_stmt 1 view .LVU911
 2352              		.loc 1 953 7 is_stmt 0 view .LVU912
 2353 009c BAF1000F 		cmp	r10, #0
 2354 00a0 40F03681 		bne	.L101
 674:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 2355              		.loc 1 674 15 view .LVU913
 2356 00a4 0125     		movs	r5, #1
 2357              	.LVL335:
 2358              	.L78:
 954:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 955:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
 956:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
 957:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 958:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
 959:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 960:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 961:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 962:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 963:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
 964:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
 965:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
 966:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 967:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < HLength); loopcounter+=16)
 969:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 970:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
 971:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
 972:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 973:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 974:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 975:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 976:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 977:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 978:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 979:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 980:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 981:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 75


 982:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 983:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 984:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 985:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 986:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
 987:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter = 0;
 988:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 989:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 990:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 991:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 992:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 993:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 994:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
 995:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 996:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
 997:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 998:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 999:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1000:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1001:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 2359              		.loc 1 1001 5 is_stmt 1 view .LVU914
 2360              		.loc 1 1001 7 is_stmt 0 view .LVU915
 2361 00a6 B9F1000F 		cmp	r9, #0
 2362 00aa 00F0AA81 		beq	.L83
1002:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1003:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1004:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 2363              		.loc 1 1004 7 is_stmt 1 view .LVU916
 2364 00ae 4FF40030 		mov	r0, #131072
 2365 00b2 FFF7FEFF 		bl	CRYP_PhaseConfig
 2366              	.LVL336:
1005:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1006:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1007:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 2367              		.loc 1 1007 7 view .LVU917
 2368 00b6 0120     		movs	r0, #1
 2369 00b8 FFF7FEFF 		bl	CRYP_Cmd
 2370              	.LVL337:
1008:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1009:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 2371              		.loc 1 1009 7 view .LVU918
 2372              		.loc 1 1009 10 is_stmt 0 view .LVU919
 2373 00bc FFF7FEFF 		bl	CRYP_GetCmdStatus
 2374              	.LVL338:
 2375              		.loc 1 1009 9 view .LVU920
 2376 00c0 0646     		mov	r6, r0
 2377 00c2 0028     		cmp	r0, #0
 2378 00c4 00F0CF81 		beq	.L63
1010:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1011:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1012:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1013:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1014:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1015:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 2379              		.loc 1 1016 23 view .LVU921
 2380 00c8 0026     		movs	r6, #0
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 76


 2381              	.LVL339:
 2382              		.loc 1 1016 23 view .LVU922
 2383 00ca 5CE1     		b	.L84
 2384              	.LVL340:
 2385              	.L99:
 691:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2386              		.loc 1 691 5 is_stmt 1 view .LVU923
 691:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2387              		.loc 1 691 41 is_stmt 0 view .LVU924
 2388 00cc 0023     		movs	r3, #0
 2389 00ce 1593     		str	r3, [sp, #84]
 692:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2390              		.loc 1 692 5 is_stmt 1 view .LVU925
 692:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2391              		.loc 1 692 47 is_stmt 0 view .LVU926
 2392 00d0 3368     		ldr	r3, [r6]
 2393              	.LVL341:
 2394              	.LBB362:
 2395              	.LBI362:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2396              		.loc 2 495 57 is_stmt 1 view .LVU927
 2397              	.LBB363:
 2398              		.loc 2 498 3 view .LVU928
 2399              		.loc 2 498 10 is_stmt 0 view .LVU929
 2400 00d2 1BBA     		rev	r3, r3
 2401              	.LVL342:
 2402              		.loc 2 498 10 view .LVU930
 2403              	.LBE363:
 2404              	.LBE362:
 692:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2405              		.loc 1 692 45 view .LVU931
 2406 00d4 0E93     		str	r3, [sp, #56]
 693:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2407              		.loc 1 693 5 is_stmt 1 view .LVU932
 2408              	.LVL343:
 694:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2409              		.loc 1 694 5 view .LVU933
 694:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2410              		.loc 1 694 47 is_stmt 0 view .LVU934
 2411 00d6 7368     		ldr	r3, [r6, #4]
 2412              	.LVL344:
 2413              	.LBB364:
 2414              	.LBI364:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2415              		.loc 2 495 57 is_stmt 1 view .LVU935
 2416              	.LBB365:
 2417              		.loc 2 498 3 view .LVU936
 2418              		.loc 2 498 10 is_stmt 0 view .LVU937
 2419 00d8 1BBA     		rev	r3, r3
 2420              	.LVL345:
 2421              		.loc 2 498 10 view .LVU938
 2422              	.LBE365:
 2423              	.LBE364:
 694:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2424              		.loc 1 694 45 view .LVU939
 2425 00da 0F93     		str	r3, [sp, #60]
 695:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 77


 2426              		.loc 1 695 5 is_stmt 1 view .LVU940
 2427              	.LVL346:
 696:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2428              		.loc 1 696 5 view .LVU941
 696:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2429              		.loc 1 696 47 is_stmt 0 view .LVU942
 2430 00dc B368     		ldr	r3, [r6, #8]
 2431              	.LVL347:
 2432              	.LBB366:
 2433              	.LBI366:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2434              		.loc 2 495 57 is_stmt 1 view .LVU943
 2435              	.LBB367:
 2436              		.loc 2 498 3 view .LVU944
 2437              		.loc 2 498 10 is_stmt 0 view .LVU945
 2438 00de 1BBA     		rev	r3, r3
 2439              	.LVL348:
 2440              		.loc 2 498 10 view .LVU946
 2441              	.LBE367:
 2442              	.LBE366:
 696:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2443              		.loc 1 696 45 view .LVU947
 2444 00e0 1093     		str	r3, [sp, #64]
 697:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2445              		.loc 1 697 5 is_stmt 1 view .LVU948
 2446              	.LVL349:
 698:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2447              		.loc 1 698 5 view .LVU949
 698:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2448              		.loc 1 698 47 is_stmt 0 view .LVU950
 2449 00e2 F368     		ldr	r3, [r6, #12]
 2450              	.LVL350:
 2451              	.LBB368:
 2452              	.LBI368:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2453              		.loc 2 495 57 is_stmt 1 view .LVU951
 2454              	.LBB369:
 2455              		.loc 2 498 3 view .LVU952
 2456              		.loc 2 498 10 is_stmt 0 view .LVU953
 2457 00e4 1BBA     		rev	r3, r3
 2458              	.LVL351:
 2459              		.loc 2 498 10 view .LVU954
 2460              	.LBE369:
 2461              	.LBE368:
 698:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2462              		.loc 1 698 45 view .LVU955
 2463 00e6 1193     		str	r3, [sp, #68]
 699:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 2464              		.loc 1 699 5 is_stmt 1 view .LVU956
 2465 00e8 ADE7     		b	.L59
 2466              	.LVL352:
 2467              	.L57:
 701:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2468              		.loc 1 701 5 view .LVU957
 701:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2469              		.loc 1 701 42 is_stmt 0 view .LVU958
 2470 00ea 4FF48073 		mov	r3, #256
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 78


 2471 00ee 1593     		str	r3, [sp, #84]
 702:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2472              		.loc 1 702 5 is_stmt 1 view .LVU959
 702:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2473              		.loc 1 702 47 is_stmt 0 view .LVU960
 2474 00f0 3368     		ldr	r3, [r6]
 2475              	.LVL353:
 2476              	.LBB370:
 2477              	.LBI370:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2478              		.loc 2 495 57 is_stmt 1 view .LVU961
 2479              	.LBB371:
 2480              		.loc 2 498 3 view .LVU962
 2481              		.loc 2 498 10 is_stmt 0 view .LVU963
 2482 00f2 1BBA     		rev	r3, r3
 2483              	.LVL354:
 2484              		.loc 2 498 10 view .LVU964
 2485              	.LBE371:
 2486              	.LBE370:
 702:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2487              		.loc 1 702 45 view .LVU965
 2488 00f4 0C93     		str	r3, [sp, #48]
 703:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2489              		.loc 1 703 5 is_stmt 1 view .LVU966
 2490              	.LVL355:
 704:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2491              		.loc 1 704 5 view .LVU967
 704:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2492              		.loc 1 704 47 is_stmt 0 view .LVU968
 2493 00f6 7368     		ldr	r3, [r6, #4]
 2494              	.LVL356:
 2495              	.LBB372:
 2496              	.LBI372:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2497              		.loc 2 495 57 is_stmt 1 view .LVU969
 2498              	.LBB373:
 2499              		.loc 2 498 3 view .LVU970
 2500              		.loc 2 498 10 is_stmt 0 view .LVU971
 2501 00f8 1BBA     		rev	r3, r3
 2502              	.LVL357:
 2503              		.loc 2 498 10 view .LVU972
 2504              	.LBE373:
 2505              	.LBE372:
 704:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2506              		.loc 1 704 45 view .LVU973
 2507 00fa 0D93     		str	r3, [sp, #52]
 705:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2508              		.loc 1 705 5 is_stmt 1 view .LVU974
 2509              	.LVL358:
 706:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2510              		.loc 1 706 5 view .LVU975
 706:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2511              		.loc 1 706 47 is_stmt 0 view .LVU976
 2512 00fc B368     		ldr	r3, [r6, #8]
 2513              	.LVL359:
 2514              	.LBB374:
 2515              	.LBI374:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 79


 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2516              		.loc 2 495 57 is_stmt 1 view .LVU977
 2517              	.LBB375:
 2518              		.loc 2 498 3 view .LVU978
 2519              		.loc 2 498 10 is_stmt 0 view .LVU979
 2520 00fe 1BBA     		rev	r3, r3
 2521              	.LVL360:
 2522              		.loc 2 498 10 view .LVU980
 2523              	.LBE375:
 2524              	.LBE374:
 706:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2525              		.loc 1 706 45 view .LVU981
 2526 0100 0E93     		str	r3, [sp, #56]
 707:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2527              		.loc 1 707 5 is_stmt 1 view .LVU982
 2528              	.LVL361:
 708:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2529              		.loc 1 708 5 view .LVU983
 708:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2530              		.loc 1 708 47 is_stmt 0 view .LVU984
 2531 0102 F368     		ldr	r3, [r6, #12]
 2532              	.LVL362:
 2533              	.LBB376:
 2534              	.LBI376:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2535              		.loc 2 495 57 is_stmt 1 view .LVU985
 2536              	.LBB377:
 2537              		.loc 2 498 3 view .LVU986
 2538              		.loc 2 498 10 is_stmt 0 view .LVU987
 2539 0104 1BBA     		rev	r3, r3
 2540              	.LVL363:
 2541              		.loc 2 498 10 view .LVU988
 2542              	.LBE377:
 2543              	.LBE376:
 708:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2544              		.loc 1 708 45 view .LVU989
 2545 0106 0F93     		str	r3, [sp, #60]
 709:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2546              		.loc 1 709 5 is_stmt 1 view .LVU990
 2547              	.LVL364:
 710:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2548              		.loc 1 710 5 view .LVU991
 710:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2549              		.loc 1 710 47 is_stmt 0 view .LVU992
 2550 0108 3369     		ldr	r3, [r6, #16]
 2551              	.LVL365:
 2552              	.LBB378:
 2553              	.LBI378:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2554              		.loc 2 495 57 is_stmt 1 view .LVU993
 2555              	.LBB379:
 2556              		.loc 2 498 3 view .LVU994
 2557              		.loc 2 498 10 is_stmt 0 view .LVU995
 2558 010a 1BBA     		rev	r3, r3
 2559              	.LVL366:
 2560              		.loc 2 498 10 view .LVU996
 2561              	.LBE379:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 80


 2562              	.LBE378:
 710:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2563              		.loc 1 710 45 view .LVU997
 2564 010c 1093     		str	r3, [sp, #64]
 711:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2565              		.loc 1 711 5 is_stmt 1 view .LVU998
 2566              	.LVL367:
 712:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2567              		.loc 1 712 5 view .LVU999
 712:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2568              		.loc 1 712 47 is_stmt 0 view .LVU1000
 2569 010e 7369     		ldr	r3, [r6, #20]
 2570              	.LVL368:
 2571              	.LBB380:
 2572              	.LBI380:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2573              		.loc 2 495 57 is_stmt 1 view .LVU1001
 2574              	.LBB381:
 2575              		.loc 2 498 3 view .LVU1002
 2576              		.loc 2 498 10 is_stmt 0 view .LVU1003
 2577 0110 1BBA     		rev	r3, r3
 2578              	.LVL369:
 2579              		.loc 2 498 10 view .LVU1004
 2580              	.LBE381:
 2581              	.LBE380:
 712:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2582              		.loc 1 712 45 view .LVU1005
 2583 0112 1193     		str	r3, [sp, #68]
 713:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 2584              		.loc 1 713 5 is_stmt 1 view .LVU1006
 2585 0114 97E7     		b	.L59
 2586              	.LVL370:
 2587              	.L58:
 715:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2588              		.loc 1 715 5 view .LVU1007
 715:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 2589              		.loc 1 715 42 is_stmt 0 view .LVU1008
 2590 0116 4FF40073 		mov	r3, #512
 2591 011a 1593     		str	r3, [sp, #84]
 716:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2592              		.loc 1 716 5 is_stmt 1 view .LVU1009
 716:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2593              		.loc 1 716 47 is_stmt 0 view .LVU1010
 2594 011c 3368     		ldr	r3, [r6]
 2595              	.LVL371:
 2596              	.LBB382:
 2597              	.LBI382:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2598              		.loc 2 495 57 is_stmt 1 view .LVU1011
 2599              	.LBB383:
 2600              		.loc 2 498 3 view .LVU1012
 2601              		.loc 2 498 10 is_stmt 0 view .LVU1013
 2602 011e 1BBA     		rev	r3, r3
 2603              	.LVL372:
 2604              		.loc 2 498 10 view .LVU1014
 2605              	.LBE383:
 2606              	.LBE382:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 81


 716:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2607              		.loc 1 716 45 view .LVU1015
 2608 0120 0A93     		str	r3, [sp, #40]
 717:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 2609              		.loc 1 717 5 is_stmt 1 view .LVU1016
 2610              	.LVL373:
 718:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2611              		.loc 1 718 5 view .LVU1017
 718:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2612              		.loc 1 718 47 is_stmt 0 view .LVU1018
 2613 0122 7368     		ldr	r3, [r6, #4]
 2614              	.LVL374:
 2615              	.LBB384:
 2616              	.LBI384:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2617              		.loc 2 495 57 is_stmt 1 view .LVU1019
 2618              	.LBB385:
 2619              		.loc 2 498 3 view .LVU1020
 2620              		.loc 2 498 10 is_stmt 0 view .LVU1021
 2621 0124 1BBA     		rev	r3, r3
 2622              	.LVL375:
 2623              		.loc 2 498 10 view .LVU1022
 2624              	.LBE385:
 2625              	.LBE384:
 718:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2626              		.loc 1 718 45 view .LVU1023
 2627 0126 0B93     		str	r3, [sp, #44]
 719:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 2628              		.loc 1 719 5 is_stmt 1 view .LVU1024
 2629              	.LVL376:
 720:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2630              		.loc 1 720 5 view .LVU1025
 720:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2631              		.loc 1 720 47 is_stmt 0 view .LVU1026
 2632 0128 B368     		ldr	r3, [r6, #8]
 2633              	.LVL377:
 2634              	.LBB386:
 2635              	.LBI386:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2636              		.loc 2 495 57 is_stmt 1 view .LVU1027
 2637              	.LBB387:
 2638              		.loc 2 498 3 view .LVU1028
 2639              		.loc 2 498 10 is_stmt 0 view .LVU1029
 2640 012a 1BBA     		rev	r3, r3
 2641              	.LVL378:
 2642              		.loc 2 498 10 view .LVU1030
 2643              	.LBE387:
 2644              	.LBE386:
 720:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2645              		.loc 1 720 45 view .LVU1031
 2646 012c 0C93     		str	r3, [sp, #48]
 721:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 2647              		.loc 1 721 5 is_stmt 1 view .LVU1032
 2648              	.LVL379:
 722:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2649              		.loc 1 722 5 view .LVU1033
 722:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 82


 2650              		.loc 1 722 47 is_stmt 0 view .LVU1034
 2651 012e F368     		ldr	r3, [r6, #12]
 2652              	.LVL380:
 2653              	.LBB388:
 2654              	.LBI388:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2655              		.loc 2 495 57 is_stmt 1 view .LVU1035
 2656              	.LBB389:
 2657              		.loc 2 498 3 view .LVU1036
 2658              		.loc 2 498 10 is_stmt 0 view .LVU1037
 2659 0130 1BBA     		rev	r3, r3
 2660              	.LVL381:
 2661              		.loc 2 498 10 view .LVU1038
 2662              	.LBE389:
 2663              	.LBE388:
 722:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2664              		.loc 1 722 45 view .LVU1039
 2665 0132 0D93     		str	r3, [sp, #52]
 723:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 2666              		.loc 1 723 5 is_stmt 1 view .LVU1040
 2667              	.LVL382:
 724:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2668              		.loc 1 724 5 view .LVU1041
 724:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2669              		.loc 1 724 47 is_stmt 0 view .LVU1042
 2670 0134 3369     		ldr	r3, [r6, #16]
 2671              	.LVL383:
 2672              	.LBB390:
 2673              	.LBI390:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2674              		.loc 2 495 57 is_stmt 1 view .LVU1043
 2675              	.LBB391:
 2676              		.loc 2 498 3 view .LVU1044
 2677              		.loc 2 498 10 is_stmt 0 view .LVU1045
 2678 0136 1BBA     		rev	r3, r3
 2679              	.LVL384:
 2680              		.loc 2 498 10 view .LVU1046
 2681              	.LBE391:
 2682              	.LBE390:
 724:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2683              		.loc 1 724 45 view .LVU1047
 2684 0138 0E93     		str	r3, [sp, #56]
 725:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 2685              		.loc 1 725 5 is_stmt 1 view .LVU1048
 2686              	.LVL385:
 726:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2687              		.loc 1 726 5 view .LVU1049
 726:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2688              		.loc 1 726 47 is_stmt 0 view .LVU1050
 2689 013a 7369     		ldr	r3, [r6, #20]
 2690              	.LVL386:
 2691              	.LBB392:
 2692              	.LBI392:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2693              		.loc 2 495 57 is_stmt 1 view .LVU1051
 2694              	.LBB393:
 2695              		.loc 2 498 3 view .LVU1052
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 83


 2696              		.loc 2 498 10 is_stmt 0 view .LVU1053
 2697 013c 1BBA     		rev	r3, r3
 2698              	.LVL387:
 2699              		.loc 2 498 10 view .LVU1054
 2700              	.LBE393:
 2701              	.LBE392:
 726:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2702              		.loc 1 726 45 view .LVU1055
 2703 013e 0F93     		str	r3, [sp, #60]
 727:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 2704              		.loc 1 727 5 is_stmt 1 view .LVU1056
 2705              	.LVL388:
 728:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2706              		.loc 1 728 5 view .LVU1057
 728:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2707              		.loc 1 728 47 is_stmt 0 view .LVU1058
 2708 0140 B369     		ldr	r3, [r6, #24]
 2709              	.LVL389:
 2710              	.LBB394:
 2711              	.LBI394:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2712              		.loc 2 495 57 is_stmt 1 view .LVU1059
 2713              	.LBB395:
 2714              		.loc 2 498 3 view .LVU1060
 2715              		.loc 2 498 10 is_stmt 0 view .LVU1061
 2716 0142 1BBA     		rev	r3, r3
 2717              	.LVL390:
 2718              		.loc 2 498 10 view .LVU1062
 2719              	.LBE395:
 2720              	.LBE394:
 728:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 2721              		.loc 1 728 45 view .LVU1063
 2722 0144 1093     		str	r3, [sp, #64]
 729:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 2723              		.loc 1 729 5 is_stmt 1 view .LVU1064
 2724              	.LVL391:
 730:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2725              		.loc 1 730 5 view .LVU1065
 730:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2726              		.loc 1 730 47 is_stmt 0 view .LVU1066
 2727 0146 F369     		ldr	r3, [r6, #28]
 2728              	.LVL392:
 2729              	.LBB396:
 2730              	.LBI396:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 2731              		.loc 2 495 57 is_stmt 1 view .LVU1067
 2732              	.LBB397:
 2733              		.loc 2 498 3 view .LVU1068
 2734              		.loc 2 498 10 is_stmt 0 view .LVU1069
 2735 0148 1BBA     		rev	r3, r3
 2736              	.LVL393:
 2737              		.loc 2 498 10 view .LVU1070
 2738              	.LBE397:
 2739              	.LBE396:
 730:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 2740              		.loc 1 730 45 view .LVU1071
 2741 014a 1193     		str	r3, [sp, #68]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 84


 731:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 2742              		.loc 1 731 5 is_stmt 1 view .LVU1072
 2743 014c 7BE7     		b	.L59
 2744              	.LVL394:
 2745              	.L100:
 749:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2746              		.loc 1 749 5 view .LVU1073
 2747 014e FFF7FEFF 		bl	CRYP_FIFOFlush
 2748              	.LVL395:
 752:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2749              		.loc 1 752 5 view .LVU1074
 2750 0152 0AA8     		add	r0, sp, #40
 2751 0154 FFF7FEFF 		bl	CRYP_KeyInit
 2752              	.LVL396:
 755:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2753              		.loc 1 755 5 view .LVU1075
 2754 0158 06A8     		add	r0, sp, #24
 2755 015a FFF7FEFF 		bl	CRYP_IVInit
 2756              	.LVL397:
 758:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2757              		.loc 1 758 5 view .LVU1076
 758:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2758              		.loc 1 758 41 is_stmt 0 view .LVU1077
 2759 015e 0026     		movs	r6, #0
 2760              	.LVL398:
 758:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_GCM;
 2761              		.loc 1 758 41 view .LVU1078
 2762 0160 1296     		str	r6, [sp, #72]
 759:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2763              		.loc 1 759 5 is_stmt 1 view .LVU1079
 759:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 2764              		.loc 1 759 42 is_stmt 0 view .LVU1080
 2765 0162 4FF40023 		mov	r3, #524288
 2766 0166 1393     		str	r3, [sp, #76]
 760:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2767              		.loc 1 760 5 is_stmt 1 view .LVU1081
 760:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 2768              		.loc 1 760 42 is_stmt 0 view .LVU1082
 2769 0168 8023     		movs	r3, #128
 2770 016a 1493     		str	r3, [sp, #80]
 761:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2771              		.loc 1 761 5 is_stmt 1 view .LVU1083
 2772 016c 12A8     		add	r0, sp, #72
 2773 016e FFF7FEFF 		bl	CRYP_Init
 2774              	.LVL399:
 765:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2775              		.loc 1 765 5 view .LVU1084
 2776 0172 3046     		mov	r0, r6
 2777 0174 FFF7FEFF 		bl	CRYP_PhaseConfig
 2778              	.LVL400:
 768:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2779              		.loc 1 768 5 view .LVU1085
 2780 0178 0120     		movs	r0, #1
 2781 017a FFF7FEFF 		bl	CRYP_Cmd
 2782              	.LVL401:
 771:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2783              		.loc 1 771 5 view .LVU1086
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 85


 2784              	.L61:
 773:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 2785              		.loc 1 773 5 discriminator 1 view .LVU1087
 771:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2786              		.loc 1 771 10 discriminator 1 view .LVU1088
 771:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2787              		.loc 1 771 11 is_stmt 0 discriminator 1 view .LVU1089
 2788 017e FFF7FEFF 		bl	CRYP_GetCmdStatus
 2789              	.LVL402:
 771:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2790              		.loc 1 771 10 discriminator 1 view .LVU1090
 2791 0182 0128     		cmp	r0, #1
 2792 0184 FBD0     		beq	.L61
 776:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2793              		.loc 1 776 5 is_stmt 1 view .LVU1091
 776:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2794              		.loc 1 776 7 is_stmt 0 view .LVU1092
 2795 0186 BAF1000F 		cmp	r10, #0
 2796 018a 13D1     		bne	.L102
 2797              	.LVL403:
 2798              	.L62:
 824:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2799              		.loc 1 824 5 is_stmt 1 view .LVU1093
 824:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 2800              		.loc 1 824 7 is_stmt 0 view .LVU1094
 2801 018c B9F1000F 		cmp	r9, #0
 2802 0190 00F08C80 		beq	.L68
 827:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 2803              		.loc 1 827 7 is_stmt 1 view .LVU1095
 2804 0194 4FF40030 		mov	r0, #131072
 2805 0198 FFF7FEFF 		bl	CRYP_PhaseConfig
 2806              	.LVL404:
 830:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 2807              		.loc 1 830 7 view .LVU1096
 2808 019c 0120     		movs	r0, #1
 2809 019e FFF7FEFF 		bl	CRYP_Cmd
 2810              	.LVL405:
 832:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2811              		.loc 1 832 7 view .LVU1097
 832:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2812              		.loc 1 832 10 is_stmt 0 view .LVU1098
 2813 01a2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2814              	.LVL406:
 832:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2815              		.loc 1 832 9 view .LVU1099
 2816 01a6 0646     		mov	r6, r0
 2817 01a8 0028     		cmp	r0, #0
 2818 01aa 00F05C81 		beq	.L63
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2819              		.loc 1 839 23 view .LVU1100
 2820 01ae 0025     		movs	r5, #0
 2821              	.LVL407:
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2822              		.loc 1 839 23 view .LVU1101
 2823 01b0 019E     		ldr	r6, [sp, #4]
 2824 01b2 3AE0     		b	.L69
 2825              	.LVL408:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 86


 2826              	.L102:
 779:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 2827              		.loc 1 779 7 is_stmt 1 view .LVU1102
 2828 01b4 4FF48030 		mov	r0, #65536
 2829 01b8 FFF7FEFF 		bl	CRYP_PhaseConfig
 2830              	.LVL409:
 782:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 2831              		.loc 1 782 7 view .LVU1103
 2832 01bc 0120     		movs	r0, #1
 2833 01be FFF7FEFF 		bl	CRYP_Cmd
 2834              	.LVL410:
 784:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2835              		.loc 1 784 7 view .LVU1104
 784:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2836              		.loc 1 784 10 is_stmt 0 view .LVU1105
 2837 01c2 FFF7FEFF 		bl	CRYP_GetCmdStatus
 2838              	.LVL411:
 784:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2839              		.loc 1 784 9 view .LVU1106
 2840 01c6 0646     		mov	r6, r0
 2841              	.LVL412:
 784:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2842              		.loc 1 784 9 view .LVU1107
 2843 01c8 0028     		cmp	r0, #0
 2844 01ca 00F04C81 		beq	.L63
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2845              		.loc 1 791 23 view .LVU1108
 2846 01ce 0026     		movs	r6, #0
 2847 01d0 12E0     		b	.L64
 2848              	.LVL413:
 2849              	.L65:
 796:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 2850              		.loc 1 796 9 is_stmt 1 discriminator 1 view .LVU1109
 794:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2851              		.loc 1 794 14 discriminator 1 view .LVU1110
 794:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2852              		.loc 1 794 15 is_stmt 0 discriminator 1 view .LVU1111
 2853 01d2 0120     		movs	r0, #1
 2854 01d4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2855              	.LVL414:
 794:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2856              		.loc 1 794 14 discriminator 1 view .LVU1112
 2857 01d8 0028     		cmp	r0, #0
 2858 01da FAD0     		beq	.L65
 799:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2859              		.loc 1 799 9 is_stmt 1 discriminator 2 view .LVU1113
 2860 01dc 2868     		ldr	r0, [r5]
 2861 01de FFF7FEFF 		bl	CRYP_DataIn
 2862              	.LVL415:
 800:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2863              		.loc 1 800 9 discriminator 2 view .LVU1114
 801:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2864              		.loc 1 801 9 discriminator 2 view .LVU1115
 2865 01e2 6868     		ldr	r0, [r5, #4]
 2866 01e4 FFF7FEFF 		bl	CRYP_DataIn
 2867              	.LVL416:
 802:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 87


 2868              		.loc 1 802 9 discriminator 2 view .LVU1116
 803:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2869              		.loc 1 803 9 discriminator 2 view .LVU1117
 2870 01e8 A868     		ldr	r0, [r5, #8]
 2871 01ea FFF7FEFF 		bl	CRYP_DataIn
 2872              	.LVL417:
 804:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 2873              		.loc 1 804 9 discriminator 2 view .LVU1118
 805:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 2874              		.loc 1 805 9 discriminator 2 view .LVU1119
 2875 01ee E868     		ldr	r0, [r5, #12]
 2876 01f0 FFF7FEFF 		bl	CRYP_DataIn
 2877              	.LVL418:
 806:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 2878              		.loc 1 806 9 discriminator 2 view .LVU1120
 806:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 2879              		.loc 1 806 19 is_stmt 0 discriminator 2 view .LVU1121
 2880 01f4 1035     		adds	r5, r5, #16
 2881              	.LVL419:
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2882              		.loc 1 791 53 is_stmt 1 discriminator 2 view .LVU1122
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2883              		.loc 1 791 64 is_stmt 0 discriminator 2 view .LVU1123
 2884 01f6 1036     		adds	r6, r6, #16
 2885              	.LVL420:
 2886              	.L64:
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2887              		.loc 1 791 28 is_stmt 1 discriminator 1 view .LVU1124
 791:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2888              		.loc 1 791 7 is_stmt 0 discriminator 1 view .LVU1125
 2889 01f8 5645     		cmp	r6, r10
 2890 01fa EAD3     		bcc	.L65
 810:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 2891              		.loc 1 810 7 is_stmt 1 view .LVU1126
 810:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 2892              		.loc 1 810 15 is_stmt 0 view .LVU1127
 2893 01fc 0023     		movs	r3, #0
 2894 01fe 0593     		str	r3, [sp, #20]
 2895              	.LVL421:
 2896              	.L67:
 811:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2897              		.loc 1 811 7 is_stmt 1 discriminator 2 view .LVU1128
 813:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 2898              		.loc 1 813 9 discriminator 2 view .LVU1129
 813:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 2899              		.loc 1 813 22 is_stmt 0 discriminator 2 view .LVU1130
 2900 0200 1020     		movs	r0, #16
 2901 0202 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2902              	.LVL422:
 813:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 2903              		.loc 1 813 20 discriminator 2 view .LVU1131
 2904 0206 0246     		mov	r2, r0
 2905              	.LVL423:
 814:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2906              		.loc 1 814 9 is_stmt 1 discriminator 2 view .LVU1132
 814:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 2907              		.loc 1 814 16 is_stmt 0 discriminator 2 view .LVU1133
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 88


 2908 0208 059B     		ldr	r3, [sp, #20]
 2909 020a 0133     		adds	r3, r3, #1
 2910 020c 0593     		str	r3, [sp, #20]
 815:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2911              		.loc 1 815 14 is_stmt 1 discriminator 2 view .LVU1134
 815:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2912              		.loc 1 815 24 is_stmt 0 discriminator 2 view .LVU1135
 2913 020e 059B     		ldr	r3, [sp, #20]
 815:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2914              		.loc 1 815 7 discriminator 2 view .LVU1136
 2915 0210 B3F5803F 		cmp	r3, #65536
 2916 0214 01D0     		beq	.L66
 815:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 2917              		.loc 1 815 44 discriminator 1 view .LVU1137
 2918 0216 0028     		cmp	r0, #0
 2919 0218 F2D1     		bne	.L67
 2920              	.L66:
 817:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2921              		.loc 1 817 7 is_stmt 1 view .LVU1138
 817:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2922              		.loc 1 817 10 is_stmt 0 view .LVU1139
 2923 021a 002A     		cmp	r2, #0
 2924 021c B6D0     		beq	.L62
 819:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 2925              		.loc 1 819 16 view .LVU1140
 2926 021e 0023     		movs	r3, #0
 2927              	.LVL424:
 819:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 2928              		.loc 1 819 16 view .LVU1141
 2929 0220 0193     		str	r3, [sp, #4]
 2930 0222 B3E7     		b	.L62
 2931              	.LVL425:
 2932              	.L71:
 863:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2933              		.loc 1 863 9 is_stmt 1 view .LVU1142
 863:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2934              		.loc 1 863 12 is_stmt 0 view .LVU1143
 2935 0224 3AB3     		cbz	r2, .L74
 865:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 2936              		.loc 1 865 18 view .LVU1144
 2937 0226 0026     		movs	r6, #0
 2938              	.LVL426:
 2939              	.L73:
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2940              		.loc 1 839 76 is_stmt 1 discriminator 2 view .LVU1145
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2941              		.loc 1 839 87 is_stmt 0 discriminator 2 view .LVU1146
 2942 0228 1035     		adds	r5, r5, #16
 2943              	.LVL427:
 2944              	.L69:
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2945              		.loc 1 839 28 is_stmt 1 discriminator 1 view .LVU1147
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 2946              		.loc 1 839 7 is_stmt 0 discriminator 1 view .LVU1148
 2947 022a 4D45     		cmp	r5, r9
 2948 022c 3DD2     		bcs	.L96
 839:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 89


 2949              		.loc 1 839 53 discriminator 3 view .LVU1149
 2950 022e 002E     		cmp	r6, #0
 2951 0230 39D0     		beq	.L103
 2952              	.L70:
 844:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 2953              		.loc 1 844 9 is_stmt 1 discriminator 1 view .LVU1150
 842:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2954              		.loc 1 842 14 discriminator 1 view .LVU1151
 842:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2955              		.loc 1 842 15 is_stmt 0 discriminator 1 view .LVU1152
 2956 0232 0120     		movs	r0, #1
 2957 0234 FFF7FEFF 		bl	CRYP_GetFlagStatus
 2958              	.LVL428:
 842:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2959              		.loc 1 842 14 discriminator 1 view .LVU1153
 2960 0238 0028     		cmp	r0, #0
 2961 023a FAD0     		beq	.L70
 846:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2962              		.loc 1 846 9 is_stmt 1 view .LVU1154
 2963 023c 2068     		ldr	r0, [r4]
 2964 023e FFF7FEFF 		bl	CRYP_DataIn
 2965              	.LVL429:
 847:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2966              		.loc 1 847 9 view .LVU1155
 848:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2967              		.loc 1 848 9 view .LVU1156
 2968 0242 6068     		ldr	r0, [r4, #4]
 2969 0244 FFF7FEFF 		bl	CRYP_DataIn
 2970              	.LVL430:
 849:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2971              		.loc 1 849 9 view .LVU1157
 850:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2972              		.loc 1 850 9 view .LVU1158
 2973 0248 A068     		ldr	r0, [r4, #8]
 2974 024a FFF7FEFF 		bl	CRYP_DataIn
 2975              	.LVL431:
 851:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 2976              		.loc 1 851 9 view .LVU1159
 852:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 2977              		.loc 1 852 9 view .LVU1160
 2978 024e E068     		ldr	r0, [r4, #12]
 2979 0250 FFF7FEFF 		bl	CRYP_DataIn
 2980              	.LVL432:
 853:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 2981              		.loc 1 853 9 view .LVU1161
 853:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 2982              		.loc 1 853 18 is_stmt 0 view .LVU1162
 2983 0254 1034     		adds	r4, r4, #16
 2984              	.LVL433:
 856:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 2985              		.loc 1 856 9 is_stmt 1 view .LVU1163
 856:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 2986              		.loc 1 856 17 is_stmt 0 view .LVU1164
 2987 0256 0023     		movs	r3, #0
 2988              	.LVL434:
 856:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 2989              		.loc 1 856 17 view .LVU1165
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 90


 2990 0258 0593     		str	r3, [sp, #20]
 2991              	.LVL435:
 2992              	.L72:
 857:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 2993              		.loc 1 857 9 is_stmt 1 discriminator 2 view .LVU1166
 859:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 2994              		.loc 1 859 11 discriminator 2 view .LVU1167
 859:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 2995              		.loc 1 859 24 is_stmt 0 discriminator 2 view .LVU1168
 2996 025a 1020     		movs	r0, #16
 2997 025c FFF7FEFF 		bl	CRYP_GetFlagStatus
 2998              	.LVL436:
 859:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 2999              		.loc 1 859 22 discriminator 2 view .LVU1169
 3000 0260 0246     		mov	r2, r0
 3001              	.LVL437:
 860:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3002              		.loc 1 860 11 is_stmt 1 discriminator 2 view .LVU1170
 860:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3003              		.loc 1 860 18 is_stmt 0 discriminator 2 view .LVU1171
 3004 0262 059B     		ldr	r3, [sp, #20]
 3005 0264 0133     		adds	r3, r3, #1
 3006 0266 0593     		str	r3, [sp, #20]
 861:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3007              		.loc 1 861 16 is_stmt 1 discriminator 2 view .LVU1172
 861:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3008              		.loc 1 861 26 is_stmt 0 discriminator 2 view .LVU1173
 3009 0268 059B     		ldr	r3, [sp, #20]
 861:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3010              		.loc 1 861 9 discriminator 2 view .LVU1174
 3011 026a B3F5803F 		cmp	r3, #65536
 3012 026e D9D0     		beq	.L71
 861:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3013              		.loc 1 861 46 discriminator 1 view .LVU1175
 3014 0270 0028     		cmp	r0, #0
 3015 0272 F2D1     		bne	.L72
 3016 0274 D6E7     		b	.L71
 3017              	.LVL438:
 3018              	.L74:
 872:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
 3019              		.loc 1 872 11 is_stmt 1 discriminator 1 view .LVU1176
 870:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3020              		.loc 1 870 16 discriminator 1 view .LVU1177
 870:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3021              		.loc 1 870 17 is_stmt 0 discriminator 1 view .LVU1178
 3022 0276 0420     		movs	r0, #4
 3023 0278 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3024              	.LVL439:
 870:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3025              		.loc 1 870 16 discriminator 1 view .LVU1179
 3026 027c 0028     		cmp	r0, #0
 3027 027e FAD0     		beq	.L74
 875:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3028              		.loc 1 875 11 is_stmt 1 view .LVU1180
 875:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3029              		.loc 1 875 38 is_stmt 0 view .LVU1181
 3030 0280 FFF7FEFF 		bl	CRYP_DataOut
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 91


 3031              	.LVL440:
 875:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3032              		.loc 1 875 36 view .LVU1182
 3033 0284 CBF80000 		str	r0, [fp]
 876:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3034              		.loc 1 876 11 is_stmt 1 view .LVU1183
 3035              	.LVL441:
 877:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3036              		.loc 1 877 11 view .LVU1184
 877:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3037              		.loc 1 877 38 is_stmt 0 view .LVU1185
 3038 0288 FFF7FEFF 		bl	CRYP_DataOut
 3039              	.LVL442:
 877:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3040              		.loc 1 877 36 view .LVU1186
 3041 028c CBF80400 		str	r0, [fp, #4]
 878:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3042              		.loc 1 878 11 is_stmt 1 view .LVU1187
 3043              	.LVL443:
 879:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3044              		.loc 1 879 11 view .LVU1188
 879:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3045              		.loc 1 879 38 is_stmt 0 view .LVU1189
 3046 0290 FFF7FEFF 		bl	CRYP_DataOut
 3047              	.LVL444:
 879:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3048              		.loc 1 879 36 view .LVU1190
 3049 0294 CBF80800 		str	r0, [fp, #8]
 880:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3050              		.loc 1 880 11 is_stmt 1 view .LVU1191
 3051              	.LVL445:
 881:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3052              		.loc 1 881 11 view .LVU1192
 881:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3053              		.loc 1 881 38 is_stmt 0 view .LVU1193
 3054 0298 FFF7FEFF 		bl	CRYP_DataOut
 3055              	.LVL446:
 881:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3056              		.loc 1 881 36 view .LVU1194
 3057 029c CBF80C00 		str	r0, [fp, #12]
 882:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 3058              		.loc 1 882 11 is_stmt 1 view .LVU1195
 882:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 3059              		.loc 1 882 21 is_stmt 0 view .LVU1196
 3060 02a0 0BF1100B 		add	fp, fp, #16
 3061              	.LVL447:
 882:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 3062              		.loc 1 882 21 view .LVU1197
 3063 02a4 C0E7     		b	.L73
 3064              	.L103:
 882:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 3065              		.loc 1 882 21 view .LVU1198
 3066 02a6 0196     		str	r6, [sp, #4]
 3067 02a8 00E0     		b	.L68
 3068              	.L96:
 3069 02aa 0196     		str	r6, [sp, #4]
 3070              	.LVL448:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 92


 3071              	.L68:
 889:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 3072              		.loc 1 889 5 is_stmt 1 view .LVU1199
 3073 02ac 4FF44030 		mov	r0, #196608
 3074 02b0 FFF7FEFF 		bl	CRYP_PhaseConfig
 3075              	.LVL449:
 892:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 3076              		.loc 1 892 5 view .LVU1200
 3077 02b4 0120     		movs	r0, #1
 3078 02b6 FFF7FEFF 		bl	CRYP_Cmd
 3079              	.LVL450:
 894:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3080              		.loc 1 894 5 view .LVU1201
 894:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3081              		.loc 1 894 8 is_stmt 0 view .LVU1202
 3082 02ba FFF7FEFF 		bl	CRYP_GetCmdStatus
 3083              	.LVL451:
 894:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3084              		.loc 1 894 7 view .LVU1203
 3085 02be 0646     		mov	r6, r0
 3086 02c0 0028     		cmp	r0, #0
 3087 02c2 00F0D080 		beq	.L63
 902:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3088              		.loc 1 902 5 is_stmt 1 view .LVU1204
 3089              	.LVL452:
 3090              	.LBB398:
 3091              	.LBI398:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3092              		.loc 2 495 57 view .LVU1205
 3093              	.LBB399:
 3094              		.loc 2 498 3 view .LVU1206
 3095              		.loc 2 498 3 is_stmt 0 view .LVU1207
 3096              	.LBE399:
 3097              	.LBE398:
 902:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3098              		.loc 1 902 5 view .LVU1208
 3099 02c6 0020     		movs	r0, #0
 3100              	.LVL453:
 902:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3101              		.loc 1 902 5 view .LVU1209
 3102 02c8 FFF7FEFF 		bl	CRYP_DataIn
 3103              	.LVL454:
 903:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3104              		.loc 1 903 5 is_stmt 1 view .LVU1210
 3105              	.LBB400:
 3106              	.LBI400:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3107              		.loc 2 495 57 view .LVU1211
 3108              	.LBB401:
 3109              		.loc 2 498 3 view .LVU1212
 3110              		.loc 2 498 3 is_stmt 0 view .LVU1213
 3111              	.LBE401:
 3112              	.LBE400:
 903:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3113              		.loc 1 903 5 view .LVU1214
 3114 02cc 029B     		ldr	r3, [sp, #8]
 3115 02ce 18BA     		rev	r0, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 93


 3116 02d0 FFF7FEFF 		bl	CRYP_DataIn
 3117              	.LVL455:
 904:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3118              		.loc 1 904 5 is_stmt 1 view .LVU1215
 3119              	.LBB402:
 3120              	.LBI402:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3121              		.loc 2 495 57 view .LVU1216
 3122              	.LBB403:
 3123              		.loc 2 498 3 view .LVU1217
 3124              		.loc 2 498 3 is_stmt 0 view .LVU1218
 3125              	.LBE403:
 3126              	.LBE402:
 904:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3127              		.loc 1 904 5 view .LVU1219
 3128 02d4 0020     		movs	r0, #0
 3129              	.LVL456:
 904:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3130              		.loc 1 904 5 view .LVU1220
 3131 02d6 FFF7FEFF 		bl	CRYP_DataIn
 3132              	.LVL457:
 905:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3133              		.loc 1 905 5 is_stmt 1 view .LVU1221
 3134              	.LBB404:
 3135              	.LBI404:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3136              		.loc 2 495 57 view .LVU1222
 3137              	.LBB405:
 3138              		.loc 2 498 3 view .LVU1223
 3139              		.loc 2 498 3 is_stmt 0 view .LVU1224
 3140              	.LBE405:
 3141              	.LBE404:
 905:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
 3142              		.loc 1 905 5 view .LVU1225
 3143 02da 039B     		ldr	r3, [sp, #12]
 3144 02dc 18BA     		rev	r0, r3
 3145 02de FFF7FEFF 		bl	CRYP_DataIn
 3146              	.LVL458:
 907:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3147              		.loc 1 907 5 is_stmt 1 view .LVU1226
 3148              	.L75:
 909:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 3149              		.loc 1 909 5 discriminator 1 view .LVU1227
 907:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3150              		.loc 1 907 10 discriminator 1 view .LVU1228
 907:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3151              		.loc 1 907 11 is_stmt 0 discriminator 1 view .LVU1229
 3152 02e2 0420     		movs	r0, #4
 3153 02e4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3154              	.LVL459:
 907:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3155              		.loc 1 907 10 discriminator 1 view .LVU1230
 3156 02e8 0028     		cmp	r0, #0
 3157 02ea FAD0     		beq	.L75
 911:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
 3158              		.loc 1 911 5 is_stmt 1 view .LVU1231
 913:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 94


 3159              		.loc 1 913 5 view .LVU1232
 913:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3160              		.loc 1 913 29 is_stmt 0 view .LVU1233
 3161 02ec FFF7FEFF 		bl	CRYP_DataOut
 3162              	.LVL460:
 913:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3163              		.loc 1 913 27 view .LVU1234
 3164 02f0 259B     		ldr	r3, [sp, #148]
 3165 02f2 1860     		str	r0, [r3]
 914:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3166              		.loc 1 914 5 is_stmt 1 view .LVU1235
 3167              	.LVL461:
 915:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3168              		.loc 1 915 5 view .LVU1236
 915:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3169              		.loc 1 915 29 is_stmt 0 view .LVU1237
 3170 02f4 FFF7FEFF 		bl	CRYP_DataOut
 3171              	.LVL462:
 915:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3172              		.loc 1 915 27 view .LVU1238
 3173 02f8 259B     		ldr	r3, [sp, #148]
 3174 02fa 5860     		str	r0, [r3, #4]
 916:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3175              		.loc 1 916 5 is_stmt 1 view .LVU1239
 3176              	.LVL463:
 917:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3177              		.loc 1 917 5 view .LVU1240
 917:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3178              		.loc 1 917 29 is_stmt 0 view .LVU1241
 3179 02fc FFF7FEFF 		bl	CRYP_DataOut
 3180              	.LVL464:
 917:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3181              		.loc 1 917 27 view .LVU1242
 3182 0300 259B     		ldr	r3, [sp, #148]
 3183 0302 9860     		str	r0, [r3, #8]
 918:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3184              		.loc 1 918 5 is_stmt 1 view .LVU1243
 3185              	.LVL465:
 919:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3186              		.loc 1 919 5 view .LVU1244
 919:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3187              		.loc 1 919 29 is_stmt 0 view .LVU1245
 3188 0304 FFF7FEFF 		bl	CRYP_DataOut
 3189              	.LVL466:
 919:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3190              		.loc 1 919 27 view .LVU1246
 3191 0308 259B     		ldr	r3, [sp, #148]
 3192 030a D860     		str	r0, [r3, #12]
 920:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 3193              		.loc 1 920 5 is_stmt 1 view .LVU1247
 3194              	.LVL467:
 920:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 3195              		.loc 1 920 5 is_stmt 0 view .LVU1248
 3196 030c 019E     		ldr	r6, [sp, #4]
 3197 030e A7E0     		b	.L76
 3198              	.LVL468:
 3199              	.L101:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 95


 956:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 3200              		.loc 1 956 7 is_stmt 1 view .LVU1249
 3201 0310 4FF48030 		mov	r0, #65536
 3202 0314 FFF7FEFF 		bl	CRYP_PhaseConfig
 3203              	.LVL469:
 959:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 3204              		.loc 1 959 7 view .LVU1250
 3205 0318 0120     		movs	r0, #1
 3206 031a FFF7FEFF 		bl	CRYP_Cmd
 3207              	.LVL470:
 961:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3208              		.loc 1 961 7 view .LVU1251
 961:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3209              		.loc 1 961 10 is_stmt 0 view .LVU1252
 3210 031e FFF7FEFF 		bl	CRYP_GetCmdStatus
 3211              	.LVL471:
 961:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3212              		.loc 1 961 9 view .LVU1253
 3213 0322 0646     		mov	r6, r0
 3214              	.LVL472:
 961:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3215              		.loc 1 961 9 view .LVU1254
 3216 0324 0028     		cmp	r0, #0
 3217 0326 00F09E80 		beq	.L63
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3218              		.loc 1 968 23 view .LVU1255
 3219 032a 0026     		movs	r6, #0
 3220 032c 12E0     		b	.L79
 3221              	.LVL473:
 3222              	.L80:
 973:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 3223              		.loc 1 973 9 is_stmt 1 discriminator 1 view .LVU1256
 971:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3224              		.loc 1 971 14 discriminator 1 view .LVU1257
 971:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3225              		.loc 1 971 15 is_stmt 0 discriminator 1 view .LVU1258
 3226 032e 0120     		movs	r0, #1
 3227 0330 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3228              	.LVL474:
 971:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3229              		.loc 1 971 14 discriminator 1 view .LVU1259
 3230 0334 0028     		cmp	r0, #0
 3231 0336 FAD0     		beq	.L80
 976:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3232              		.loc 1 976 9 is_stmt 1 discriminator 2 view .LVU1260
 3233 0338 2868     		ldr	r0, [r5]
 3234 033a FFF7FEFF 		bl	CRYP_DataIn
 3235              	.LVL475:
 977:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3236              		.loc 1 977 9 discriminator 2 view .LVU1261
 978:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3237              		.loc 1 978 9 discriminator 2 view .LVU1262
 3238 033e 6868     		ldr	r0, [r5, #4]
 3239 0340 FFF7FEFF 		bl	CRYP_DataIn
 3240              	.LVL476:
 979:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3241              		.loc 1 979 9 discriminator 2 view .LVU1263
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 96


 980:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3242              		.loc 1 980 9 discriminator 2 view .LVU1264
 3243 0344 A868     		ldr	r0, [r5, #8]
 3244 0346 FFF7FEFF 		bl	CRYP_DataIn
 3245              	.LVL477:
 981:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 3246              		.loc 1 981 9 discriminator 2 view .LVU1265
 982:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 3247              		.loc 1 982 9 discriminator 2 view .LVU1266
 3248 034a E868     		ldr	r0, [r5, #12]
 3249 034c FFF7FEFF 		bl	CRYP_DataIn
 3250              	.LVL478:
 983:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3251              		.loc 1 983 9 discriminator 2 view .LVU1267
 983:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3252              		.loc 1 983 19 is_stmt 0 discriminator 2 view .LVU1268
 3253 0350 1035     		adds	r5, r5, #16
 3254              	.LVL479:
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3255              		.loc 1 968 53 is_stmt 1 discriminator 2 view .LVU1269
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3256              		.loc 1 968 64 is_stmt 0 discriminator 2 view .LVU1270
 3257 0352 1036     		adds	r6, r6, #16
 3258              	.LVL480:
 3259              	.L79:
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3260              		.loc 1 968 28 is_stmt 1 discriminator 1 view .LVU1271
 968:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3261              		.loc 1 968 7 is_stmt 0 discriminator 1 view .LVU1272
 3262 0354 5645     		cmp	r6, r10
 3263 0356 EAD3     		bcc	.L80
 987:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 3264              		.loc 1 987 7 is_stmt 1 view .LVU1273
 987:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 3265              		.loc 1 987 15 is_stmt 0 view .LVU1274
 3266 0358 0023     		movs	r3, #0
 3267 035a 0593     		str	r3, [sp, #20]
 3268              	.LVL481:
 3269              	.L82:
 988:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3270              		.loc 1 988 7 is_stmt 1 discriminator 2 view .LVU1275
 990:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 3271              		.loc 1 990 9 discriminator 2 view .LVU1276
 990:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 3272              		.loc 1 990 22 is_stmt 0 discriminator 2 view .LVU1277
 3273 035c 1020     		movs	r0, #16
 3274 035e FFF7FEFF 		bl	CRYP_GetFlagStatus
 3275              	.LVL482:
 990:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 3276              		.loc 1 990 20 discriminator 2 view .LVU1278
 3277 0362 0246     		mov	r2, r0
 3278              	.LVL483:
 991:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3279              		.loc 1 991 9 is_stmt 1 discriminator 2 view .LVU1279
 991:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3280              		.loc 1 991 16 is_stmt 0 discriminator 2 view .LVU1280
 3281 0364 059B     		ldr	r3, [sp, #20]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 97


 3282 0366 0133     		adds	r3, r3, #1
 3283 0368 0593     		str	r3, [sp, #20]
 992:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3284              		.loc 1 992 14 is_stmt 1 discriminator 2 view .LVU1281
 992:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3285              		.loc 1 992 24 is_stmt 0 discriminator 2 view .LVU1282
 3286 036a 059B     		ldr	r3, [sp, #20]
 992:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3287              		.loc 1 992 7 discriminator 2 view .LVU1283
 3288 036c B3F5803F 		cmp	r3, #65536
 3289 0370 01D0     		beq	.L81
 992:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3290              		.loc 1 992 44 discriminator 1 view .LVU1284
 3291 0372 0028     		cmp	r0, #0
 3292 0374 F2D1     		bne	.L82
 3293              	.L81:
 994:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3294              		.loc 1 994 7 is_stmt 1 view .LVU1285
 994:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3295              		.loc 1 994 10 is_stmt 0 view .LVU1286
 3296 0376 0AB9     		cbnz	r2, .L94
 674:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3297              		.loc 1 674 15 view .LVU1287
 3298 0378 0125     		movs	r5, #1
 3299              	.LVL484:
 674:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3300              		.loc 1 674 15 view .LVU1288
 3301 037a 94E6     		b	.L78
 3302              	.LVL485:
 3303              	.L94:
 996:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3304              		.loc 1 996 16 view .LVU1289
 3305 037c 0025     		movs	r5, #0
 3306              	.LVL486:
 996:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3307              		.loc 1 996 16 view .LVU1290
 3308 037e 92E6     		b	.L78
 3309              	.LVL487:
 3310              	.L86:
1017:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1018:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1019:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1020:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1021:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1022:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1023:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1024:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1025:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1026:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1027:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1028:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1029:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1030:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1031:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1032:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1033:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1034:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 98


1035:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1036:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1037:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
1038:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1039:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1040:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 3311              		.loc 1 1040 9 is_stmt 1 view .LVU1291
 3312              		.loc 1 1040 12 is_stmt 0 view .LVU1292
 3313 0380 3AB3     		cbz	r2, .L89
1041:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1042:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
 3314              		.loc 1 1042 18 view .LVU1293
 3315 0382 0025     		movs	r5, #0
 3316              	.LVL488:
 3317              	.L88:
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3318              		.loc 1 1016 76 is_stmt 1 discriminator 2 view .LVU1294
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3319              		.loc 1 1016 87 is_stmt 0 discriminator 2 view .LVU1295
 3320 0384 1036     		adds	r6, r6, #16
 3321              	.LVL489:
 3322              	.L84:
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3323              		.loc 1 1016 28 is_stmt 1 discriminator 1 view .LVU1296
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3324              		.loc 1 1016 7 is_stmt 0 discriminator 1 view .LVU1297
 3325 0386 4E45     		cmp	r6, r9
 3326 0388 3BD2     		bcs	.L83
1016:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3327              		.loc 1 1016 53 discriminator 3 view .LVU1298
 3328 038a 002D     		cmp	r5, #0
 3329 038c 39D0     		beq	.L83
 3330              	.L85:
1021:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
 3331              		.loc 1 1021 9 is_stmt 1 discriminator 1 view .LVU1299
1019:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3332              		.loc 1 1019 14 discriminator 1 view .LVU1300
1019:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3333              		.loc 1 1019 15 is_stmt 0 discriminator 1 view .LVU1301
 3334 038e 0120     		movs	r0, #1
 3335 0390 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3336              	.LVL490:
1019:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3337              		.loc 1 1019 14 discriminator 1 view .LVU1302
 3338 0394 0028     		cmp	r0, #0
 3339 0396 FAD0     		beq	.L85
1023:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3340              		.loc 1 1023 9 is_stmt 1 view .LVU1303
 3341 0398 2068     		ldr	r0, [r4]
 3342 039a FFF7FEFF 		bl	CRYP_DataIn
 3343              	.LVL491:
1024:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3344              		.loc 1 1024 9 view .LVU1304
1025:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3345              		.loc 1 1025 9 view .LVU1305
 3346 039e 6068     		ldr	r0, [r4, #4]
 3347 03a0 FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 99


 3348              	.LVL492:
1026:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3349              		.loc 1 1026 9 view .LVU1306
1027:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3350              		.loc 1 1027 9 view .LVU1307
 3351 03a4 A068     		ldr	r0, [r4, #8]
 3352 03a6 FFF7FEFF 		bl	CRYP_DataIn
 3353              	.LVL493:
1028:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 3354              		.loc 1 1028 9 view .LVU1308
1029:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 3355              		.loc 1 1029 9 view .LVU1309
 3356 03aa E068     		ldr	r0, [r4, #12]
 3357 03ac FFF7FEFF 		bl	CRYP_DataIn
 3358              	.LVL494:
1030:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 3359              		.loc 1 1030 9 view .LVU1310
1030:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 3360              		.loc 1 1030 18 is_stmt 0 view .LVU1311
 3361 03b0 1034     		adds	r4, r4, #16
 3362              	.LVL495:
1033:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 3363              		.loc 1 1033 9 is_stmt 1 view .LVU1312
1033:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 3364              		.loc 1 1033 17 is_stmt 0 view .LVU1313
 3365 03b2 0023     		movs	r3, #0
 3366              	.LVL496:
1033:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 3367              		.loc 1 1033 17 view .LVU1314
 3368 03b4 0593     		str	r3, [sp, #20]
 3369              	.LVL497:
 3370              	.L87:
1034:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 3371              		.loc 1 1034 9 is_stmt 1 discriminator 2 view .LVU1315
1036:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 3372              		.loc 1 1036 11 discriminator 2 view .LVU1316
1036:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 3373              		.loc 1 1036 24 is_stmt 0 discriminator 2 view .LVU1317
 3374 03b6 1020     		movs	r0, #16
 3375 03b8 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3376              	.LVL498:
1036:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 3377              		.loc 1 1036 22 discriminator 2 view .LVU1318
 3378 03bc 0246     		mov	r2, r0
 3379              	.LVL499:
1037:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3380              		.loc 1 1037 11 is_stmt 1 discriminator 2 view .LVU1319
1037:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 3381              		.loc 1 1037 18 is_stmt 0 discriminator 2 view .LVU1320
 3382 03be 059B     		ldr	r3, [sp, #20]
 3383 03c0 0133     		adds	r3, r3, #1
 3384 03c2 0593     		str	r3, [sp, #20]
1038:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3385              		.loc 1 1038 16 is_stmt 1 discriminator 2 view .LVU1321
1038:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3386              		.loc 1 1038 26 is_stmt 0 discriminator 2 view .LVU1322
 3387 03c4 059B     		ldr	r3, [sp, #20]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 100


1038:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3388              		.loc 1 1038 9 discriminator 2 view .LVU1323
 3389 03c6 B3F5803F 		cmp	r3, #65536
 3390 03ca D9D0     		beq	.L86
1038:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 3391              		.loc 1 1038 46 discriminator 1 view .LVU1324
 3392 03cc 0028     		cmp	r0, #0
 3393 03ce F2D1     		bne	.L87
 3394 03d0 D6E7     		b	.L86
 3395              	.LVL500:
 3396              	.L89:
1043:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1044:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         else
1045:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1046:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1047:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1048:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
1049:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           }
 3397              		.loc 1 1049 11 is_stmt 1 discriminator 1 view .LVU1325
1047:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3398              		.loc 1 1047 16 discriminator 1 view .LVU1326
1047:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3399              		.loc 1 1047 17 is_stmt 0 discriminator 1 view .LVU1327
 3400 03d2 0420     		movs	r0, #4
 3401 03d4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3402              	.LVL501:
1047:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 3403              		.loc 1 1047 16 discriminator 1 view .LVU1328
 3404 03d8 0028     		cmp	r0, #0
 3405 03da FAD0     		beq	.L89
1050:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
1051:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1052:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3406              		.loc 1 1052 11 is_stmt 1 view .LVU1329
 3407              		.loc 1 1052 38 is_stmt 0 view .LVU1330
 3408 03dc FFF7FEFF 		bl	CRYP_DataOut
 3409              	.LVL502:
 3410              		.loc 1 1052 36 view .LVU1331
 3411 03e0 CBF80000 		str	r0, [fp]
1053:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3412              		.loc 1 1053 11 is_stmt 1 view .LVU1332
 3413              	.LVL503:
1054:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3414              		.loc 1 1054 11 view .LVU1333
 3415              		.loc 1 1054 38 is_stmt 0 view .LVU1334
 3416 03e4 FFF7FEFF 		bl	CRYP_DataOut
 3417              	.LVL504:
 3418              		.loc 1 1054 36 view .LVU1335
 3419 03e8 CBF80400 		str	r0, [fp, #4]
1055:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3420              		.loc 1 1055 11 is_stmt 1 view .LVU1336
 3421              	.LVL505:
1056:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3422              		.loc 1 1056 11 view .LVU1337
 3423              		.loc 1 1056 38 is_stmt 0 view .LVU1338
 3424 03ec FFF7FEFF 		bl	CRYP_DataOut
 3425              	.LVL506:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 101


 3426              		.loc 1 1056 36 view .LVU1339
 3427 03f0 CBF80800 		str	r0, [fp, #8]
1057:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3428              		.loc 1 1057 11 is_stmt 1 view .LVU1340
 3429              	.LVL507:
1058:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 3430              		.loc 1 1058 11 view .LVU1341
 3431              		.loc 1 1058 38 is_stmt 0 view .LVU1342
 3432 03f4 FFF7FEFF 		bl	CRYP_DataOut
 3433              	.LVL508:
 3434              		.loc 1 1058 36 view .LVU1343
 3435 03f8 CBF80C00 		str	r0, [fp, #12]
1059:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 3436              		.loc 1 1059 11 is_stmt 1 view .LVU1344
 3437              		.loc 1 1059 21 is_stmt 0 view .LVU1345
 3438 03fc 0BF1100B 		add	fp, fp, #16
 3439              	.LVL509:
 3440              		.loc 1 1059 21 view .LVU1346
 3441 0400 C0E7     		b	.L88
 3442              	.LVL510:
 3443              	.L83:
1060:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1061:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1062:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1063:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1064:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1065:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1066:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 3444              		.loc 1 1066 5 is_stmt 1 view .LVU1347
 3445 0402 4FF44030 		mov	r0, #196608
 3446 0406 FFF7FEFF 		bl	CRYP_PhaseConfig
 3447              	.LVL511:
1067:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1068:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1069:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 3448              		.loc 1 1069 5 view .LVU1348
 3449 040a 0120     		movs	r0, #1
 3450 040c FFF7FEFF 		bl	CRYP_Cmd
 3451              	.LVL512:
1070:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1071:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 3452              		.loc 1 1071 5 view .LVU1349
 3453              		.loc 1 1071 8 is_stmt 0 view .LVU1350
 3454 0410 FFF7FEFF 		bl	CRYP_GetCmdStatus
 3455              	.LVL513:
 3456              		.loc 1 1071 7 view .LVU1351
 3457 0414 0646     		mov	r6, r0
 3458 0416 30B3     		cbz	r0, .L63
1072:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1073:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1074:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1075:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1076:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1077:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1078:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write number of bits concatenated with header in the IN FIFO */
1079:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength>>32));
 3459              		.loc 1 1079 5 is_stmt 1 view .LVU1352
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 102


 3460              	.LVL514:
 3461              	.LBB406:
 3462              	.LBI406:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3463              		.loc 2 495 57 view .LVU1353
 3464              	.LBB407:
 3465              		.loc 2 498 3 view .LVU1354
 3466              		.loc 2 498 3 is_stmt 0 view .LVU1355
 3467              	.LBE407:
 3468              	.LBE406:
 3469              		.loc 1 1079 5 view .LVU1356
 3470 0418 0020     		movs	r0, #0
 3471              	.LVL515:
 3472              		.loc 1 1079 5 view .LVU1357
 3473 041a FFF7FEFF 		bl	CRYP_DataIn
 3474              	.LVL516:
1080:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(headerlength));
 3475              		.loc 1 1080 5 is_stmt 1 view .LVU1358
 3476              	.LBB408:
 3477              	.LBI408:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3478              		.loc 2 495 57 view .LVU1359
 3479              	.LBB409:
 3480              		.loc 2 498 3 view .LVU1360
 3481              		.loc 2 498 3 is_stmt 0 view .LVU1361
 3482              	.LBE409:
 3483              	.LBE408:
 3484              		.loc 1 1080 5 view .LVU1362
 3485 041e 029B     		ldr	r3, [sp, #8]
 3486 0420 18BA     		rev	r0, r3
 3487 0422 FFF7FEFF 		bl	CRYP_DataIn
 3488              	.LVL517:
1081:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength>>32));
 3489              		.loc 1 1081 5 is_stmt 1 view .LVU1363
 3490              	.LBB410:
 3491              	.LBI410:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3492              		.loc 2 495 57 view .LVU1364
 3493              	.LBB411:
 3494              		.loc 2 498 3 view .LVU1365
 3495              		.loc 2 498 3 is_stmt 0 view .LVU1366
 3496              	.LBE411:
 3497              	.LBE410:
 3498              		.loc 1 1081 5 view .LVU1367
 3499 0426 0020     		movs	r0, #0
 3500              	.LVL518:
 3501              		.loc 1 1081 5 view .LVU1368
 3502 0428 FFF7FEFF 		bl	CRYP_DataIn
 3503              	.LVL519:
1082:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(__REV(inputlength));
 3504              		.loc 1 1082 5 is_stmt 1 view .LVU1369
 3505              	.LBB412:
 3506              	.LBI412:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3507              		.loc 2 495 57 view .LVU1370
 3508              	.LBB413:
 3509              		.loc 2 498 3 view .LVU1371
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 103


 3510              		.loc 2 498 3 is_stmt 0 view .LVU1372
 3511              	.LBE413:
 3512              	.LBE412:
 3513              		.loc 1 1082 5 view .LVU1373
 3514 042c 039B     		ldr	r3, [sp, #12]
 3515 042e 18BA     		rev	r0, r3
 3516 0430 FFF7FEFF 		bl	CRYP_DataIn
 3517              	.LVL520:
1083:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1084:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 3518              		.loc 1 1084 5 is_stmt 1 view .LVU1374
 3519              	.L90:
1085:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1086:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 3520              		.loc 1 1086 5 discriminator 1 view .LVU1375
1084:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3521              		.loc 1 1084 10 discriminator 1 view .LVU1376
1084:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3522              		.loc 1 1084 11 is_stmt 0 discriminator 1 view .LVU1377
 3523 0434 0420     		movs	r0, #4
 3524 0436 FFF7FEFF 		bl	CRYP_GetFlagStatus
 3525              	.LVL521:
1084:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3526              		.loc 1 1084 10 discriminator 1 view .LVU1378
 3527 043a 0028     		cmp	r0, #0
 3528 043c FAD0     		beq	.L90
1087:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1088:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr = (uint32_t)AuthTAG;
 3529              		.loc 1 1088 5 is_stmt 1 view .LVU1379
1089:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1090:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3530              		.loc 1 1090 5 view .LVU1380
 3531              		.loc 1 1090 29 is_stmt 0 view .LVU1381
 3532 043e FFF7FEFF 		bl	CRYP_DataOut
 3533              	.LVL522:
 3534              		.loc 1 1090 27 view .LVU1382
 3535 0442 259B     		ldr	r3, [sp, #148]
 3536 0444 1860     		str	r0, [r3]
1091:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3537              		.loc 1 1091 5 is_stmt 1 view .LVU1383
 3538              	.LVL523:
1092:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3539              		.loc 1 1092 5 view .LVU1384
 3540              		.loc 1 1092 29 is_stmt 0 view .LVU1385
 3541 0446 FFF7FEFF 		bl	CRYP_DataOut
 3542              	.LVL524:
 3543              		.loc 1 1092 27 view .LVU1386
 3544 044a 259B     		ldr	r3, [sp, #148]
 3545 044c 5860     		str	r0, [r3, #4]
1093:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3546              		.loc 1 1093 5 is_stmt 1 view .LVU1387
 3547              	.LVL525:
1094:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3548              		.loc 1 1094 5 view .LVU1388
 3549              		.loc 1 1094 29 is_stmt 0 view .LVU1389
 3550 044e FFF7FEFF 		bl	CRYP_DataOut
 3551              	.LVL526:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 104


 3552              		.loc 1 1094 27 view .LVU1390
 3553 0452 259B     		ldr	r3, [sp, #148]
 3554 0454 9860     		str	r0, [r3, #8]
1095:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3555              		.loc 1 1095 5 is_stmt 1 view .LVU1391
 3556              	.LVL527:
1096:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3557              		.loc 1 1096 5 view .LVU1392
 3558              		.loc 1 1096 29 is_stmt 0 view .LVU1393
 3559 0456 FFF7FEFF 		bl	CRYP_DataOut
 3560              	.LVL528:
 3561              		.loc 1 1096 27 view .LVU1394
 3562 045a 259B     		ldr	r3, [sp, #148]
 3563 045c D860     		str	r0, [r3, #12]
1097:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     tagaddr+=4;
 3564              		.loc 1 1097 5 is_stmt 1 view .LVU1395
 3565              	.LVL529:
1096:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *(uint32_t*)(tagaddr) = CRYP_DataOut();
 3566              		.loc 1 1096 27 is_stmt 0 view .LVU1396
 3567 045e 2E46     		mov	r6, r5
 3568              	.LVL530:
 3569              	.L76:
1098:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1099:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1100:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 3570              		.loc 1 1100 3 is_stmt 1 view .LVU1397
 3571 0460 0020     		movs	r0, #0
 3572              	.LVL531:
 3573              		.loc 1 1100 3 is_stmt 0 view .LVU1398
 3574 0462 FFF7FEFF 		bl	CRYP_Cmd
 3575              	.LVL532:
1101:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1102:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   return status;
 3576              		.loc 1 1102 3 is_stmt 1 view .LVU1399
 3577              	.L63:
1103:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** }
 3578              		.loc 1 1103 1 is_stmt 0 view .LVU1400
 3579 0466 3046     		mov	r0, r6
 3580 0468 17B0     		add	sp, sp, #92
 3581              	.LCFI11:
 3582              		.cfi_def_cfa_offset 36
 3583              		@ sp needed
 3584 046a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3585              		.loc 1 1103 1 view .LVU1401
 3586              		.cfi_endproc
 3587              	.LFE126:
 3589              		.section	.text.CRYP_AES_CCM,"ax",%progbits
 3590              		.align	1
 3591              		.global	CRYP_AES_CCM
 3592              		.syntax unified
 3593              		.thumb
 3594              		.thumb_func
 3595              		.fpu fpv4-sp-d16
 3597              	CRYP_AES_CCM:
 3598              	.LVL533:
 3599              	.LFB127:
1104:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 105


1105:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** /**
1106:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @brief  Encrypt and decrypt using AES in CCM Mode. The GCM and CCM modes
1107:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *         are available only on STM32F437x Devices.
1108:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Mode: encryption or decryption Mode.
1109:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          This parameter can be one of the following values:
1110:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_ENCRYPT: Encryption
1111:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *            @arg MODE_DECRYPT: Decryption
1112:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Nonce: the nonce used for AES algorithm. It shall be unique for each processing.
1113:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Key: Key used for AES algorithm.
1114:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Keysize: length of the Key, must be a 128, 192 or 256.
1115:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Input: pointer to the Input buffer.
1116:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Ilength: length of the Input buffer in bytes, must be a multiple of 16.
1117:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Header: pointer to the header buffer.
1118:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Hlength: length of the header buffer in bytes.
1119:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  HBuffer: pointer to temporary buffer used to append the header
1120:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *         HBuffer size must be equal to Hlength + 21
1121:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  Output: pointer to the returned buffer.
1122:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  AuthTAG: pointer to the authentication TAG buffer.
1123:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @param  TAGSize: the size of the TAG (called also MAC).
1124:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   * @retval An ErrorStatus enumeration value:
1125:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - SUCCESS: Operation done
1126:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   *          - ERROR: Operation failed
1127:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
1128:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** ErrorStatus CRYP_AES_CCM(uint8_t Mode, 
1129:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t* Nonce, uint32_t NonceSize,
1130:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Key, uint16_t Keysize,
1131:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Input, uint32_t ILength,
1132:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Header, uint32_t HLength, uint8_t *HBuffer,
1133:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *Output,
1134:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****                          uint8_t *AuthTAG, uint32_t TAGSize)
1135:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** {
 3600              		.loc 1 1135 1 is_stmt 1 view -0
 3601              		.cfi_startproc
 3602              		@ args = 36, pretend = 0, frame = 128
 3603              		@ frame_needed = 0, uses_anonymous_args = 0
 3604              		.loc 1 1135 1 is_stmt 0 view .LVU1403
 3605 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3606              	.LCFI12:
 3607              		.cfi_def_cfa_offset 36
 3608              		.cfi_offset 4, -36
 3609              		.cfi_offset 5, -32
 3610              		.cfi_offset 6, -28
 3611              		.cfi_offset 7, -24
 3612              		.cfi_offset 8, -20
 3613              		.cfi_offset 9, -16
 3614              		.cfi_offset 10, -12
 3615              		.cfi_offset 11, -8
 3616              		.cfi_offset 14, -4
 3617 0004 A1B0     		sub	sp, sp, #132
 3618              	.LCFI13:
 3619              		.cfi_def_cfa_offset 168
 3620 0006 0190     		str	r0, [sp, #4]
 3621 0008 1F46     		mov	r7, r3
 3622 000a BDF8A8A0 		ldrh	r10, [sp, #168]
 3623 000e DDF8B080 		ldr	r8, [sp, #176]
 3624 0012 DDF8B4E0 		ldr	lr, [sp, #180]
 3625 0016 2E9C     		ldr	r4, [sp, #184]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 106


 3626 0018 DDF8BCC0 		ldr	ip, [sp, #188]
1136:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_InitTypeDef AES_CRYP_InitStructure;
 3627              		.loc 1 1136 3 is_stmt 1 view .LVU1404
1137:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
 3628              		.loc 1 1137 3 view .LVU1405
1138:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
 3629              		.loc 1 1138 3 view .LVU1406
1139:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   __IO uint32_t counter = 0;
 3630              		.loc 1 1139 3 view .LVU1407
 3631              		.loc 1 1139 17 is_stmt 0 view .LVU1408
 3632 001c 0023     		movs	r3, #0
 3633              	.LVL534:
 3634              		.loc 1 1139 17 view .LVU1409
 3635 001e 0F93     		str	r3, [sp, #60]
1140:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t busystatus = 0;
 3636              		.loc 1 1140 3 is_stmt 1 view .LVU1410
 3637              	.LVL535:
1141:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ErrorStatus status = SUCCESS;
 3638              		.loc 1 1141 3 view .LVU1411
1142:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 3639              		.loc 1 1142 3 view .LVU1412
1143:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 3640              		.loc 1 1143 3 view .LVU1413
 3641              		.loc 1 1143 12 is_stmt 0 view .LVU1414
 3642 0020 2B9D     		ldr	r5, [sp, #172]
 3643              	.LVL536:
1144:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t outputaddr = (uint32_t)Output;
 3644              		.loc 1 1144 3 is_stmt 1 view .LVU1415
 3645              		.loc 1 1144 12 is_stmt 0 view .LVU1416
 3646 0022 DDF8C090 		ldr	r9, [sp, #192]
 3647              	.LVL537:
1145:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t headeraddr = (uint32_t)Header;
 3648              		.loc 1 1145 3 is_stmt 1 view .LVU1417
 3649              		.loc 1 1145 12 is_stmt 0 view .LVU1418
 3650 0026 7646     		mov	r6, lr
 3651              	.LVL538:
1146:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t tagaddr = (uint32_t)AuthTAG;
 3652              		.loc 1 1146 3 is_stmt 1 view .LVU1419
 3653              		.loc 1 1146 12 is_stmt 0 view .LVU1420
 3654 0028 DDF8C4B0 		ldr	fp, [sp, #196]
 3655              	.LVL539:
1147:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t headersize = HLength;
 3656              		.loc 1 1147 3 is_stmt 1 view .LVU1421
1148:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t loopcounter = 0;
 3657              		.loc 1 1148 3 view .LVU1422
1149:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t bufferidx = 0;
 3658              		.loc 1 1149 3 view .LVU1423
1150:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint8_t blockb0[16] = {0};/* Block B0 */
 3659              		.loc 1 1150 3 view .LVU1424
 3660              		.loc 1 1150 11 is_stmt 0 view .LVU1425
 3661 002c 0B93     		str	r3, [sp, #44]
 3662 002e 0C93     		str	r3, [sp, #48]
 3663 0030 0D93     		str	r3, [sp, #52]
 3664 0032 0E93     		str	r3, [sp, #56]
1151:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint8_t ctr[16] = {0}; /* Counter */
 3665              		.loc 1 1151 3 is_stmt 1 view .LVU1426
 3666              		.loc 1 1151 11 is_stmt 0 view .LVU1427
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 107


 3667 0034 0793     		str	r3, [sp, #28]
 3668 0036 0893     		str	r3, [sp, #32]
 3669 0038 0993     		str	r3, [sp, #36]
 3670 003a 0A93     		str	r3, [sp, #40]
1152:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t temptag[4] = {0}; /* temporary TAG (MAC) */
 3671              		.loc 1 1152 3 is_stmt 1 view .LVU1428
 3672              		.loc 1 1152 12 is_stmt 0 view .LVU1429
 3673 003c 0393     		str	r3, [sp, #12]
 3674 003e 0493     		str	r3, [sp, #16]
 3675 0040 0593     		str	r3, [sp, #20]
 3676 0042 0693     		str	r3, [sp, #24]
1153:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t ctraddr = (uint32_t)ctr;
 3677              		.loc 1 1153 3 is_stmt 1 view .LVU1430
 3678              	.LVL540:
1154:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t b0addr = (uint32_t)blockb0;
 3679              		.loc 1 1154 3 view .LVU1431
1155:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1156:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /************************ Formatting the header block ***********************/
1157:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3680              		.loc 1 1157 3 view .LVU1432
 3681              		.loc 1 1157 5 is_stmt 0 view .LVU1433
 3682 0044 54B3     		cbz	r4, .L105
1158:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1159:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Check that the associated data (or header) length is lower than 2^16 - 2^8 = 65536 - 256 = 6
1160:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(headersize < 65280)
 3683              		.loc 1 1160 5 is_stmt 1 view .LVU1434
 3684              		.loc 1 1160 7 is_stmt 0 view .LVU1435
 3685 0046 B4F57F4F 		cmp	r4, #65280
 3686 004a 09D2     		bcs	.L106
1161:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1162:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize >> 8) & 0xFF);
 3687              		.loc 1 1162 7 is_stmt 1 view .LVU1436
 3688              	.LVL541:
 3689              		.loc 1 1162 30 is_stmt 0 view .LVU1437
 3690 004c C4F30723 		ubfx	r3, r4, #8, #8
 3691              		.loc 1 1162 28 view .LVU1438
 3692 0050 8CF80030 		strb	r3, [ip]
1163:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3693              		.loc 1 1163 7 is_stmt 1 view .LVU1439
 3694              	.LVL542:
 3695              		.loc 1 1163 28 is_stmt 0 view .LVU1440
 3696 0054 8CF80140 		strb	r4, [ip, #1]
1164:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 2;
 3697              		.loc 1 1164 7 is_stmt 1 view .LVU1441
 3698              		.loc 1 1164 18 is_stmt 0 view .LVU1442
 3699 0058 0234     		adds	r4, r4, #2
 3700              	.LVL543:
1163:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = (uint8_t) ((headersize) & 0xFF);
 3701              		.loc 1 1163 24 view .LVU1443
 3702 005a 0220     		movs	r0, #2
 3703              	.LVL544:
 3704              	.L107:
1165:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1166:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     else
1167:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1168:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* header is encoded as 0xff || 0xfe || [headersize]32, i.e., six octets */
1169:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFF;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 108


1170:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
1171:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
1172:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
1173:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
1174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
1175:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
1176:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1177:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Copy the header buffer in internal buffer "HBuffer" */
1178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     for(loopcounter = 0; loopcounter < headersize; loopcounter++)
 3705              		.loc 1 1178 5 is_stmt 1 view .LVU1444
 3706              		.loc 1 1178 21 is_stmt 0 view .LVU1445
 3707 005c 0023     		movs	r3, #0
 3708              		.loc 1 1178 5 view .LVU1446
 3709 005e 17E0     		b	.L108
 3710              	.LVL545:
 3711              	.L106:
1169:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3712              		.loc 1 1169 7 is_stmt 1 view .LVU1447
1169:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = 0xFE;
 3713              		.loc 1 1169 28 is_stmt 0 view .LVU1448
 3714 0060 FF23     		movs	r3, #255
 3715 0062 8CF80030 		strb	r3, [ip]
1170:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3716              		.loc 1 1170 7 is_stmt 1 view .LVU1449
 3717              	.LVL546:
1170:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0xff000000;
 3718              		.loc 1 1170 28 is_stmt 0 view .LVU1450
 3719 0066 FE23     		movs	r3, #254
 3720 0068 8CF80130 		strb	r3, [ip, #1]
1171:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3721              		.loc 1 1171 7 is_stmt 1 view .LVU1451
 3722              	.LVL547:
1171:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x00ff0000;
 3723              		.loc 1 1171 28 is_stmt 0 view .LVU1452
 3724 006c 0023     		movs	r3, #0
 3725 006e 8CF80230 		strb	r3, [ip, #2]
1172:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3726              		.loc 1 1172 7 is_stmt 1 view .LVU1453
 3727              	.LVL548:
1172:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x0000ff00;
 3728              		.loc 1 1172 28 is_stmt 0 view .LVU1454
 3729 0072 8CF80330 		strb	r3, [ip, #3]
1173:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3730              		.loc 1 1173 7 is_stmt 1 view .LVU1455
 3731              	.LVL549:
1173:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = headersize & 0x000000ff;
 3732              		.loc 1 1173 28 is_stmt 0 view .LVU1456
 3733 0076 8CF80430 		strb	r3, [ip, #4]
1174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3734              		.loc 1 1174 7 is_stmt 1 view .LVU1457
 3735              	.LVL550:
1174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3736              		.loc 1 1174 28 is_stmt 0 view .LVU1458
 3737 007a 8CF80540 		strb	r4, [ip, #5]
1175:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 3738              		.loc 1 1175 7 is_stmt 1 view .LVU1459
1175:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 109


 3739              		.loc 1 1175 18 is_stmt 0 view .LVU1460
 3740 007e 0634     		adds	r4, r4, #6
 3741              	.LVL551:
1174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3742              		.loc 1 1174 24 view .LVU1461
 3743 0080 0620     		movs	r0, #6
 3744              	.LVL552:
1174:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize += 6;
 3745              		.loc 1 1174 24 view .LVU1462
 3746 0082 EBE7     		b	.L107
 3747              	.LVL553:
 3748              	.L109:
1179:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1180:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       HBuffer[bufferidx++] = Header[loopcounter];
 3749              		.loc 1 1180 7 is_stmt 1 discriminator 3 view .LVU1463
 3750              		.loc 1 1180 36 is_stmt 0 discriminator 3 view .LVU1464
 3751 0084 1EF80360 		ldrb	r6, [lr, r3]	@ zero_extendqisi2
 3752              		.loc 1 1180 28 discriminator 3 view .LVU1465
 3753 0088 0CF80060 		strb	r6, [ip, r0]
1178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3754              		.loc 1 1178 52 is_stmt 1 discriminator 3 view .LVU1466
1178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3755              		.loc 1 1178 63 is_stmt 0 discriminator 3 view .LVU1467
 3756 008c 0133     		adds	r3, r3, #1
 3757              	.LVL554:
 3758              		.loc 1 1180 24 discriminator 3 view .LVU1468
 3759 008e 0130     		adds	r0, r0, #1
 3760              	.LVL555:
 3761              	.L108:
1178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3762              		.loc 1 1178 26 is_stmt 1 discriminator 1 view .LVU1469
1178:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 3763              		.loc 1 1178 5 is_stmt 0 discriminator 1 view .LVU1470
 3764 0090 9C42     		cmp	r4, r3
 3765 0092 F7D8     		bhi	.L109
1181:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1182:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Check if the header size is modulo 16 */
1183:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if ((headersize % 16) != 0)
 3766              		.loc 1 1183 5 is_stmt 1 view .LVU1471
 3767              		.loc 1 1183 8 is_stmt 0 view .LVU1472
 3768 0094 14F00F0F 		tst	r4, #15
 3769 0098 2FD1     		bne	.L156
 3770              	.LVL556:
 3771              	.L111:
1184:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1185:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Padd the header buffer with 0s till the HBuffer length is modulo 16 */
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = headersize; loopcounter <= ((headersize/16) + 1) * 16; loopcounter++)
1187:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1188:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         HBuffer[loopcounter] = 0;
1189:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1190:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Set the header size to modulo 16 */
1191:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       headersize = ((headersize/16) + 1) * 16;
1192:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1193:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* set the pointer headeraddr to HBuffer */
1194:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     headeraddr = (uint32_t)HBuffer;
 3772              		.loc 1 1194 5 is_stmt 1 view .LVU1473
 3773              		.loc 1 1194 16 is_stmt 0 view .LVU1474
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 110


 3774 009a 6646     		mov	r6, ip
 3775              	.LVL557:
 3776              	.L105:
1195:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1196:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the block B0 **************************/
1197:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(headersize != 0)
 3777              		.loc 1 1197 3 is_stmt 1 view .LVU1475
 3778              		.loc 1 1197 5 is_stmt 0 view .LVU1476
 3779 009c 14B1     		cbz	r4, .L113
1198:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1199:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     blockb0[0] = 0x40;
 3780              		.loc 1 1199 5 is_stmt 1 view .LVU1477
 3781              		.loc 1 1199 16 is_stmt 0 view .LVU1478
 3782 009e 4023     		movs	r3, #64
 3783 00a0 8DF82C30 		strb	r3, [sp, #44]
 3784              	.L113:
1200:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1201:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Flags byte */
1202:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   blockb0[0] |= 0u | (((( (uint8_t) TAGSize - 2) / 2) & 0x07 ) << 3 ) | ( ( (uint8_t) (15 - NonceSi
 3785              		.loc 1 1202 3 is_stmt 1 view .LVU1479
 3786              		.loc 1 1202 27 is_stmt 0 view .LVU1480
 3787 00a4 329B     		ldr	r3, [sp, #200]
 3788 00a6 DBB2     		uxtb	r3, r3
 3789              		.loc 1 1202 45 view .LVU1481
 3790 00a8 023B     		subs	r3, r3, #2
 3791              		.loc 1 1202 50 view .LVU1482
 3792 00aa 03EBD373 		add	r3, r3, r3, lsr #31
 3793 00ae 5B10     		asrs	r3, r3, #1
 3794              		.loc 1 1202 64 view .LVU1483
 3795 00b0 DB00     		lsls	r3, r3, #3
 3796              		.loc 1 1202 20 view .LVU1484
 3797 00b2 03F03803 		and	r3, r3, #56
 3798              		.loc 1 1202 104 view .LVU1485
 3799 00b6 C2F10E00 		rsb	r0, r2, #14
 3800              		.loc 1 1202 109 view .LVU1486
 3801 00ba 00F00700 		and	r0, r0, #7
 3802              		.loc 1 1202 71 view .LVU1487
 3803 00be 0343     		orrs	r3, r3, r0
 3804              		.loc 1 1202 14 view .LVU1488
 3805 00c0 9DF82C00 		ldrb	r0, [sp, #44]	@ zero_extendqisi2
 3806 00c4 0343     		orrs	r3, r3, r0
 3807 00c6 8DF82C30 		strb	r3, [sp, #44]
1203:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1204:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for (loopcounter = 0; loopcounter < NonceSize; loopcounter++)
 3808              		.loc 1 1204 3 is_stmt 1 view .LVU1489
 3809              	.LVL558:
 3810              		.loc 1 1204 20 is_stmt 0 view .LVU1490
 3811 00ca 0023     		movs	r3, #0
 3812              	.LVL559:
 3813              	.L114:
 3814              		.loc 1 1204 25 is_stmt 1 discriminator 1 view .LVU1491
 3815              		.loc 1 1204 3 is_stmt 0 discriminator 1 view .LVU1492
 3816 00cc 9342     		cmp	r3, r2
 3817 00ce 1CD2     		bcs	.L116
1205:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1206:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = Nonce[loopcounter];
 3818              		.loc 1 1206 5 is_stmt 1 discriminator 3 view .LVU1493
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 111


 3819              		.loc 1 1206 35 is_stmt 0 discriminator 3 view .LVU1494
 3820 00d0 C818     		adds	r0, r1, r3
 3821              		.loc 1 1206 24 discriminator 3 view .LVU1495
 3822 00d2 0133     		adds	r3, r3, #1
 3823              	.LVL560:
 3824              		.loc 1 1206 35 discriminator 3 view .LVU1496
 3825 00d4 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 3826              		.loc 1 1206 28 discriminator 3 view .LVU1497
 3827 00d8 20A8     		add	r0, sp, #128
 3828 00da 1844     		add	r0, r0, r3
 3829 00dc 00F854CC 		strb	ip, [r0, #-84]
1204:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3830              		.loc 1 1204 50 is_stmt 1 discriminator 3 view .LVU1498
 3831              	.LVL561:
1204:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3832              		.loc 1 1204 50 is_stmt 0 discriminator 3 view .LVU1499
 3833 00e0 F4E7     		b	.L114
 3834              	.LVL562:
 3835              	.L112:
1188:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3836              		.loc 1 1188 9 is_stmt 1 discriminator 3 view .LVU1500
1188:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 3837              		.loc 1 1188 30 is_stmt 0 discriminator 3 view .LVU1501
 3838 00e2 0023     		movs	r3, #0
 3839 00e4 0CF80030 		strb	r3, [ip, r0]
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3840              		.loc 1 1186 80 is_stmt 1 discriminator 3 view .LVU1502
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3841              		.loc 1 1186 91 is_stmt 0 discriminator 3 view .LVU1503
 3842 00e8 0130     		adds	r0, r0, #1
 3843              	.LVL563:
 3844              	.L110:
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3845              		.loc 1 1186 37 is_stmt 1 discriminator 1 view .LVU1504
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3846              		.loc 1 1186 64 is_stmt 0 discriminator 1 view .LVU1505
 3847 00ea 2309     		lsrs	r3, r4, #4
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3848              		.loc 1 1186 69 discriminator 1 view .LVU1506
 3849 00ec 0133     		adds	r3, r3, #1
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3850              		.loc 1 1186 74 discriminator 1 view .LVU1507
 3851 00ee 1E01     		lsls	r6, r3, #4
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3852              		.loc 1 1186 7 discriminator 1 view .LVU1508
 3853 00f0 B0EB031F 		cmp	r0, r3, lsl #4
 3854 00f4 F5D9     		bls	.L112
1191:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 3855              		.loc 1 1191 18 view .LVU1509
 3856 00f6 3446     		mov	r4, r6
 3857              	.LVL564:
1191:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 3858              		.loc 1 1191 18 view .LVU1510
 3859 00f8 CFE7     		b	.L111
 3860              	.LVL565:
 3861              	.L156:
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 112


 3862              		.loc 1 1186 23 view .LVU1511
 3863 00fa 2046     		mov	r0, r4
 3864              	.LVL566:
1186:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 3865              		.loc 1 1186 23 view .LVU1512
 3866 00fc F5E7     		b	.L110
 3867              	.LVL567:
 3868              	.L117:
1207:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1208:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for ( ; loopcounter < 13; loopcounter++)
1209:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1210:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     blockb0[loopcounter+1] = 0;
 3869              		.loc 1 1210 5 is_stmt 1 discriminator 2 view .LVU1513
 3870              		.loc 1 1210 24 is_stmt 0 discriminator 2 view .LVU1514
 3871 00fe 0133     		adds	r3, r3, #1
 3872              	.LVL568:
 3873              		.loc 1 1210 28 discriminator 2 view .LVU1515
 3874 0100 20A9     		add	r1, sp, #128
 3875 0102 1944     		add	r1, r1, r3
 3876 0104 0020     		movs	r0, #0
 3877 0106 01F8540C 		strb	r0, [r1, #-84]
1208:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3878              		.loc 1 1208 29 is_stmt 1 discriminator 2 view .LVU1516
 3879              	.LVL569:
 3880              	.L116:
1208:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3881              		.loc 1 1208 11 discriminator 1 view .LVU1517
1208:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3882              		.loc 1 1208 3 is_stmt 0 discriminator 1 view .LVU1518
 3883 010a 0C2B     		cmp	r3, #12
 3884 010c F7D9     		bls	.L117
1211:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1212:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1213:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   blockb0[14] = ((ILength >> 8) & 0xFF);
 3885              		.loc 1 1213 3 is_stmt 1 view .LVU1519
 3886              		.loc 1 1213 27 is_stmt 0 view .LVU1520
 3887 010e 4FEA1823 		lsr	r3, r8, #8
 3888              	.LVL570:
 3889              		.loc 1 1213 15 view .LVU1521
 3890 0112 8DF83A30 		strb	r3, [sp, #58]
1214:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   blockb0[15] = (ILength & 0xFF);
 3891              		.loc 1 1214 3 is_stmt 1 view .LVU1522
 3892              		.loc 1 1214 15 is_stmt 0 view .LVU1523
 3893 0116 8DF83B80 		strb	r8, [sp, #59]
1215:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1216:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /************************* Formatting the initial counter *******************/
1217:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Byte 0:
1218:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****      Bits 7 and 6 are reserved and shall be set to 0
1219:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****      Bits 3, 4, and 5 shall also be set to 0, to ensure that all the counter blocks
1220:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****      are distinct from B0
1221:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****      Bits 0, 1, and 2 contain the same encoding of q as in B0
1222:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   */
1223:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ctr[0] = blockb0[0] & 0x07;
 3894              		.loc 1 1223 3 is_stmt 1 view .LVU1524
 3895              		.loc 1 1223 19 is_stmt 0 view .LVU1525
 3896 011a 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 3897              		.loc 1 1223 23 view .LVU1526
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 113


 3898 011e 03F00703 		and	r3, r3, #7
 3899              		.loc 1 1223 10 view .LVU1527
 3900 0122 8DF81C30 		strb	r3, [sp, #28]
1224:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* byte 1 to NonceSize is the IV (Nonce) */
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 1; loopcounter < NonceSize + 1; loopcounter++)
 3901              		.loc 1 1225 3 is_stmt 1 view .LVU1528
 3902              	.LVL571:
 3903              		.loc 1 1225 19 is_stmt 0 view .LVU1529
 3904 0126 0123     		movs	r3, #1
 3905              		.loc 1 1225 3 view .LVU1530
 3906 0128 06E0     		b	.L118
 3907              	.LVL572:
 3908              	.L119:
1226:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1227:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctr[loopcounter] = blockb0[loopcounter];
 3909              		.loc 1 1227 5 is_stmt 1 discriminator 3 view .LVU1531
 3910              		.loc 1 1227 31 is_stmt 0 discriminator 3 view .LVU1532
 3911 012a 20A9     		add	r1, sp, #128
 3912 012c 1944     		add	r1, r1, r3
 3913 012e 11F8540C 		ldrb	r0, [r1, #-84]	@ zero_extendqisi2
 3914              		.loc 1 1227 22 discriminator 3 view .LVU1533
 3915 0132 01F8640C 		strb	r0, [r1, #-100]
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3916              		.loc 1 1225 53 is_stmt 1 discriminator 3 view .LVU1534
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3917              		.loc 1 1225 64 is_stmt 0 discriminator 3 view .LVU1535
 3918 0136 0133     		adds	r3, r3, #1
 3919              	.LVL573:
 3920              	.L118:
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3921              		.loc 1 1225 24 is_stmt 1 discriminator 1 view .LVU1536
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3922              		.loc 1 1225 48 is_stmt 0 discriminator 1 view .LVU1537
 3923 0138 511C     		adds	r1, r2, #1
1225:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 3924              		.loc 1 1225 3 discriminator 1 view .LVU1538
 3925 013a 9942     		cmp	r1, r3
 3926 013c F5D8     		bhi	.L119
1228:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1229:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Set the LSB to 1 */
1230:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ctr[15] |= 0x01;
 3927              		.loc 1 1230 3 is_stmt 1 view .LVU1539
 3928              		.loc 1 1230 11 is_stmt 0 view .LVU1540
 3929 013e 9DF82B30 		ldrb	r3, [sp, #43]	@ zero_extendqisi2
 3930              	.LVL574:
 3931              		.loc 1 1230 11 view .LVU1541
 3932 0142 43F00103 		orr	r3, r3, #1
 3933 0146 8DF82B30 		strb	r3, [sp, #43]
1231:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1232:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Crypto structures initialisation*/
1233:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 3934              		.loc 1 1233 3 is_stmt 1 view .LVU1542
 3935 014a 14A8     		add	r0, sp, #80
 3936 014c FFF7FEFF 		bl	CRYP_KeyStructInit
 3937              	.LVL575:
1234:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1235:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   switch(Keysize)
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 114


 3938              		.loc 1 1235 3 view .LVU1543
 3939 0150 BAF1C00F 		cmp	r10, #192
 3940 0154 62D0     		beq	.L120
 3941 0156 BAF5807F 		cmp	r10, #256
 3942 015a 75D0     		beq	.L121
 3943 015c BAF1800F 		cmp	r10, #128
 3944 0160 4DD0     		beq	.L165
 3945              	.LVL576:
 3946              	.L122:
1236:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1237:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 128:
1238:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
1239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1240:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1241:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1245:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1246:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
1247:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
1248:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
1249:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1250:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1251:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1252:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1253:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1254:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1255:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1256:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1257:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1258:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1259:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1260:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
1261:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
1262:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
1263:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
1264:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1265:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
1266:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1267:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
1268:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1269:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
1270:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1271:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
1272:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1273:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
1274:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1275:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
1276:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
1277:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
1278:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
1279:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
1280:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
1281:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1282:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1283:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* CRYP Initialization Vectors */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 115


1284:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Left = (__REV(*(uint32_t*)(ctraddr)));
 3947              		.loc 1 1284 3 view .LVU1544
 3948              		.loc 1 1284 44 is_stmt 0 view .LVU1545
 3949 0162 079B     		ldr	r3, [sp, #28]
 3950              	.LVL577:
 3951              	.LBB414:
 3952              	.LBI414:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3953              		.loc 2 495 57 is_stmt 1 view .LVU1546
 3954              	.LBB415:
 3955              		.loc 2 498 3 view .LVU1547
 3956              		.loc 2 498 10 is_stmt 0 view .LVU1548
 3957 0164 1BBA     		rev	r3, r3
 3958              	.LVL578:
 3959              		.loc 2 498 10 view .LVU1549
 3960              	.LBE415:
 3961              	.LBE414:
 3962              		.loc 1 1284 41 view .LVU1550
 3963 0166 1093     		str	r3, [sp, #64]
1285:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3964              		.loc 1 1285 3 is_stmt 1 view .LVU1551
 3965              	.LVL579:
1286:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV0Right= (__REV(*(uint32_t*)(ctraddr)));
 3966              		.loc 1 1286 3 view .LVU1552
 3967              		.loc 1 1286 44 is_stmt 0 view .LVU1553
 3968 0168 089B     		ldr	r3, [sp, #32]
 3969              	.LVL580:
 3970              	.LBB416:
 3971              	.LBI416:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3972              		.loc 2 495 57 is_stmt 1 view .LVU1554
 3973              	.LBB417:
 3974              		.loc 2 498 3 view .LVU1555
 3975              		.loc 2 498 10 is_stmt 0 view .LVU1556
 3976 016a 1BBA     		rev	r3, r3
 3977              	.LVL581:
 3978              		.loc 2 498 10 view .LVU1557
 3979              	.LBE417:
 3980              	.LBE416:
 3981              		.loc 1 1286 41 view .LVU1558
 3982 016c 1193     		str	r3, [sp, #68]
1287:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 3983              		.loc 1 1287 3 is_stmt 1 view .LVU1559
 3984              	.LVL582:
1288:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Left = (__REV(*(uint32_t*)(ctraddr)));
 3985              		.loc 1 1288 3 view .LVU1560
 3986              		.loc 1 1288 44 is_stmt 0 view .LVU1561
 3987 016e 099B     		ldr	r3, [sp, #36]
 3988              	.LVL583:
 3989              	.LBB418:
 3990              	.LBI418:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 3991              		.loc 2 495 57 is_stmt 1 view .LVU1562
 3992              	.LBB419:
 3993              		.loc 2 498 3 view .LVU1563
 3994              		.loc 2 498 10 is_stmt 0 view .LVU1564
 3995 0170 1BBA     		rev	r3, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 116


 3996              	.LVL584:
 3997              		.loc 2 498 10 view .LVU1565
 3998              	.LBE419:
 3999              	.LBE418:
 4000              		.loc 1 1288 41 view .LVU1566
 4001 0172 1293     		str	r3, [sp, #72]
1289:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   ctraddr+=4;
 4002              		.loc 1 1289 3 is_stmt 1 view .LVU1567
 4003              	.LVL585:
1290:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   AES_CRYP_IVInitStructure.CRYP_IV1Right= (__REV(*(uint32_t*)(ctraddr)));
 4004              		.loc 1 1290 3 view .LVU1568
 4005              		.loc 1 1290 44 is_stmt 0 view .LVU1569
 4006 0174 0A9B     		ldr	r3, [sp, #40]
 4007              	.LVL586:
 4008              	.LBB420:
 4009              	.LBI420:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4010              		.loc 2 495 57 is_stmt 1 view .LVU1570
 4011              	.LBB421:
 4012              		.loc 2 498 3 view .LVU1571
 4013              		.loc 2 498 10 is_stmt 0 view .LVU1572
 4014 0176 1BBA     		rev	r3, r3
 4015              	.LVL587:
 4016              		.loc 2 498 10 view .LVU1573
 4017              	.LBE421:
 4018              	.LBE420:
 4019              		.loc 1 1290 41 view .LVU1574
 4020 0178 1393     		str	r3, [sp, #76]
1291:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1292:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Encryption ------------------*/
1293:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   if(Mode == MODE_ENCRYPT) /* AES encryption */
 4021              		.loc 1 1293 3 is_stmt 1 view .LVU1575
 4022              		.loc 1 1293 5 is_stmt 0 view .LVU1576
 4023 017a 019B     		ldr	r3, [sp, #4]
 4024 017c 012B     		cmp	r3, #1
 4025 017e 7FD0     		beq	.L166
1294:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1295:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1296:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
1297:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1298:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1299:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
1300:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1301:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1302:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
1303:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1304:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1305:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
1306:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
1307:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
1308:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
1309:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1310:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1311:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
1313:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 117


1315:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1317:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1318:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1319:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1321:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
1322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
1323:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1324:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1325:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1326:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1327:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
1329:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1331:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1332:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
1333:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1334:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1335:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1336:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1337:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1339:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1341:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1342:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1343:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****             the CRYP peripheral (please check the device sales type. */
1344:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          return(ERROR);
1345:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1346:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1348:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1349:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1350:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1351:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1352:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1353:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1354:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1355:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1356:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1357:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1358:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1359:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1360:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1361:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1362:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1363:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1364:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1365:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1366:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1367:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
1368:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1369:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1370:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
1371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 118


1372:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1373:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1374:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1375:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1376:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1377:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1378:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1379:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1380:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
1381:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1382:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1383:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
1384:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1385:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1386:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1387:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1388:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1389:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1390:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1391:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1392:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1393:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1394:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
1396:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1397:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1398:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1399:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1400:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1401:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1402:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1403:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1404:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1405:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1406:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1407:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1408:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1409:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1410:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1411:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1412:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1413:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1414:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
1415:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1416:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1417:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
1418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1419:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1420:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
1421:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1422:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
1423:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1424:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         else
1425:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1426:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
1427:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1428:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 119


1429:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           }
1430:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
1431:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1433:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1435:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1437:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
1439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
1440:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1441:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1442:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1443:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1444:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1445:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
1447:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1448:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1449:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
1450:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1451:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
1452:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1453:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1454:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1455:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1456:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1457:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1458:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
1459:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1460:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1461:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1462:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1463:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1464:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
1465:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
1466:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1467:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
1468:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1469:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1471:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1472:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1473:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1474:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Read the Auth TAG in the IN FIFO */
1475:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
1476:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
1477:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
1478:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
1479:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1480:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /*------------------ AES Decryption ------------------*/
1481:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   else /* AES decryption */
1482:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1483:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Flush IN/OUT FIFOs */
1484:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_FIFOFlush();
 4026              		.loc 1 1484 5 is_stmt 1 view .LVU1577
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 120


 4027 0180 FFF7FEFF 		bl	CRYP_FIFOFlush
 4028              	.LVL588:
1485:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1486:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Key Initialisation */
1487:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 4029              		.loc 1 1487 5 view .LVU1578
 4030 0184 14A8     		add	r0, sp, #80
 4031 0186 FFF7FEFF 		bl	CRYP_KeyInit
 4032              	.LVL589:
1488:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1489:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* CRYP Initialization Vectors */
1490:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_IVInit(&AES_CRYP_IVInitStructure);
 4033              		.loc 1 1490 5 view .LVU1579
 4034 018a 10A8     		add	r0, sp, #64
 4035 018c FFF7FEFF 		bl	CRYP_IVInit
 4036              	.LVL590:
1491:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1492:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Crypto Init for Key preparation for decryption process */
1493:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 4037              		.loc 1 1493 5 view .LVU1580
 4038              		.loc 1 1493 41 is_stmt 0 view .LVU1581
 4039 0190 0423     		movs	r3, #4
 4040 0192 1C93     		str	r3, [sp, #112]
1494:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4041              		.loc 1 1494 5 is_stmt 1 view .LVU1582
 4042              		.loc 1 1494 42 is_stmt 0 view .LVU1583
 4043 0194 4FF00813 		mov	r3, #524296
 4044 0198 1D93     		str	r3, [sp, #116]
1495:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4045              		.loc 1 1495 5 is_stmt 1 view .LVU1584
 4046              		.loc 1 1495 42 is_stmt 0 view .LVU1585
 4047 019a 8023     		movs	r3, #128
 4048 019c 1E93     		str	r3, [sp, #120]
1496:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4049              		.loc 1 1496 5 is_stmt 1 view .LVU1586
 4050 019e 1CA8     		add	r0, sp, #112
 4051 01a0 FFF7FEFF 		bl	CRYP_Init
 4052              	.LVL591:
1497:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1498:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** Init phase *********************************/
1499:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select init phase */
1500:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Init);
 4053              		.loc 1 1500 5 view .LVU1587
 4054 01a4 0020     		movs	r0, #0
 4055 01a6 FFF7FEFF 		bl	CRYP_PhaseConfig
 4056              	.LVL592:
1501:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1502:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr = (uint32_t)blockb0;
 4057              		.loc 1 1502 5 view .LVU1588
1503:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
1504:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4058              		.loc 1 1504 5 view .LVU1589
 4059 01aa 0B98     		ldr	r0, [sp, #44]
 4060 01ac FFF7FEFF 		bl	CRYP_DataIn
 4061              	.LVL593:
1505:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4062              		.loc 1 1505 5 view .LVU1590
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 121


1506:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4063              		.loc 1 1506 5 view .LVU1591
 4064 01b0 0C98     		ldr	r0, [sp, #48]
 4065 01b2 FFF7FEFF 		bl	CRYP_DataIn
 4066              	.LVL594:
1507:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4067              		.loc 1 1507 5 view .LVU1592
1508:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4068              		.loc 1 1508 5 view .LVU1593
 4069 01b6 0D98     		ldr	r0, [sp, #52]
 4070 01b8 FFF7FEFF 		bl	CRYP_DataIn
 4071              	.LVL595:
1509:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4072              		.loc 1 1509 5 view .LVU1594
1510:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4073              		.loc 1 1510 5 view .LVU1595
 4074 01bc 0E98     		ldr	r0, [sp, #56]
 4075 01be FFF7FEFF 		bl	CRYP_DataIn
 4076              	.LVL596:
1511:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1512:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1513:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 4077              		.loc 1 1513 5 view .LVU1596
 4078 01c2 0120     		movs	r0, #1
 4079 01c4 FFF7FEFF 		bl	CRYP_Cmd
 4080              	.LVL597:
1514:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1515:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait for CRYPEN bit to be 0 */
1516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetCmdStatus() == ENABLE)
 4081              		.loc 1 1516 5 view .LVU1597
 4082              	.L140:
1517:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1518:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 4083              		.loc 1 1518 5 discriminator 1 view .LVU1598
1516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4084              		.loc 1 1516 10 discriminator 1 view .LVU1599
1516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4085              		.loc 1 1516 11 is_stmt 0 discriminator 1 view .LVU1600
 4086 01c8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4087              	.LVL598:
1516:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4088              		.loc 1 1516 10 discriminator 1 view .LVU1601
 4089 01cc 0128     		cmp	r0, #1
 4090 01ce FBD0     		beq	.L140
1519:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1520:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
1521:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(headersize != 0)
 4091              		.loc 1 1521 5 is_stmt 1 view .LVU1602
 4092              		.loc 1 1521 7 is_stmt 0 view .LVU1603
 4093 01d0 002C     		cmp	r4, #0
 4094 01d2 40F03C81 		bne	.L167
1141:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 4095              		.loc 1 1141 15 view .LVU1604
 4096 01d6 0124     		movs	r4, #1
 4097              	.LVL599:
 4098              	.L141:
1522:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 122


1523:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select header phase */
1524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Header);
1525:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1526:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1527:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
1528:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
1530:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1531:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1532:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1533:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1534:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1535:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; (loopcounter < headersize); loopcounter+=16)
1537:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1538:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1540:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1541:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1542:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1543:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1545:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1547:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1549:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
1551:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
1552:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1553:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1554:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Wait until the complete message has been processed */
1555:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       counter = 0;
1556:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
1557:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1558:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1559:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
1560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1561:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1562:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if (busystatus != RESET)
1563:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1564:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         status = ERROR;
1565:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1566:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1567:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1568:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /**************************** payload phase *******************************/
1569:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(ILength != 0)
 4099              		.loc 1 1569 5 is_stmt 1 view .LVU1605
 4100              		.loc 1 1569 7 is_stmt 0 view .LVU1606
 4101 01d8 B8F1000F 		cmp	r8, #0
 4102 01dc 00F0B081 		beq	.L146
1570:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1571:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Select payload phase */
1572:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_PhaseConfig(CRYP_Phase_Payload);
 4103              		.loc 1 1572 7 is_stmt 1 view .LVU1607
 4104 01e0 4FF40030 		mov	r0, #131072
 4105 01e4 FFF7FEFF 		bl	CRYP_PhaseConfig
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 123


 4106              	.LVL600:
1573:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1574:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* Enable Crypto processor */
1575:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       CRYP_Cmd(ENABLE);
 4107              		.loc 1 1575 7 view .LVU1608
 4108 01e8 0120     		movs	r0, #1
 4109 01ea FFF7FEFF 		bl	CRYP_Cmd
 4110              	.LVL601:
1576:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1577:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       if(CRYP_GetCmdStatus() == DISABLE)
 4111              		.loc 1 1577 7 view .LVU1609
 4112              		.loc 1 1577 10 is_stmt 0 view .LVU1610
 4113 01ee FFF7FEFF 		bl	CRYP_GetCmdStatus
 4114              	.LVL602:
 4115              		.loc 1 1577 9 view .LVU1611
 4116 01f2 0746     		mov	r7, r0
 4117 01f4 0028     		cmp	r0, #0
 4118 01f6 00F0DB81 		beq	.L126
1578:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1579:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1580:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****            the CRYP peripheral (please check the device sales type. */
1581:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         return(ERROR);
1582:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1583:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       for(loopcounter = 0; ((loopcounter < ILength) && (status != ERROR)); loopcounter+=16)
 4119              		.loc 1 1584 23 view .LVU1612
 4120 01fa 0026     		movs	r6, #0
 4121              	.LVL603:
 4122              		.loc 1 1584 23 view .LVU1613
 4123 01fc 62E1     		b	.L147
 4124              	.LVL604:
 4125              	.L165:
1238:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4126              		.loc 1 1238 5 is_stmt 1 view .LVU1614
1238:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4127              		.loc 1 1238 41 is_stmt 0 view .LVU1615
 4128 01fe 0023     		movs	r3, #0
 4129 0200 1F93     		str	r3, [sp, #124]
1239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4130              		.loc 1 1239 5 is_stmt 1 view .LVU1616
1239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4131              		.loc 1 1239 47 is_stmt 0 view .LVU1617
 4132 0202 3B68     		ldr	r3, [r7]
 4133              	.LVL605:
 4134              	.LBB422:
 4135              	.LBI422:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4136              		.loc 2 495 57 is_stmt 1 view .LVU1618
 4137              	.LBB423:
 4138              		.loc 2 498 3 view .LVU1619
 4139              		.loc 2 498 10 is_stmt 0 view .LVU1620
 4140 0204 1BBA     		rev	r3, r3
 4141              	.LVL606:
 4142              		.loc 2 498 10 view .LVU1621
 4143              	.LBE423:
 4144              	.LBE422:
1239:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 124


 4145              		.loc 1 1239 45 view .LVU1622
 4146 0206 1893     		str	r3, [sp, #96]
1240:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4147              		.loc 1 1240 5 is_stmt 1 view .LVU1623
 4148              	.LVL607:
1241:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4149              		.loc 1 1241 5 view .LVU1624
1241:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4150              		.loc 1 1241 47 is_stmt 0 view .LVU1625
 4151 0208 7B68     		ldr	r3, [r7, #4]
 4152              	.LVL608:
 4153              	.LBB424:
 4154              	.LBI424:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4155              		.loc 2 495 57 is_stmt 1 view .LVU1626
 4156              	.LBB425:
 4157              		.loc 2 498 3 view .LVU1627
 4158              		.loc 2 498 10 is_stmt 0 view .LVU1628
 4159 020a 1BBA     		rev	r3, r3
 4160              	.LVL609:
 4161              		.loc 2 498 10 view .LVU1629
 4162              	.LBE425:
 4163              	.LBE424:
1241:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4164              		.loc 1 1241 45 view .LVU1630
 4165 020c 1993     		str	r3, [sp, #100]
1242:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4166              		.loc 1 1242 5 is_stmt 1 view .LVU1631
 4167              	.LVL610:
1243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4168              		.loc 1 1243 5 view .LVU1632
1243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4169              		.loc 1 1243 47 is_stmt 0 view .LVU1633
 4170 020e BB68     		ldr	r3, [r7, #8]
 4171              	.LVL611:
 4172              	.LBB426:
 4173              	.LBI426:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4174              		.loc 2 495 57 is_stmt 1 view .LVU1634
 4175              	.LBB427:
 4176              		.loc 2 498 3 view .LVU1635
 4177              		.loc 2 498 10 is_stmt 0 view .LVU1636
 4178 0210 1BBA     		rev	r3, r3
 4179              	.LVL612:
 4180              		.loc 2 498 10 view .LVU1637
 4181              	.LBE427:
 4182              	.LBE426:
1243:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4183              		.loc 1 1243 45 view .LVU1638
 4184 0212 1A93     		str	r3, [sp, #104]
1244:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4185              		.loc 1 1244 5 is_stmt 1 view .LVU1639
 4186              	.LVL613:
1245:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4187              		.loc 1 1245 5 view .LVU1640
1245:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4188              		.loc 1 1245 47 is_stmt 0 view .LVU1641
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 125


 4189 0214 FB68     		ldr	r3, [r7, #12]
 4190              	.LVL614:
 4191              	.LBB428:
 4192              	.LBI428:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4193              		.loc 2 495 57 is_stmt 1 view .LVU1642
 4194              	.LBB429:
 4195              		.loc 2 498 3 view .LVU1643
 4196              		.loc 2 498 10 is_stmt 0 view .LVU1644
 4197 0216 1BBA     		rev	r3, r3
 4198              	.LVL615:
 4199              		.loc 2 498 10 view .LVU1645
 4200              	.LBE429:
 4201              	.LBE428:
1245:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4202              		.loc 1 1245 45 view .LVU1646
 4203 0218 1B93     		str	r3, [sp, #108]
1246:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 192:
 4204              		.loc 1 1246 5 is_stmt 1 view .LVU1647
 4205 021a A2E7     		b	.L122
 4206              	.LVL616:
 4207              	.L120:
1248:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4208              		.loc 1 1248 5 view .LVU1648
1248:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4209              		.loc 1 1248 42 is_stmt 0 view .LVU1649
 4210 021c 4FF48073 		mov	r3, #256
 4211 0220 1F93     		str	r3, [sp, #124]
1249:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4212              		.loc 1 1249 5 is_stmt 1 view .LVU1650
1249:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4213              		.loc 1 1249 47 is_stmt 0 view .LVU1651
 4214 0222 3B68     		ldr	r3, [r7]
 4215              	.LVL617:
 4216              	.LBB430:
 4217              	.LBI430:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4218              		.loc 2 495 57 is_stmt 1 view .LVU1652
 4219              	.LBB431:
 4220              		.loc 2 498 3 view .LVU1653
 4221              		.loc 2 498 10 is_stmt 0 view .LVU1654
 4222 0224 1BBA     		rev	r3, r3
 4223              	.LVL618:
 4224              		.loc 2 498 10 view .LVU1655
 4225              	.LBE431:
 4226              	.LBE430:
1249:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4227              		.loc 1 1249 45 view .LVU1656
 4228 0226 1693     		str	r3, [sp, #88]
1250:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4229              		.loc 1 1250 5 is_stmt 1 view .LVU1657
 4230              	.LVL619:
1251:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4231              		.loc 1 1251 5 view .LVU1658
1251:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4232              		.loc 1 1251 47 is_stmt 0 view .LVU1659
 4233 0228 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 126


 4234              	.LVL620:
 4235              	.LBB432:
 4236              	.LBI432:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4237              		.loc 2 495 57 is_stmt 1 view .LVU1660
 4238              	.LBB433:
 4239              		.loc 2 498 3 view .LVU1661
 4240              		.loc 2 498 10 is_stmt 0 view .LVU1662
 4241 022a 1BBA     		rev	r3, r3
 4242              	.LVL621:
 4243              		.loc 2 498 10 view .LVU1663
 4244              	.LBE433:
 4245              	.LBE432:
1251:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4246              		.loc 1 1251 45 view .LVU1664
 4247 022c 1793     		str	r3, [sp, #92]
1252:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4248              		.loc 1 1252 5 is_stmt 1 view .LVU1665
 4249              	.LVL622:
1253:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4250              		.loc 1 1253 5 view .LVU1666
1253:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4251              		.loc 1 1253 47 is_stmt 0 view .LVU1667
 4252 022e BB68     		ldr	r3, [r7, #8]
 4253              	.LVL623:
 4254              	.LBB434:
 4255              	.LBI434:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4256              		.loc 2 495 57 is_stmt 1 view .LVU1668
 4257              	.LBB435:
 4258              		.loc 2 498 3 view .LVU1669
 4259              		.loc 2 498 10 is_stmt 0 view .LVU1670
 4260 0230 1BBA     		rev	r3, r3
 4261              	.LVL624:
 4262              		.loc 2 498 10 view .LVU1671
 4263              	.LBE435:
 4264              	.LBE434:
1253:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4265              		.loc 1 1253 45 view .LVU1672
 4266 0232 1893     		str	r3, [sp, #96]
1254:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4267              		.loc 1 1254 5 is_stmt 1 view .LVU1673
 4268              	.LVL625:
1255:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4269              		.loc 1 1255 5 view .LVU1674
1255:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4270              		.loc 1 1255 47 is_stmt 0 view .LVU1675
 4271 0234 FB68     		ldr	r3, [r7, #12]
 4272              	.LVL626:
 4273              	.LBB436:
 4274              	.LBI436:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4275              		.loc 2 495 57 is_stmt 1 view .LVU1676
 4276              	.LBB437:
 4277              		.loc 2 498 3 view .LVU1677
 4278              		.loc 2 498 10 is_stmt 0 view .LVU1678
 4279 0236 1BBA     		rev	r3, r3
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 127


 4280              	.LVL627:
 4281              		.loc 2 498 10 view .LVU1679
 4282              	.LBE437:
 4283              	.LBE436:
1255:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4284              		.loc 1 1255 45 view .LVU1680
 4285 0238 1993     		str	r3, [sp, #100]
1256:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4286              		.loc 1 1256 5 is_stmt 1 view .LVU1681
 4287              	.LVL628:
1257:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4288              		.loc 1 1257 5 view .LVU1682
1257:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4289              		.loc 1 1257 47 is_stmt 0 view .LVU1683
 4290 023a 3B69     		ldr	r3, [r7, #16]
 4291              	.LVL629:
 4292              	.LBB438:
 4293              	.LBI438:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4294              		.loc 2 495 57 is_stmt 1 view .LVU1684
 4295              	.LBB439:
 4296              		.loc 2 498 3 view .LVU1685
 4297              		.loc 2 498 10 is_stmt 0 view .LVU1686
 4298 023c 1BBA     		rev	r3, r3
 4299              	.LVL630:
 4300              		.loc 2 498 10 view .LVU1687
 4301              	.LBE439:
 4302              	.LBE438:
1257:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4303              		.loc 1 1257 45 view .LVU1688
 4304 023e 1A93     		str	r3, [sp, #104]
1258:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4305              		.loc 1 1258 5 is_stmt 1 view .LVU1689
 4306              	.LVL631:
1259:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4307              		.loc 1 1259 5 view .LVU1690
1259:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4308              		.loc 1 1259 47 is_stmt 0 view .LVU1691
 4309 0240 7B69     		ldr	r3, [r7, #20]
 4310              	.LVL632:
 4311              	.LBB440:
 4312              	.LBI440:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4313              		.loc 2 495 57 is_stmt 1 view .LVU1692
 4314              	.LBB441:
 4315              		.loc 2 498 3 view .LVU1693
 4316              		.loc 2 498 10 is_stmt 0 view .LVU1694
 4317 0242 1BBA     		rev	r3, r3
 4318              	.LVL633:
 4319              		.loc 2 498 10 view .LVU1695
 4320              	.LBE441:
 4321              	.LBE440:
1259:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4322              		.loc 1 1259 45 view .LVU1696
 4323 0244 1B93     		str	r3, [sp, #108]
1260:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     case 256:
 4324              		.loc 1 1260 5 is_stmt 1 view .LVU1697
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 128


 4325 0246 8CE7     		b	.L122
 4326              	.LVL634:
 4327              	.L121:
1262:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4328              		.loc 1 1262 5 view .LVU1698
1262:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 4329              		.loc 1 1262 42 is_stmt 0 view .LVU1699
 4330 0248 4FF40073 		mov	r3, #512
 4331 024c 1F93     		str	r3, [sp, #124]
1263:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4332              		.loc 1 1263 5 is_stmt 1 view .LVU1700
1263:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4333              		.loc 1 1263 47 is_stmt 0 view .LVU1701
 4334 024e 3B68     		ldr	r3, [r7]
 4335              	.LVL635:
 4336              	.LBB442:
 4337              	.LBI442:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4338              		.loc 2 495 57 is_stmt 1 view .LVU1702
 4339              	.LBB443:
 4340              		.loc 2 498 3 view .LVU1703
 4341              		.loc 2 498 10 is_stmt 0 view .LVU1704
 4342 0250 1BBA     		rev	r3, r3
 4343              	.LVL636:
 4344              		.loc 2 498 10 view .LVU1705
 4345              	.LBE443:
 4346              	.LBE442:
1263:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4347              		.loc 1 1263 45 view .LVU1706
 4348 0252 1493     		str	r3, [sp, #80]
1264:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 4349              		.loc 1 1264 5 is_stmt 1 view .LVU1707
 4350              	.LVL637:
1265:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4351              		.loc 1 1265 5 view .LVU1708
1265:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4352              		.loc 1 1265 47 is_stmt 0 view .LVU1709
 4353 0254 7B68     		ldr	r3, [r7, #4]
 4354              	.LVL638:
 4355              	.LBB444:
 4356              	.LBI444:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4357              		.loc 2 495 57 is_stmt 1 view .LVU1710
 4358              	.LBB445:
 4359              		.loc 2 498 3 view .LVU1711
 4360              		.loc 2 498 10 is_stmt 0 view .LVU1712
 4361 0256 1BBA     		rev	r3, r3
 4362              	.LVL639:
 4363              		.loc 2 498 10 view .LVU1713
 4364              	.LBE445:
 4365              	.LBE444:
1265:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4366              		.loc 1 1265 45 view .LVU1714
 4367 0258 1593     		str	r3, [sp, #84]
1266:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 4368              		.loc 1 1266 5 is_stmt 1 view .LVU1715
 4369              	.LVL640:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 129


1267:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4370              		.loc 1 1267 5 view .LVU1716
1267:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4371              		.loc 1 1267 47 is_stmt 0 view .LVU1717
 4372 025a BB68     		ldr	r3, [r7, #8]
 4373              	.LVL641:
 4374              	.LBB446:
 4375              	.LBI446:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4376              		.loc 2 495 57 is_stmt 1 view .LVU1718
 4377              	.LBB447:
 4378              		.loc 2 498 3 view .LVU1719
 4379              		.loc 2 498 10 is_stmt 0 view .LVU1720
 4380 025c 1BBA     		rev	r3, r3
 4381              	.LVL642:
 4382              		.loc 2 498 10 view .LVU1721
 4383              	.LBE447:
 4384              	.LBE446:
1267:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4385              		.loc 1 1267 45 view .LVU1722
 4386 025e 1693     		str	r3, [sp, #88]
1268:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 4387              		.loc 1 1268 5 is_stmt 1 view .LVU1723
 4388              	.LVL643:
1269:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4389              		.loc 1 1269 5 view .LVU1724
1269:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4390              		.loc 1 1269 47 is_stmt 0 view .LVU1725
 4391 0260 FB68     		ldr	r3, [r7, #12]
 4392              	.LVL644:
 4393              	.LBB448:
 4394              	.LBI448:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4395              		.loc 2 495 57 is_stmt 1 view .LVU1726
 4396              	.LBB449:
 4397              		.loc 2 498 3 view .LVU1727
 4398              		.loc 2 498 10 is_stmt 0 view .LVU1728
 4399 0262 1BBA     		rev	r3, r3
 4400              	.LVL645:
 4401              		.loc 2 498 10 view .LVU1729
 4402              	.LBE449:
 4403              	.LBE448:
1269:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4404              		.loc 1 1269 45 view .LVU1730
 4405 0264 1793     		str	r3, [sp, #92]
1270:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 4406              		.loc 1 1270 5 is_stmt 1 view .LVU1731
 4407              	.LVL646:
1271:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4408              		.loc 1 1271 5 view .LVU1732
1271:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4409              		.loc 1 1271 47 is_stmt 0 view .LVU1733
 4410 0266 3B69     		ldr	r3, [r7, #16]
 4411              	.LVL647:
 4412              	.LBB450:
 4413              	.LBI450:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 130


 4414              		.loc 2 495 57 is_stmt 1 view .LVU1734
 4415              	.LBB451:
 4416              		.loc 2 498 3 view .LVU1735
 4417              		.loc 2 498 10 is_stmt 0 view .LVU1736
 4418 0268 1BBA     		rev	r3, r3
 4419              	.LVL648:
 4420              		.loc 2 498 10 view .LVU1737
 4421              	.LBE451:
 4422              	.LBE450:
1271:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4423              		.loc 1 1271 45 view .LVU1738
 4424 026a 1893     		str	r3, [sp, #96]
1272:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 4425              		.loc 1 1272 5 is_stmt 1 view .LVU1739
 4426              	.LVL649:
1273:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4427              		.loc 1 1273 5 view .LVU1740
1273:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4428              		.loc 1 1273 47 is_stmt 0 view .LVU1741
 4429 026c 7B69     		ldr	r3, [r7, #20]
 4430              	.LVL650:
 4431              	.LBB452:
 4432              	.LBI452:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4433              		.loc 2 495 57 is_stmt 1 view .LVU1742
 4434              	.LBB453:
 4435              		.loc 2 498 3 view .LVU1743
 4436              		.loc 2 498 10 is_stmt 0 view .LVU1744
 4437 026e 1BBA     		rev	r3, r3
 4438              	.LVL651:
 4439              		.loc 2 498 10 view .LVU1745
 4440              	.LBE453:
 4441              	.LBE452:
1273:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4442              		.loc 1 1273 45 view .LVU1746
 4443 0270 1993     		str	r3, [sp, #100]
1274:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 4444              		.loc 1 1274 5 is_stmt 1 view .LVU1747
 4445              	.LVL652:
1275:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4446              		.loc 1 1275 5 view .LVU1748
1275:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4447              		.loc 1 1275 47 is_stmt 0 view .LVU1749
 4448 0272 BB69     		ldr	r3, [r7, #24]
 4449              	.LVL653:
 4450              	.LBB454:
 4451              	.LBI454:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4452              		.loc 2 495 57 is_stmt 1 view .LVU1750
 4453              	.LBB455:
 4454              		.loc 2 498 3 view .LVU1751
 4455              		.loc 2 498 10 is_stmt 0 view .LVU1752
 4456 0274 1BBA     		rev	r3, r3
 4457              	.LVL654:
 4458              		.loc 2 498 10 view .LVU1753
 4459              	.LBE455:
 4460              	.LBE454:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 131


1275:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     keyaddr+=4;
 4461              		.loc 1 1275 45 view .LVU1754
 4462 0276 1A93     		str	r3, [sp, #104]
1276:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 4463              		.loc 1 1276 5 is_stmt 1 view .LVU1755
 4464              	.LVL655:
1277:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4465              		.loc 1 1277 5 view .LVU1756
1277:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4466              		.loc 1 1277 47 is_stmt 0 view .LVU1757
 4467 0278 FB69     		ldr	r3, [r7, #28]
 4468              	.LVL656:
 4469              	.LBB456:
 4470              	.LBI456:
 495:STM32F4xx_LIB/core/core_cmInstr.h **** {
 4471              		.loc 2 495 57 is_stmt 1 view .LVU1758
 4472              	.LBB457:
 4473              		.loc 2 498 3 view .LVU1759
 4474              		.loc 2 498 10 is_stmt 0 view .LVU1760
 4475 027a 1BBA     		rev	r3, r3
 4476              	.LVL657:
 4477              		.loc 2 498 10 view .LVU1761
 4478              	.LBE457:
 4479              	.LBE456:
1277:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     break;
 4480              		.loc 1 1277 45 view .LVU1762
 4481 027c 1B93     		str	r3, [sp, #108]
1278:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     default:
 4482              		.loc 1 1278 5 is_stmt 1 view .LVU1763
 4483 027e 70E7     		b	.L122
 4484              	.LVL658:
 4485              	.L166:
1296:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4486              		.loc 1 1296 5 view .LVU1764
 4487 0280 FFF7FEFF 		bl	CRYP_FIFOFlush
 4488              	.LVL659:
1299:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4489              		.loc 1 1299 5 view .LVU1765
 4490 0284 14A8     		add	r0, sp, #80
 4491 0286 FFF7FEFF 		bl	CRYP_KeyInit
 4492              	.LVL660:
1302:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4493              		.loc 1 1302 5 view .LVU1766
 4494 028a 10A8     		add	r0, sp, #64
 4495 028c FFF7FEFF 		bl	CRYP_IVInit
 4496              	.LVL661:
1305:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4497              		.loc 1 1305 5 view .LVU1767
1305:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4498              		.loc 1 1305 41 is_stmt 0 view .LVU1768
 4499 0290 0027     		movs	r7, #0
 4500              	.LVL662:
1305:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CCM;
 4501              		.loc 1 1305 41 view .LVU1769
 4502 0292 1C97     		str	r7, [sp, #112]
1306:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4503              		.loc 1 1306 5 is_stmt 1 view .LVU1770
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 132


1306:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 4504              		.loc 1 1306 42 is_stmt 0 view .LVU1771
 4505 0294 4FF00813 		mov	r3, #524296
 4506 0298 1D93     		str	r3, [sp, #116]
1307:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4507              		.loc 1 1307 5 is_stmt 1 view .LVU1772
1307:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Init(&AES_CRYP_InitStructure);
 4508              		.loc 1 1307 42 is_stmt 0 view .LVU1773
 4509 029a 8023     		movs	r3, #128
 4510 029c 1E93     		str	r3, [sp, #120]
1308:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4511              		.loc 1 1308 5 is_stmt 1 view .LVU1774
 4512 029e 1CA8     		add	r0, sp, #112
 4513 02a0 FFF7FEFF 		bl	CRYP_Init
 4514              	.LVL663:
1312:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4515              		.loc 1 1312 5 view .LVU1775
 4516 02a4 3846     		mov	r0, r7
 4517 02a6 FFF7FEFF 		bl	CRYP_PhaseConfig
 4518              	.LVL664:
1314:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the blockb0 block in the IN FIFO */
 4519              		.loc 1 1314 5 view .LVU1776
1316:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4520              		.loc 1 1316 5 view .LVU1777
 4521 02aa 0B98     		ldr	r0, [sp, #44]
 4522 02ac FFF7FEFF 		bl	CRYP_DataIn
 4523              	.LVL665:
1317:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4524              		.loc 1 1317 5 view .LVU1778
1318:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4525              		.loc 1 1318 5 view .LVU1779
 4526 02b0 0C98     		ldr	r0, [sp, #48]
 4527 02b2 FFF7FEFF 		bl	CRYP_DataIn
 4528              	.LVL666:
1319:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4529              		.loc 1 1319 5 view .LVU1780
1320:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     b0addr+=4;
 4530              		.loc 1 1320 5 view .LVU1781
 4531 02b6 0D98     		ldr	r0, [sp, #52]
 4532 02b8 FFF7FEFF 		bl	CRYP_DataIn
 4533              	.LVL667:
1321:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn((*(uint32_t*)(b0addr)));
 4534              		.loc 1 1321 5 view .LVU1782
1322:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4535              		.loc 1 1322 5 view .LVU1783
 4536 02bc 0E98     		ldr	r0, [sp, #56]
 4537 02be FFF7FEFF 		bl	CRYP_DataIn
 4538              	.LVL668:
1325:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4539              		.loc 1 1325 5 view .LVU1784
 4540 02c2 0120     		movs	r0, #1
 4541 02c4 FFF7FEFF 		bl	CRYP_Cmd
 4542              	.LVL669:
1328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4543              		.loc 1 1328 5 view .LVU1785
 4544              	.L124:
1330:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** header phase *******************************/
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 133


 4545              		.loc 1 1330 5 discriminator 1 view .LVU1786
1328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4546              		.loc 1 1328 10 discriminator 1 view .LVU1787
1328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4547              		.loc 1 1328 11 is_stmt 0 discriminator 1 view .LVU1788
 4548 02c8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4549              	.LVL670:
1328:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4550              		.loc 1 1328 10 discriminator 1 view .LVU1789
 4551 02cc 0128     		cmp	r0, #1
 4552 02ce FBD0     		beq	.L124
1332:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4553              		.loc 1 1332 5 is_stmt 1 view .LVU1790
1332:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4554              		.loc 1 1332 7 is_stmt 0 view .LVU1791
 4555 02d0 9CB9     		cbnz	r4, .L168
 4556              	.LVL671:
 4557              	.L125:
1380:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4558              		.loc 1 1380 5 is_stmt 1 view .LVU1792
1380:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4559              		.loc 1 1380 7 is_stmt 0 view .LVU1793
 4560 02d2 B8F1000F 		cmp	r8, #0
 4561 02d6 00F08C80 		beq	.L131
1383:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4562              		.loc 1 1383 7 is_stmt 1 view .LVU1794
 4563 02da 4FF40030 		mov	r0, #131072
 4564 02de FFF7FEFF 		bl	CRYP_PhaseConfig
 4565              	.LVL672:
1386:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4566              		.loc 1 1386 7 view .LVU1795
 4567 02e2 0120     		movs	r0, #1
 4568 02e4 FFF7FEFF 		bl	CRYP_Cmd
 4569              	.LVL673:
1388:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4570              		.loc 1 1388 7 view .LVU1796
1388:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4571              		.loc 1 1388 10 is_stmt 0 view .LVU1797
 4572 02e8 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4573              	.LVL674:
1388:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4574              		.loc 1 1388 9 view .LVU1798
 4575 02ec 0746     		mov	r7, r0
 4576 02ee 0028     		cmp	r0, #0
 4577 02f0 00F05E81 		beq	.L126
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4578              		.loc 1 1395 23 view .LVU1799
 4579 02f4 0024     		movs	r4, #0
 4580              	.LVL675:
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4581              		.loc 1 1395 23 view .LVU1800
 4582 02f6 019E     		ldr	r6, [sp, #4]
 4583              	.LVL676:
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4584              		.loc 1 1395 23 view .LVU1801
 4585 02f8 3AE0     		b	.L132
 4586              	.LVL677:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 134


 4587              	.L168:
1335:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4588              		.loc 1 1335 7 is_stmt 1 view .LVU1802
 4589 02fa 4FF48030 		mov	r0, #65536
 4590 02fe FFF7FEFF 		bl	CRYP_PhaseConfig
 4591              	.LVL678:
1338:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4592              		.loc 1 1338 7 view .LVU1803
 4593 0302 0120     		movs	r0, #1
 4594 0304 FFF7FEFF 		bl	CRYP_Cmd
 4595              	.LVL679:
1340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4596              		.loc 1 1340 7 view .LVU1804
1340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4597              		.loc 1 1340 10 is_stmt 0 view .LVU1805
 4598 0308 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4599              	.LVL680:
1340:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4600              		.loc 1 1340 9 view .LVU1806
 4601 030c 0746     		mov	r7, r0
 4602 030e 0028     		cmp	r0, #0
 4603 0310 00F04E81 		beq	.L126
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4604              		.loc 1 1347 23 view .LVU1807
 4605 0314 0027     		movs	r7, #0
 4606 0316 12E0     		b	.L127
 4607              	.LVL681:
 4608              	.L128:
1352:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 4609              		.loc 1 1352 9 is_stmt 1 discriminator 1 view .LVU1808
1350:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4610              		.loc 1 1350 14 discriminator 1 view .LVU1809
1350:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4611              		.loc 1 1350 15 is_stmt 0 discriminator 1 view .LVU1810
 4612 0318 0120     		movs	r0, #1
 4613 031a FFF7FEFF 		bl	CRYP_GetFlagStatus
 4614              	.LVL682:
1350:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4615              		.loc 1 1350 14 discriminator 1 view .LVU1811
 4616 031e 0028     		cmp	r0, #0
 4617 0320 FAD0     		beq	.L128
1355:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4618              		.loc 1 1355 9 is_stmt 1 discriminator 2 view .LVU1812
 4619 0322 3068     		ldr	r0, [r6]
 4620 0324 FFF7FEFF 		bl	CRYP_DataIn
 4621              	.LVL683:
1356:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4622              		.loc 1 1356 9 discriminator 2 view .LVU1813
1357:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4623              		.loc 1 1357 9 discriminator 2 view .LVU1814
 4624 0328 7068     		ldr	r0, [r6, #4]
 4625 032a FFF7FEFF 		bl	CRYP_DataIn
 4626              	.LVL684:
1358:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4627              		.loc 1 1358 9 discriminator 2 view .LVU1815
1359:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4628              		.loc 1 1359 9 discriminator 2 view .LVU1816
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 135


 4629 032e B068     		ldr	r0, [r6, #8]
 4630 0330 FFF7FEFF 		bl	CRYP_DataIn
 4631              	.LVL685:
1360:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4632              		.loc 1 1360 9 discriminator 2 view .LVU1817
1361:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4633              		.loc 1 1361 9 discriminator 2 view .LVU1818
 4634 0334 F068     		ldr	r0, [r6, #12]
 4635 0336 FFF7FEFF 		bl	CRYP_DataIn
 4636              	.LVL686:
1362:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 4637              		.loc 1 1362 9 discriminator 2 view .LVU1819
1362:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 4638              		.loc 1 1362 19 is_stmt 0 discriminator 2 view .LVU1820
 4639 033a 1036     		adds	r6, r6, #16
 4640              	.LVL687:
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4641              		.loc 1 1347 56 is_stmt 1 discriminator 2 view .LVU1821
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4642              		.loc 1 1347 67 is_stmt 0 discriminator 2 view .LVU1822
 4643 033c 1037     		adds	r7, r7, #16
 4644              	.LVL688:
 4645              	.L127:
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4646              		.loc 1 1347 28 is_stmt 1 discriminator 1 view .LVU1823
1347:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4647              		.loc 1 1347 7 is_stmt 0 discriminator 1 view .LVU1824
 4648 033e BC42     		cmp	r4, r7
 4649 0340 EAD8     		bhi	.L128
1366:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 4650              		.loc 1 1366 7 is_stmt 1 view .LVU1825
1366:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 4651              		.loc 1 1366 15 is_stmt 0 view .LVU1826
 4652 0342 0023     		movs	r3, #0
 4653 0344 0F93     		str	r3, [sp, #60]
 4654              	.LVL689:
 4655              	.L130:
1367:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4656              		.loc 1 1367 7 is_stmt 1 discriminator 2 view .LVU1827
1369:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4657              		.loc 1 1369 9 discriminator 2 view .LVU1828
1369:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4658              		.loc 1 1369 22 is_stmt 0 discriminator 2 view .LVU1829
 4659 0346 1020     		movs	r0, #16
 4660 0348 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4661              	.LVL690:
1369:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4662              		.loc 1 1369 20 discriminator 2 view .LVU1830
 4663 034c 0246     		mov	r2, r0
 4664              	.LVL691:
1370:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4665              		.loc 1 1370 9 is_stmt 1 discriminator 2 view .LVU1831
1370:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4666              		.loc 1 1370 16 is_stmt 0 discriminator 2 view .LVU1832
 4667 034e 0F9B     		ldr	r3, [sp, #60]
 4668 0350 0133     		adds	r3, r3, #1
 4669 0352 0F93     		str	r3, [sp, #60]
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 136


1371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4670              		.loc 1 1371 14 is_stmt 1 discriminator 2 view .LVU1833
1371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4671              		.loc 1 1371 24 is_stmt 0 discriminator 2 view .LVU1834
 4672 0354 0F9B     		ldr	r3, [sp, #60]
1371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4673              		.loc 1 1371 7 discriminator 2 view .LVU1835
 4674 0356 B3F5803F 		cmp	r3, #65536
 4675 035a 01D0     		beq	.L129
1371:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4676              		.loc 1 1371 44 discriminator 1 view .LVU1836
 4677 035c 0028     		cmp	r0, #0
 4678 035e F2D1     		bne	.L130
 4679              	.L129:
1373:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4680              		.loc 1 1373 7 is_stmt 1 view .LVU1837
1373:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4681              		.loc 1 1373 10 is_stmt 0 view .LVU1838
 4682 0360 002A     		cmp	r2, #0
 4683 0362 B6D0     		beq	.L125
1375:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 4684              		.loc 1 1375 16 view .LVU1839
 4685 0364 0023     		movs	r3, #0
 4686 0366 0193     		str	r3, [sp, #4]
 4687 0368 B3E7     		b	.L125
 4688              	.LVL692:
 4689              	.L134:
1420:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4690              		.loc 1 1420 9 is_stmt 1 view .LVU1840
1420:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4691              		.loc 1 1420 12 is_stmt 0 view .LVU1841
 4692 036a 3AB3     		cbz	r2, .L137
1422:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 4693              		.loc 1 1422 18 view .LVU1842
 4694 036c 0026     		movs	r6, #0
 4695              	.LVL693:
 4696              	.L136:
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4697              		.loc 1 1395 76 is_stmt 1 discriminator 2 view .LVU1843
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4698              		.loc 1 1395 87 is_stmt 0 discriminator 2 view .LVU1844
 4699 036e 1034     		adds	r4, r4, #16
 4700              	.LVL694:
 4701              	.L132:
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4702              		.loc 1 1395 28 is_stmt 1 discriminator 1 view .LVU1845
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4703              		.loc 1 1395 7 is_stmt 0 discriminator 1 view .LVU1846
 4704 0370 4445     		cmp	r4, r8
 4705 0372 3DD2     		bcs	.L162
1395:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4706              		.loc 1 1395 53 discriminator 3 view .LVU1847
 4707 0374 002E     		cmp	r6, #0
 4708 0376 39D0     		beq	.L169
 4709              	.L133:
1400:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 4710              		.loc 1 1400 9 is_stmt 1 discriminator 1 view .LVU1848
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 137


1398:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4711              		.loc 1 1398 14 discriminator 1 view .LVU1849
1398:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4712              		.loc 1 1398 15 is_stmt 0 discriminator 1 view .LVU1850
 4713 0378 0120     		movs	r0, #1
 4714 037a FFF7FEFF 		bl	CRYP_GetFlagStatus
 4715              	.LVL695:
1398:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4716              		.loc 1 1398 14 discriminator 1 view .LVU1851
 4717 037e 0028     		cmp	r0, #0
 4718 0380 FAD0     		beq	.L133
1403:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4719              		.loc 1 1403 9 is_stmt 1 view .LVU1852
 4720 0382 2868     		ldr	r0, [r5]
 4721 0384 FFF7FEFF 		bl	CRYP_DataIn
 4722              	.LVL696:
1404:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4723              		.loc 1 1404 9 view .LVU1853
1405:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4724              		.loc 1 1405 9 view .LVU1854
 4725 0388 6868     		ldr	r0, [r5, #4]
 4726 038a FFF7FEFF 		bl	CRYP_DataIn
 4727              	.LVL697:
1406:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4728              		.loc 1 1406 9 view .LVU1855
1407:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4729              		.loc 1 1407 9 view .LVU1856
 4730 038e A868     		ldr	r0, [r5, #8]
 4731 0390 FFF7FEFF 		bl	CRYP_DataIn
 4732              	.LVL698:
1408:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 4733              		.loc 1 1408 9 view .LVU1857
1409:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 4734              		.loc 1 1409 9 view .LVU1858
 4735 0394 E868     		ldr	r0, [r5, #12]
 4736 0396 FFF7FEFF 		bl	CRYP_DataIn
 4737              	.LVL699:
1410:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 4738              		.loc 1 1410 9 view .LVU1859
1410:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 4739              		.loc 1 1410 18 is_stmt 0 view .LVU1860
 4740 039a 1035     		adds	r5, r5, #16
 4741              	.LVL700:
1413:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 4742              		.loc 1 1413 9 is_stmt 1 view .LVU1861
1413:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 4743              		.loc 1 1413 17 is_stmt 0 view .LVU1862
 4744 039c 0023     		movs	r3, #0
 4745 039e 0F93     		str	r3, [sp, #60]
 4746              	.L135:
1414:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4747              		.loc 1 1414 9 is_stmt 1 discriminator 2 view .LVU1863
1416:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 4748              		.loc 1 1416 11 discriminator 2 view .LVU1864
1416:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 4749              		.loc 1 1416 24 is_stmt 0 discriminator 2 view .LVU1865
 4750 03a0 1020     		movs	r0, #16
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 138


 4751 03a2 FFF7FEFF 		bl	CRYP_GetFlagStatus
 4752              	.LVL701:
1416:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 4753              		.loc 1 1416 22 discriminator 2 view .LVU1866
 4754 03a6 0246     		mov	r2, r0
 4755              	.LVL702:
1417:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4756              		.loc 1 1417 11 is_stmt 1 discriminator 2 view .LVU1867
1417:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4757              		.loc 1 1417 18 is_stmt 0 discriminator 2 view .LVU1868
 4758 03a8 0F9B     		ldr	r3, [sp, #60]
 4759 03aa 0133     		adds	r3, r3, #1
 4760 03ac 0F93     		str	r3, [sp, #60]
1418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4761              		.loc 1 1418 16 is_stmt 1 discriminator 2 view .LVU1869
1418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4762              		.loc 1 1418 26 is_stmt 0 discriminator 2 view .LVU1870
 4763 03ae 0F9B     		ldr	r3, [sp, #60]
1418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4764              		.loc 1 1418 9 discriminator 2 view .LVU1871
 4765 03b0 B3F5803F 		cmp	r3, #65536
 4766 03b4 D9D0     		beq	.L134
1418:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4767              		.loc 1 1418 46 discriminator 1 view .LVU1872
 4768 03b6 0028     		cmp	r0, #0
 4769 03b8 F2D1     		bne	.L135
 4770 03ba D6E7     		b	.L134
 4771              	.LVL703:
 4772              	.L137:
1429:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
 4773              		.loc 1 1429 11 is_stmt 1 discriminator 1 view .LVU1873
1427:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 4774              		.loc 1 1427 16 discriminator 1 view .LVU1874
1427:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 4775              		.loc 1 1427 17 is_stmt 0 discriminator 1 view .LVU1875
 4776 03bc 0420     		movs	r0, #4
 4777 03be FFF7FEFF 		bl	CRYP_GetFlagStatus
 4778              	.LVL704:
1427:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 4779              		.loc 1 1427 16 discriminator 1 view .LVU1876
 4780 03c2 0028     		cmp	r0, #0
 4781 03c4 FAD0     		beq	.L137
1432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4782              		.loc 1 1432 11 is_stmt 1 view .LVU1877
1432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4783              		.loc 1 1432 38 is_stmt 0 view .LVU1878
 4784 03c6 FFF7FEFF 		bl	CRYP_DataOut
 4785              	.LVL705:
1432:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4786              		.loc 1 1432 36 view .LVU1879
 4787 03ca C9F80000 		str	r0, [r9]
1433:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4788              		.loc 1 1433 11 is_stmt 1 view .LVU1880
 4789              	.LVL706:
1434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4790              		.loc 1 1434 11 view .LVU1881
1434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 139


 4791              		.loc 1 1434 38 is_stmt 0 view .LVU1882
 4792 03ce FFF7FEFF 		bl	CRYP_DataOut
 4793              	.LVL707:
1434:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4794              		.loc 1 1434 36 view .LVU1883
 4795 03d2 C9F80400 		str	r0, [r9, #4]
1435:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4796              		.loc 1 1435 11 is_stmt 1 view .LVU1884
 4797              	.LVL708:
1436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4798              		.loc 1 1436 11 view .LVU1885
1436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4799              		.loc 1 1436 38 is_stmt 0 view .LVU1886
 4800 03d6 FFF7FEFF 		bl	CRYP_DataOut
 4801              	.LVL709:
1436:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4802              		.loc 1 1436 36 view .LVU1887
 4803 03da C9F80800 		str	r0, [r9, #8]
1437:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 4804              		.loc 1 1437 11 is_stmt 1 view .LVU1888
 4805              	.LVL710:
1438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4806              		.loc 1 1438 11 view .LVU1889
1438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4807              		.loc 1 1438 38 is_stmt 0 view .LVU1890
 4808 03de FFF7FEFF 		bl	CRYP_DataOut
 4809              	.LVL711:
1438:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 4810              		.loc 1 1438 36 view .LVU1891
 4811 03e2 C9F80C00 		str	r0, [r9, #12]
1439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 4812              		.loc 1 1439 11 is_stmt 1 view .LVU1892
1439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 4813              		.loc 1 1439 21 is_stmt 0 view .LVU1893
 4814 03e6 09F11009 		add	r9, r9, #16
 4815              	.LVL712:
1439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 4816              		.loc 1 1439 21 view .LVU1894
 4817 03ea C0E7     		b	.L136
 4818              	.L169:
1439:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
 4819              		.loc 1 1439 21 view .LVU1895
 4820 03ec 0196     		str	r6, [sp, #4]
 4821 03ee 00E0     		b	.L131
 4822              	.L162:
 4823 03f0 0196     		str	r6, [sp, #4]
 4824              	.LVL713:
 4825              	.L131:
1446:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4826              		.loc 1 1446 5 is_stmt 1 view .LVU1896
 4827 03f2 4FF44030 		mov	r0, #196608
 4828 03f6 FFF7FEFF 		bl	CRYP_PhaseConfig
 4829              	.LVL714:
1449:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4830              		.loc 1 1449 5 view .LVU1897
 4831 03fa 0120     		movs	r0, #1
 4832 03fc FFF7FEFF 		bl	CRYP_Cmd
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 140


 4833              	.LVL715:
1451:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4834              		.loc 1 1451 5 view .LVU1898
1451:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4835              		.loc 1 1451 8 is_stmt 0 view .LVU1899
 4836 0400 FFF7FEFF 		bl	CRYP_GetCmdStatus
 4837              	.LVL716:
1451:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4838              		.loc 1 1451 7 view .LVU1900
 4839 0404 0746     		mov	r7, r0
 4840 0406 0028     		cmp	r0, #0
 4841 0408 00F0D280 		beq	.L126
1458:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
 4842              		.loc 1 1458 5 is_stmt 1 view .LVU1901
 4843              	.LVL717:
1460:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4844              		.loc 1 1460 5 view .LVU1902
 4845 040c 0798     		ldr	r0, [sp, #28]
 4846 040e FFF7FEFF 		bl	CRYP_DataIn
 4847              	.LVL718:
1461:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4848              		.loc 1 1461 5 view .LVU1903
1462:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4849              		.loc 1 1462 5 view .LVU1904
 4850 0412 0898     		ldr	r0, [sp, #32]
 4851 0414 FFF7FEFF 		bl	CRYP_DataIn
 4852              	.LVL719:
1463:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 4853              		.loc 1 1463 5 view .LVU1905
1464:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 4854              		.loc 1 1464 5 view .LVU1906
 4855 0418 0998     		ldr	r0, [sp, #36]
 4856 041a FFF7FEFF 		bl	CRYP_DataIn
 4857              	.LVL720:
1465:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
 4858              		.loc 1 1465 5 view .LVU1907
1467:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4859              		.loc 1 1467 5 view .LVU1908
1467:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4860              		.loc 1 1467 17 is_stmt 0 view .LVU1909
 4861 041e 0A98     		ldr	r0, [sp, #40]
1467:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4862              		.loc 1 1467 5 view .LVU1910
 4863 0420 20F08070 		bic	r0, r0, #16777216
 4864 0424 FFF7FEFF 		bl	CRYP_DataIn
 4865              	.LVL721:
1470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4866              		.loc 1 1470 5 is_stmt 1 view .LVU1911
 4867              	.L138:
1472:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
 4868              		.loc 1 1472 5 discriminator 1 view .LVU1912
1470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4869              		.loc 1 1470 10 discriminator 1 view .LVU1913
1470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4870              		.loc 1 1470 11 is_stmt 0 discriminator 1 view .LVU1914
 4871 0428 0420     		movs	r0, #4
 4872 042a FFF7FEFF 		bl	CRYP_GetFlagStatus
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 141


 4873              	.LVL722:
1470:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 4874              		.loc 1 1470 10 discriminator 1 view .LVU1915
 4875 042e 0028     		cmp	r0, #0
 4876 0430 FAD0     		beq	.L138
1475:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4877              		.loc 1 1475 5 is_stmt 1 view .LVU1916
1475:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4878              		.loc 1 1475 18 is_stmt 0 view .LVU1917
 4879 0432 FFF7FEFF 		bl	CRYP_DataOut
 4880              	.LVL723:
1475:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 4881              		.loc 1 1475 16 view .LVU1918
 4882 0436 0390     		str	r0, [sp, #12]
1476:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4883              		.loc 1 1476 5 is_stmt 1 view .LVU1919
1476:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4884              		.loc 1 1476 18 is_stmt 0 view .LVU1920
 4885 0438 FFF7FEFF 		bl	CRYP_DataOut
 4886              	.LVL724:
1476:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 4887              		.loc 1 1476 16 view .LVU1921
 4888 043c 0490     		str	r0, [sp, #16]
1477:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4889              		.loc 1 1477 5 is_stmt 1 view .LVU1922
1477:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4890              		.loc 1 1477 18 is_stmt 0 view .LVU1923
 4891 043e FFF7FEFF 		bl	CRYP_DataOut
 4892              	.LVL725:
1477:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 4893              		.loc 1 1477 16 view .LVU1924
 4894 0442 0590     		str	r0, [sp, #20]
1478:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 4895              		.loc 1 1478 5 is_stmt 1 view .LVU1925
1478:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 4896              		.loc 1 1478 18 is_stmt 0 view .LVU1926
 4897 0444 FFF7FEFF 		bl	CRYP_DataOut
 4898              	.LVL726:
1478:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
 4899              		.loc 1 1478 16 view .LVU1927
 4900 0448 0690     		str	r0, [sp, #24]
 4901 044a 019F     		ldr	r7, [sp, #4]
 4902 044c A3E0     		b	.L139
 4903              	.LVL727:
 4904              	.L167:
1524:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4905              		.loc 1 1524 7 is_stmt 1 view .LVU1928
 4906 044e 4FF48030 		mov	r0, #65536
 4907 0452 FFF7FEFF 		bl	CRYP_PhaseConfig
 4908              	.LVL728:
1527:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       
 4909              		.loc 1 1527 7 view .LVU1929
 4910 0456 0120     		movs	r0, #1
 4911 0458 FFF7FEFF 		bl	CRYP_Cmd
 4912              	.LVL729:
1529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4913              		.loc 1 1529 7 view .LVU1930
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 142


1529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4914              		.loc 1 1529 10 is_stmt 0 view .LVU1931
 4915 045c FFF7FEFF 		bl	CRYP_GetCmdStatus
 4916              	.LVL730:
1529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4917              		.loc 1 1529 9 view .LVU1932
 4918 0460 0746     		mov	r7, r0
 4919              	.LVL731:
1529:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4920              		.loc 1 1529 9 view .LVU1933
 4921 0462 0028     		cmp	r0, #0
 4922 0464 00F0A480 		beq	.L126
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4923              		.loc 1 1536 23 view .LVU1934
 4924 0468 0027     		movs	r7, #0
 4925 046a 12E0     		b	.L142
 4926              	.LVL732:
 4927              	.L143:
1541:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 4928              		.loc 1 1541 9 is_stmt 1 discriminator 1 view .LVU1935
1539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4929              		.loc 1 1539 14 discriminator 1 view .LVU1936
1539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4930              		.loc 1 1539 15 is_stmt 0 discriminator 1 view .LVU1937
 4931 046c 0120     		movs	r0, #1
 4932 046e FFF7FEFF 		bl	CRYP_GetFlagStatus
 4933              	.LVL733:
1539:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 4934              		.loc 1 1539 14 discriminator 1 view .LVU1938
 4935 0472 0028     		cmp	r0, #0
 4936 0474 FAD0     		beq	.L143
1544:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4937              		.loc 1 1544 9 is_stmt 1 discriminator 2 view .LVU1939
 4938 0476 3068     		ldr	r0, [r6]
 4939 0478 FFF7FEFF 		bl	CRYP_DataIn
 4940              	.LVL734:
1545:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4941              		.loc 1 1545 9 discriminator 2 view .LVU1940
1546:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4942              		.loc 1 1546 9 discriminator 2 view .LVU1941
 4943 047c 7068     		ldr	r0, [r6, #4]
 4944 047e FFF7FEFF 		bl	CRYP_DataIn
 4945              	.LVL735:
1547:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4946              		.loc 1 1547 9 discriminator 2 view .LVU1942
1548:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4947              		.loc 1 1548 9 discriminator 2 view .LVU1943
 4948 0482 B068     		ldr	r0, [r6, #8]
 4949 0484 FFF7FEFF 		bl	CRYP_DataIn
 4950              	.LVL736:
1549:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(headeraddr));
 4951              		.loc 1 1549 9 discriminator 2 view .LVU1944
1550:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         headeraddr+=4;
 4952              		.loc 1 1550 9 discriminator 2 view .LVU1945
 4953 0488 F068     		ldr	r0, [r6, #12]
 4954 048a FFF7FEFF 		bl	CRYP_DataIn
 4955              	.LVL737:
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 143


1551:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 4956              		.loc 1 1551 9 discriminator 2 view .LVU1946
1551:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 4957              		.loc 1 1551 19 is_stmt 0 discriminator 2 view .LVU1947
 4958 048e 1036     		adds	r6, r6, #16
 4959              	.LVL738:
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4960              		.loc 1 1536 56 is_stmt 1 discriminator 2 view .LVU1948
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4961              		.loc 1 1536 67 is_stmt 0 discriminator 2 view .LVU1949
 4962 0490 1037     		adds	r7, r7, #16
 4963              	.LVL739:
 4964              	.L142:
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4965              		.loc 1 1536 28 is_stmt 1 discriminator 1 view .LVU1950
1536:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4966              		.loc 1 1536 7 is_stmt 0 discriminator 1 view .LVU1951
 4967 0492 BC42     		cmp	r4, r7
 4968 0494 EAD8     		bhi	.L143
1555:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 4969              		.loc 1 1555 7 is_stmt 1 view .LVU1952
1555:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       do
 4970              		.loc 1 1555 15 is_stmt 0 view .LVU1953
 4971 0496 0023     		movs	r3, #0
 4972 0498 0F93     		str	r3, [sp, #60]
 4973              	.LVL740:
 4974              	.L145:
1556:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4975              		.loc 1 1556 7 is_stmt 1 discriminator 2 view .LVU1954
1558:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4976              		.loc 1 1558 9 discriminator 2 view .LVU1955
1558:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4977              		.loc 1 1558 22 is_stmt 0 discriminator 2 view .LVU1956
 4978 049a 1020     		movs	r0, #16
 4979 049c FFF7FEFF 		bl	CRYP_GetFlagStatus
 4980              	.LVL741:
1558:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter++;
 4981              		.loc 1 1558 20 discriminator 2 view .LVU1957
 4982 04a0 0246     		mov	r2, r0
 4983              	.LVL742:
1559:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4984              		.loc 1 1559 9 is_stmt 1 discriminator 2 view .LVU1958
1559:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 4985              		.loc 1 1559 16 is_stmt 0 discriminator 2 view .LVU1959
 4986 04a2 0F9B     		ldr	r3, [sp, #60]
 4987 04a4 0133     		adds	r3, r3, #1
 4988 04a6 0F93     		str	r3, [sp, #60]
1560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4989              		.loc 1 1560 14 is_stmt 1 discriminator 2 view .LVU1960
1560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4990              		.loc 1 1560 24 is_stmt 0 discriminator 2 view .LVU1961
 4991 04a8 0F9B     		ldr	r3, [sp, #60]
1560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 4992              		.loc 1 1560 7 discriminator 2 view .LVU1962
 4993 04aa B3F5803F 		cmp	r3, #65536
 4994 04ae 01D0     		beq	.L144
1560:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 144


 4995              		.loc 1 1560 44 discriminator 1 view .LVU1963
 4996 04b0 0028     		cmp	r0, #0
 4997 04b2 F2D1     		bne	.L145
 4998              	.L144:
1562:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 4999              		.loc 1 1562 7 is_stmt 1 view .LVU1964
1562:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5000              		.loc 1 1562 10 is_stmt 0 view .LVU1965
 5001 04b4 0AB9     		cbnz	r2, .L160
1141:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 5002              		.loc 1 1141 15 view .LVU1966
 5003 04b6 0124     		movs	r4, #1
 5004              	.LVL743:
1141:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 5005              		.loc 1 1141 15 view .LVU1967
 5006 04b8 8EE6     		b	.L141
 5007              	.LVL744:
 5008              	.L160:
1564:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 5009              		.loc 1 1564 16 view .LVU1968
 5010 04ba 0024     		movs	r4, #0
 5011              	.LVL745:
1564:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
 5012              		.loc 1 1564 16 view .LVU1969
 5013 04bc 8CE6     		b	.L141
 5014              	.LVL746:
 5015              	.L149:
1585:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
1586:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the IFEM flag is reset */
1587:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         while(CRYP_GetFlagStatus(CRYP_FLAG_IFEM) == RESET)
1588:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1589:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1590:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1591:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Write the Input block in the IN FIFO */
1592:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1593:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1594:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1595:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1596:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1597:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1598:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
1599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
1600:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
1601:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         /* Wait until the complete message has been processed */
1602:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         counter = 0;
1603:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
1604:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
1606:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
1607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
1608:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1609:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         if (busystatus != RESET)
 5016              		.loc 1 1609 9 is_stmt 1 view .LVU1970
 5017              		.loc 1 1609 12 is_stmt 0 view .LVU1971
 5018 04be 3AB3     		cbz	r2, .L152
1610:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1611:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           status = ERROR;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 145


 5019              		.loc 1 1611 18 view .LVU1972
 5020 04c0 0024     		movs	r4, #0
 5021              	.LVL747:
 5022              	.L151:
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5023              		.loc 1 1584 76 is_stmt 1 discriminator 2 view .LVU1973
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5024              		.loc 1 1584 87 is_stmt 0 discriminator 2 view .LVU1974
 5025 04c2 1036     		adds	r6, r6, #16
 5026              	.LVL748:
 5027              	.L147:
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5028              		.loc 1 1584 28 is_stmt 1 discriminator 1 view .LVU1975
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5029              		.loc 1 1584 7 is_stmt 0 discriminator 1 view .LVU1976
 5030 04c4 4645     		cmp	r6, r8
 5031 04c6 3BD2     		bcs	.L146
1584:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       {
 5032              		.loc 1 1584 53 discriminator 3 view .LVU1977
 5033 04c8 002C     		cmp	r4, #0
 5034 04ca 39D0     		beq	.L146
 5035              	.L148:
1589:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 5036              		.loc 1 1589 9 is_stmt 1 discriminator 1 view .LVU1978
1587:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 5037              		.loc 1 1587 14 discriminator 1 view .LVU1979
1587:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 5038              		.loc 1 1587 15 is_stmt 0 discriminator 1 view .LVU1980
 5039 04cc 0120     		movs	r0, #1
 5040 04ce FFF7FEFF 		bl	CRYP_GetFlagStatus
 5041              	.LVL749:
1587:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 5042              		.loc 1 1587 14 discriminator 1 view .LVU1981
 5043 04d2 0028     		cmp	r0, #0
 5044 04d4 FAD0     		beq	.L148
1592:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5045              		.loc 1 1592 9 is_stmt 1 view .LVU1982
 5046 04d6 2868     		ldr	r0, [r5]
 5047 04d8 FFF7FEFF 		bl	CRYP_DataIn
 5048              	.LVL750:
1593:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5049              		.loc 1 1593 9 view .LVU1983
1594:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5050              		.loc 1 1594 9 view .LVU1984
 5051 04dc 6868     		ldr	r0, [r5, #4]
 5052 04de FFF7FEFF 		bl	CRYP_DataIn
 5053              	.LVL751:
1595:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5054              		.loc 1 1595 9 view .LVU1985
1596:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
 5055              		.loc 1 1596 9 view .LVU1986
 5056 04e2 A868     		ldr	r0, [r5, #8]
 5057 04e4 FFF7FEFF 		bl	CRYP_DataIn
 5058              	.LVL752:
1597:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         CRYP_DataIn(*(uint32_t*)(inputaddr));
 5059              		.loc 1 1597 9 view .LVU1987
1598:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         inputaddr+=4;
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 146


 5060              		.loc 1 1598 9 view .LVU1988
 5061 04e8 E868     		ldr	r0, [r5, #12]
 5062 04ea FFF7FEFF 		bl	CRYP_DataIn
 5063              	.LVL753:
1599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 5064              		.loc 1 1599 9 view .LVU1989
1599:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         
 5065              		.loc 1 1599 18 is_stmt 0 view .LVU1990
 5066 04ee 1035     		adds	r5, r5, #16
 5067              	.LVL754:
1602:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 5068              		.loc 1 1602 9 is_stmt 1 view .LVU1991
1602:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         do
 5069              		.loc 1 1602 17 is_stmt 0 view .LVU1992
 5070 04f0 0023     		movs	r3, #0
 5071 04f2 0F93     		str	r3, [sp, #60]
 5072              	.L150:
1603:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
 5073              		.loc 1 1603 9 is_stmt 1 discriminator 2 view .LVU1993
1605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 5074              		.loc 1 1605 11 discriminator 2 view .LVU1994
1605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 5075              		.loc 1 1605 24 is_stmt 0 discriminator 2 view .LVU1995
 5076 04f4 1020     		movs	r0, #16
 5077 04f6 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5078              	.LVL755:
1605:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           counter++;
 5079              		.loc 1 1605 22 discriminator 2 view .LVU1996
 5080 04fa 0246     		mov	r2, r0
 5081              	.LVL756:
1606:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5082              		.loc 1 1606 11 is_stmt 1 discriminator 2 view .LVU1997
1606:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 5083              		.loc 1 1606 18 is_stmt 0 discriminator 2 view .LVU1998
 5084 04fc 0F9B     		ldr	r3, [sp, #60]
 5085 04fe 0133     		adds	r3, r3, #1
 5086 0500 0F93     		str	r3, [sp, #60]
1607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 5087              		.loc 1 1607 16 is_stmt 1 discriminator 2 view .LVU1999
1607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 5088              		.loc 1 1607 26 is_stmt 0 discriminator 2 view .LVU2000
 5089 0502 0F9B     		ldr	r3, [sp, #60]
1607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 5090              		.loc 1 1607 9 discriminator 2 view .LVU2001
 5091 0504 B3F5803F 		cmp	r3, #65536
 5092 0508 D9D0     		beq	.L149
1607:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
 5093              		.loc 1 1607 46 discriminator 1 view .LVU2002
 5094 050a 0028     		cmp	r0, #0
 5095 050c F2D1     		bne	.L150
 5096 050e D6E7     		b	.L149
 5097              	.LVL757:
 5098              	.L152:
1612:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1613:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         else
1614:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         {
1615:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Wait until the OFNE flag is reset */
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 147


1616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
1617:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
1618:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           }
 5099              		.loc 1 1618 11 is_stmt 1 discriminator 1 view .LVU2003
1616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 5100              		.loc 1 1616 16 discriminator 1 view .LVU2004
1616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 5101              		.loc 1 1616 17 is_stmt 0 discriminator 1 view .LVU2005
 5102 0510 0420     		movs	r0, #4
 5103 0512 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5104              	.LVL758:
1616:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           {
 5105              		.loc 1 1616 16 discriminator 1 view .LVU2006
 5106 0516 0028     		cmp	r0, #0
 5107 0518 FAD0     		beq	.L152
1619:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           
1620:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           /* Read the Output block from the Output FIFO */
1621:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5108              		.loc 1 1621 11 is_stmt 1 view .LVU2007
 5109              		.loc 1 1621 38 is_stmt 0 view .LVU2008
 5110 051a FFF7FEFF 		bl	CRYP_DataOut
 5111              	.LVL759:
 5112              		.loc 1 1621 36 view .LVU2009
 5113 051e C9F80000 		str	r0, [r9]
1622:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5114              		.loc 1 1622 11 is_stmt 1 view .LVU2010
 5115              	.LVL760:
1623:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5116              		.loc 1 1623 11 view .LVU2011
 5117              		.loc 1 1623 38 is_stmt 0 view .LVU2012
 5118 0522 FFF7FEFF 		bl	CRYP_DataOut
 5119              	.LVL761:
 5120              		.loc 1 1623 36 view .LVU2013
 5121 0526 C9F80400 		str	r0, [r9, #4]
1624:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5122              		.loc 1 1624 11 is_stmt 1 view .LVU2014
 5123              	.LVL762:
1625:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5124              		.loc 1 1625 11 view .LVU2015
 5125              		.loc 1 1625 38 is_stmt 0 view .LVU2016
 5126 052a FFF7FEFF 		bl	CRYP_DataOut
 5127              	.LVL763:
 5128              		.loc 1 1625 36 view .LVU2017
 5129 052e C9F80800 		str	r0, [r9, #8]
1626:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5130              		.loc 1 1626 11 is_stmt 1 view .LVU2018
 5131              	.LVL764:
1627:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           *(uint32_t*)(outputaddr) = CRYP_DataOut();
 5132              		.loc 1 1627 11 view .LVU2019
 5133              		.loc 1 1627 38 is_stmt 0 view .LVU2020
 5134 0532 FFF7FEFF 		bl	CRYP_DataOut
 5135              	.LVL765:
 5136              		.loc 1 1627 36 view .LVU2021
 5137 0536 C9F80C00 		str	r0, [r9, #12]
1628:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****           outputaddr+=4;
 5138              		.loc 1 1628 11 is_stmt 1 view .LVU2022
 5139              		.loc 1 1628 21 is_stmt 0 view .LVU2023
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 148


 5140 053a 09F11009 		add	r9, r9, #16
 5141              	.LVL766:
 5142              		.loc 1 1628 21 view .LVU2024
 5143 053e C0E7     		b	.L151
 5144              	.LVL767:
 5145              	.L146:
1629:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****         }
1630:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       }
1631:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1632:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1633:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /***************************** final phase ********************************/
1634:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Select final phase */
1635:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_PhaseConfig(CRYP_Phase_Final);
 5146              		.loc 1 1635 5 is_stmt 1 view .LVU2025
 5147 0540 4FF44030 		mov	r0, #196608
 5148 0544 FFF7FEFF 		bl	CRYP_PhaseConfig
 5149              	.LVL768:
1636:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1637:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Enable Crypto processor */
1638:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_Cmd(ENABLE);
 5150              		.loc 1 1638 5 view .LVU2026
 5151 0548 0120     		movs	r0, #1
 5152 054a FFF7FEFF 		bl	CRYP_Cmd
 5153              	.LVL769:
1639:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1640:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     if(CRYP_GetCmdStatus() == DISABLE)
 5154              		.loc 1 1640 5 view .LVU2027
 5155              		.loc 1 1640 8 is_stmt 0 view .LVU2028
 5156 054e FFF7FEFF 		bl	CRYP_GetCmdStatus
 5157              	.LVL770:
 5158              		.loc 1 1640 7 view .LVU2029
 5159 0552 0746     		mov	r7, r0
 5160 0554 60B3     		cbz	r0, .L126
1641:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1642:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       /* The CRYP peripheral clock is not enabled or the device doesn't embed 
1643:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****          the CRYP peripheral (please check the device sales type. */
1644:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****       return(ERROR);
1645:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
1646:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1647:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr = (uint32_t)ctr;
 5161              		.loc 1 1647 5 is_stmt 1 view .LVU2030
 5162              	.LVL771:
1648:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Write the counter block in the IN FIFO */
1649:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5163              		.loc 1 1649 5 view .LVU2031
 5164 0556 0798     		ldr	r0, [sp, #28]
 5165 0558 FFF7FEFF 		bl	CRYP_DataIn
 5166              	.LVL772:
1650:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5167              		.loc 1 1650 5 view .LVU2032
1651:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5168              		.loc 1 1651 5 view .LVU2033
 5169 055c 0898     		ldr	r0, [sp, #32]
 5170 055e FFF7FEFF 		bl	CRYP_DataIn
 5171              	.LVL773:
1652:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5172              		.loc 1 1652 5 view .LVU2034
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 149


1653:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr));
 5173              		.loc 1 1653 5 view .LVU2035
 5174 0562 0998     		ldr	r0, [sp, #36]
 5175 0564 FFF7FEFF 		bl	CRYP_DataIn
 5176              	.LVL774:
1654:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     ctraddr+=4;
 5177              		.loc 1 1654 5 view .LVU2036
1655:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Reset bit 0 (after 8-bit swap) is equivalent to reset bit 24 (before 8-bit swap) */
1656:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     CRYP_DataIn(*(uint32_t*)(ctraddr) & 0xfeffffff);
 5178              		.loc 1 1656 5 view .LVU2037
 5179              		.loc 1 1656 17 is_stmt 0 view .LVU2038
 5180 0568 0A98     		ldr	r0, [sp, #40]
 5181              		.loc 1 1656 5 view .LVU2039
 5182 056a 20F08070 		bic	r0, r0, #16777216
 5183 056e FFF7FEFF 		bl	CRYP_DataIn
 5184              	.LVL775:
1657:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1658:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Wait until the OFNE flag is reset */
1659:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     while(CRYP_GetFlagStatus(CRYP_FLAG_OFNE) == RESET)
 5185              		.loc 1 1659 5 is_stmt 1 view .LVU2040
 5186              	.L153:
1660:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
1661:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     }
 5187              		.loc 1 1661 5 discriminator 1 view .LVU2041
1659:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 5188              		.loc 1 1659 10 discriminator 1 view .LVU2042
1659:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 5189              		.loc 1 1659 11 is_stmt 0 discriminator 1 view .LVU2043
 5190 0572 0420     		movs	r0, #4
 5191 0574 FFF7FEFF 		bl	CRYP_GetFlagStatus
 5192              	.LVL776:
1659:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     {
 5193              		.loc 1 1659 10 discriminator 1 view .LVU2044
 5194 0578 0028     		cmp	r0, #0
 5195 057a FAD0     		beq	.L153
1662:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     
1663:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Read the Authentification TAG (MAC) in the IN FIFO */
1664:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[0] = CRYP_DataOut();
 5196              		.loc 1 1664 5 is_stmt 1 view .LVU2045
 5197              		.loc 1 1664 18 is_stmt 0 view .LVU2046
 5198 057c FFF7FEFF 		bl	CRYP_DataOut
 5199              	.LVL777:
 5200              		.loc 1 1664 16 view .LVU2047
 5201 0580 0390     		str	r0, [sp, #12]
1665:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[1] = CRYP_DataOut();
 5202              		.loc 1 1665 5 is_stmt 1 view .LVU2048
 5203              		.loc 1 1665 18 is_stmt 0 view .LVU2049
 5204 0582 FFF7FEFF 		bl	CRYP_DataOut
 5205              	.LVL778:
 5206              		.loc 1 1665 16 view .LVU2050
 5207 0586 0490     		str	r0, [sp, #16]
1666:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[2] = CRYP_DataOut();
 5208              		.loc 1 1666 5 is_stmt 1 view .LVU2051
 5209              		.loc 1 1666 18 is_stmt 0 view .LVU2052
 5210 0588 FFF7FEFF 		bl	CRYP_DataOut
 5211              	.LVL779:
 5212              		.loc 1 1666 16 view .LVU2053
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 150


 5213 058c 0590     		str	r0, [sp, #20]
1667:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     temptag[3] = CRYP_DataOut();
 5214              		.loc 1 1667 5 is_stmt 1 view .LVU2054
 5215              		.loc 1 1667 18 is_stmt 0 view .LVU2055
 5216 058e FFF7FEFF 		bl	CRYP_DataOut
 5217              	.LVL780:
 5218              		.loc 1 1667 16 view .LVU2056
 5219 0592 0690     		str	r0, [sp, #24]
 5220 0594 2746     		mov	r7, r4
 5221              	.LVL781:
 5222              	.L139:
1668:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1669:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1670:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Copy temporary authentication TAG in user TAG buffer */
1671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   for(loopcounter = 0; (loopcounter < TAGSize); loopcounter++)
 5223              		.loc 1 1671 3 is_stmt 1 view .LVU2057
 5224              		.loc 1 1671 19 is_stmt 0 view .LVU2058
 5225 0596 0023     		movs	r3, #0
 5226 0598 3299     		ldr	r1, [sp, #200]
 5227              		.loc 1 1671 3 view .LVU2059
 5228 059a 04E0     		b	.L154
 5229              	.LVL782:
 5230              	.L155:
1672:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
1673:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     /* Set the authentication TAG buffer */
1674:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****     *((uint8_t*)tagaddr+loopcounter) = *((uint8_t*)temptag+loopcounter);
 5231              		.loc 1 1674 5 is_stmt 1 discriminator 3 view .LVU2060
 5232              		.loc 1 1674 59 is_stmt 0 discriminator 3 view .LVU2061
 5233 059c 03AA     		add	r2, sp, #12
 5234              		.loc 1 1674 40 discriminator 3 view .LVU2062
 5235 059e D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 5236              		.loc 1 1674 38 discriminator 3 view .LVU2063
 5237 05a0 03F80B20 		strb	r2, [r3, fp]
1671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 5238              		.loc 1 1671 49 is_stmt 1 discriminator 3 view .LVU2064
1671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 5239              		.loc 1 1671 60 is_stmt 0 discriminator 3 view .LVU2065
 5240 05a4 0133     		adds	r3, r3, #1
 5241              	.LVL783:
 5242              	.L154:
1671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 5243              		.loc 1 1671 24 is_stmt 1 discriminator 1 view .LVU2066
1671:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   {
 5244              		.loc 1 1671 3 is_stmt 0 discriminator 1 view .LVU2067
 5245 05a6 8B42     		cmp	r3, r1
 5246 05a8 F8D3     		bcc	.L155
1675:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   }
1676:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   
1677:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   /* Disable Crypto */
1678:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   CRYP_Cmd(DISABLE);
 5247              		.loc 1 1678 3 is_stmt 1 view .LVU2068
 5248 05aa 0020     		movs	r0, #0
 5249 05ac FFF7FEFF 		bl	CRYP_Cmd
 5250              	.LVL784:
1679:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** 
1680:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c ****   return status;
 5251              		.loc 1 1680 3 view .LVU2069
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 151


 5252              	.L126:
1681:STM32F4xx_LIB/periph/src/stm32f4xx_cryp_aes.c **** }
 5253              		.loc 1 1681 1 is_stmt 0 view .LVU2070
 5254 05b0 3846     		mov	r0, r7
 5255 05b2 21B0     		add	sp, sp, #132
 5256              	.LCFI14:
 5257              		.cfi_def_cfa_offset 36
 5258              		@ sp needed
 5259 05b4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5260              		.loc 1 1681 1 view .LVU2071
 5261              		.cfi_endproc
 5262              	.LFE127:
 5264              		.text
 5265              	.Letext0:
 5266              		.file 3 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\machine\\_default_types.h"
 5267              		.file 4 "d:\\gcc_tool\\gnu_tool_arm_embedded\\arm-none-eabi\\include\\sys\\_stdint.h"
 5268              		.file 5 "STM32F4xx_LIB/core/core_cm4.h"
 5269              		.file 6 "User/system_stm32f4xx.h"
 5270              		.file 7 "User/stm32f4xx.h"
 5271              		.file 8 "STM32F4xx_LIB/periph/inc/stm32f4xx_cryp.h"
ARM GAS  C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s 			page 152


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_cryp_aes.c
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:18     .text.CRYP_AES_ECB:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:26     .text.CRYP_AES_ECB:00000000 CRYP_AES_ECB
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:691    .text.CRYP_AES_CBC:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:698    .text.CRYP_AES_CBC:00000000 CRYP_AES_CBC
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:1443   .text.CRYP_AES_CTR:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:1450   .text.CRYP_AES_CTR:00000000 CRYP_AES_CTR
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:2136   .text.CRYP_AES_GCM:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:2143   .text.CRYP_AES_GCM:00000000 CRYP_AES_GCM
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:3590   .text.CRYP_AES_CCM:00000000 $t
C:\Users\æ©€Ú\AppData\Local\Temp\cclX9pwz.s:3597   .text.CRYP_AES_CCM:00000000 CRYP_AES_CCM

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_FIFOFlush
CRYP_Init
CRYP_KeyInit
CRYP_Cmd
CRYP_GetFlagStatus
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_DataOut
CRYP_IVInit
CRYP_PhaseConfig
