Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/lduac/Software/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sobel_top glbl -prj sobel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s sobel 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_buffer_a_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_buffer_a_1_ram
INFO: [VRFC 10-311] analyzing module sobel_buffer_a_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_crop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_crop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/AESL_automem_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/AESL_automem_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_crop_upper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_crop_upper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sobel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_mul_mul_10ns_12ns_20_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_mul_mul_10ns_12ns_20_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sobel_mul_mul_10ns_12ns_20_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel_buffer_a_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel_buffer_a_2_ram
INFO: [VRFC 10-311] analyzing module sobel_buffer_a_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sobel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/lduac/Projects/CCC-Pragma_OK/problems/sobel5/sobel/solution1/sim/verilog/nodf_module_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sobel_buffer_a_1_ram
Compiling module xil_defaultlib.sobel_buffer_a_1(DataWidth=16,Ad...
Compiling module xil_defaultlib.sobel_buffer_a_2_ram
Compiling module xil_defaultlib.sobel_buffer_a_2(DataWidth=16,Ad...
Compiling module xil_defaultlib.sobel_crop
Compiling module xil_defaultlib.sobel_adder
Compiling module xil_defaultlib.sobel_crop_upper
Compiling module xil_defaultlib.sobel_mul_mul_10ns_12ns_20_4_1_D...
Compiling module xil_defaultlib.sobel_mul_mul_10ns_12ns_20_4_1(I...
Compiling module xil_defaultlib.sobel
Compiling module xil_defaultlib.AESL_automem_src
Compiling module xil_defaultlib.AESL_automem_dst
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sobel_top
Compiling module work.glbl
Built simulation snapshot sobel
