// Seed: 2715052819
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  assign module_1.id_6 = 0;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_38;
endmodule
module module_1 #(
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_3,
      id_7,
      id_1,
      id_2,
      id_2,
      id_3,
      id_7,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_7,
      id_2,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_7,
      id_7,
      id_7,
      id_2,
      id_7,
      id_2,
      id_5,
      id_3,
      id_2,
      id_7,
      id_2
  );
  input wire id_1;
  logic id_9;
  ;
  assign id_9[1] = id_3;
  assign id_7 = !id_9;
  wire id_10;
  wire [-1 'b0 : id_6] id_11;
endmodule
