#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-526-g5cbdff202)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5e0d3ed9c300 .scope module, "inc16_tb" "inc16_tb" 2 3;
 .timescale 0 0;
v0x5e0d3ee79130_0 .var "in", 15 0;
v0x5e0d3ee79240_0 .net "out", 15 0, L_0x5e0d3ee95b60;  1 drivers
S_0x5e0d3eda4520 .scope module, "inc1" "inc16" 2 7, 3 42 0, S_0x5e0d3ed9c300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
v0x5e0d3ee78f30_0 .net "in", 15 0, v0x5e0d3ee79130_0;  1 drivers
v0x5e0d3ee79020_0 .net "out", 15 0, L_0x5e0d3ee95b60;  alias, 1 drivers
S_0x5e0d3edb9580 .scope module, "a1" "add16" 3 46, 3 23 0, S_0x5e0d3eda4520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
v0x5e0d3ee78b30_0 .net "a", 15 0, v0x5e0d3ee79130_0;  alias, 1 drivers
L_0x74e74249f060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5e0d3ee78c30_0 .net "b", 15 0, L_0x74e74249f060;  1 drivers
v0x5e0d3ee78d10_0 .net "carry", 15 0, L_0x5e0d3ee95c00;  1 drivers
v0x5e0d3ee78dd0_0 .net "out", 15 0, L_0x5e0d3ee95b60;  alias, 1 drivers
L_0x5e0d3ee7ae60 .part v0x5e0d3ee79130_0, 0, 1;
L_0x5e0d3ee7af20 .part L_0x74e74249f060, 0, 1;
L_0x5e0d3ee7c940 .part v0x5e0d3ee79130_0, 1, 1;
L_0x5e0d3ee7c9e0 .part L_0x74e74249f060, 1, 1;
L_0x5e0d3ee7ca80 .part L_0x5e0d3ee95c00, 0, 1;
L_0x5e0d3ee7e5f0 .part v0x5e0d3ee79130_0, 2, 1;
L_0x5e0d3ee7e6d0 .part L_0x74e74249f060, 2, 1;
L_0x5e0d3ee7e770 .part L_0x5e0d3ee95c00, 1, 1;
L_0x5e0d3ee80330 .part v0x5e0d3ee79130_0, 3, 1;
L_0x5e0d3ee803d0 .part L_0x74e74249f060, 3, 1;
L_0x5e0d3ee804d0 .part L_0x5e0d3ee95c00, 2, 1;
L_0x5e0d3ee81fe0 .part v0x5e0d3ee79130_0, 4, 1;
L_0x5e0d3ee820f0 .part L_0x74e74249f060, 4, 1;
L_0x5e0d3ee82190 .part L_0x5e0d3ee95c00, 3, 1;
L_0x5e0d3ee83d00 .part v0x5e0d3ee79130_0, 5, 1;
L_0x5e0d3ee83eb0 .part L_0x74e74249f060, 5, 1;
L_0x5e0d3ee83fe0 .part L_0x5e0d3ee95c00, 4, 1;
L_0x5e0d3ee85a70 .part v0x5e0d3ee79130_0, 6, 1;
L_0x5e0d3ee85bb0 .part L_0x74e74249f060, 6, 1;
L_0x5e0d3ee85c50 .part L_0x5e0d3ee95c00, 5, 1;
L_0x5e0d3ee85b10 .part v0x5e0d3ee79130_0, 7, 1;
L_0x5e0d3ee87790 .part L_0x74e74249f060, 7, 1;
L_0x5e0d3ee87a00 .part L_0x5e0d3ee95c00, 6, 1;
L_0x5e0d3ee88f50 .part v0x5e0d3ee79130_0, 8, 1;
L_0x5e0d3ee890c0 .part L_0x74e74249f060, 8, 1;
L_0x5e0d3ee89160 .part L_0x5e0d3ee95c00, 7, 1;
L_0x5e0d3ee8a7a0 .part v0x5e0d3ee79130_0, 9, 1;
L_0x5e0d3ee8a840 .part L_0x74e74249f060, 9, 1;
L_0x5e0d3ee8a9d0 .part L_0x5e0d3ee95c00, 8, 1;
L_0x5e0d3ee8c4f0 .part v0x5e0d3ee79130_0, 10, 1;
L_0x5e0d3ee8c690 .part L_0x74e74249f060, 10, 1;
L_0x5e0d3ee8c730 .part L_0x5e0d3ee95c00, 9, 1;
L_0x5e0d3ee8e360 .part v0x5e0d3ee79130_0, 11, 1;
L_0x5e0d3ee8e400 .part L_0x74e74249f060, 11, 1;
L_0x5e0d3ee8e5c0 .part L_0x5e0d3ee95c00, 10, 1;
L_0x5e0d3ee8ffd0 .part v0x5e0d3ee79130_0, 12, 1;
L_0x5e0d3ee901a0 .part L_0x74e74249f060, 12, 1;
L_0x5e0d3ee90240 .part L_0x5e0d3ee95c00, 11, 1;
L_0x5e0d3ee91d80 .part v0x5e0d3ee79130_0, 13, 1;
L_0x5e0d3ee92030 .part L_0x74e74249f060, 13, 1;
L_0x5e0d3ee92220 .part L_0x5e0d3ee95c00, 12, 1;
L_0x5e0d3ee93c30 .part v0x5e0d3ee79130_0, 14, 1;
L_0x5e0d3ee93e30 .part L_0x74e74249f060, 14, 1;
L_0x5e0d3ee93ed0 .part L_0x5e0d3ee95c00, 13, 1;
LS_0x5e0d3ee95b60_0_0 .concat8 [ 1 1 1 1], L_0x5e0d3ee7a8a0, L_0x5e0d3ee7c380, L_0x5e0d3ee7e030, L_0x5e0d3ee7fd70;
LS_0x5e0d3ee95b60_0_4 .concat8 [ 1 1 1 1], L_0x5e0d3ee81a70, L_0x5e0d3ee83740, L_0x5e0d3ee854b0, L_0x5e0d3ee871d0;
LS_0x5e0d3ee95b60_0_8 .concat8 [ 1 1 1 1], L_0x5e0d3ee88a90, L_0x5e0d3ee8a2e0, L_0x5e0d3ee8bf30, L_0x5e0d3ee8dda0;
LS_0x5e0d3ee95b60_0_12 .concat8 [ 1 1 1 1], L_0x5e0d3ee8fa10, L_0x5e0d3ee917c0, L_0x5e0d3ee93670, L_0x5e0d3ee955a0;
L_0x5e0d3ee95b60 .concat8 [ 4 4 4 4], LS_0x5e0d3ee95b60_0_0, LS_0x5e0d3ee95b60_0_4, LS_0x5e0d3ee95b60_0_8, LS_0x5e0d3ee95b60_0_12;
LS_0x5e0d3ee95c00_0_0 .concat8 [ 1 1 1 1], L_0x5e0d3ee7ad60, L_0x5e0d3ee7c840, L_0x5e0d3ee7e4f0, L_0x5e0d3ee80230;
LS_0x5e0d3ee95c00_0_4 .concat8 [ 1 1 1 1], L_0x5e0d3ee81f30, L_0x5e0d3ee83c00, L_0x5e0d3ee85970, L_0x5e0d3ee87690;
LS_0x5e0d3ee95c00_0_8 .concat8 [ 1 1 1 1], L_0x5e0d3ee88e90, L_0x5e0d3ee8a6e0, L_0x5e0d3ee8c3f0, L_0x5e0d3ee8e260;
LS_0x5e0d3ee95c00_0_12 .concat8 [ 1 1 1 1], L_0x5e0d3ee8fed0, L_0x5e0d3ee91c80, L_0x5e0d3ee93b30, L_0x5e0d3ee95a60;
L_0x5e0d3ee95c00 .concat8 [ 4 4 4 4], LS_0x5e0d3ee95c00_0_0, LS_0x5e0d3ee95c00_0_4, LS_0x5e0d3ee95c00_0_8, LS_0x5e0d3ee95c00_0_12;
L_0x5e0d3ee95e20 .part v0x5e0d3ee79130_0, 15, 1;
L_0x5e0d3ee95ec0 .part L_0x74e74249f060, 15, 1;
L_0x5e0d3ee96300 .part L_0x5e0d3ee95c00, 14, 1;
S_0x5e0d3edb5470 .scope generate, "genblk1[0]" "genblk1[0]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ed845f0 .param/l "i" 1 3 32, +C4<00>;
S_0x5e0d3edb1360 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3edb5470;
 .timescale 0 0;
S_0x5e0d3edad250 .scope module, "fa" "full_adder" 3 34, 3 11 0, S_0x5e0d3edb1360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3eddb980_0 .net "a", 0 0, L_0x5e0d3ee7ae60;  1 drivers
v0x5e0d3eddba20_0 .net "b", 0 0, L_0x5e0d3ee7af20;  1 drivers
L_0x74e74249f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5e0d3eddbae0_0 .net "c", 0 0, L_0x74e74249f018;  1 drivers
v0x5e0d3eddbb80_0 .net "carry", 0 0, L_0x5e0d3ee7ad60;  1 drivers
v0x5e0d3eddbc50_0 .net "carryab", 0 0, L_0x5e0d3ee79450;  1 drivers
v0x5e0d3eddbcf0_0 .net "carrysumabc", 0 0, L_0x5e0d3ee79f20;  1 drivers
v0x5e0d3eddbd90_0 .net "sum", 0 0, L_0x5e0d3ee7a8a0;  1 drivers
v0x5e0d3eddbe30_0 .net "sumab", 0 0, L_0x5e0d3ee79dc0;  1 drivers
S_0x5e0d3eda9140 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3edad250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edd6250_0 .net "a", 0 0, L_0x5e0d3ee7ae60;  alias, 1 drivers
v0x5e0d3edd6380_0 .net "b", 0 0, L_0x5e0d3ee7af20;  alias, 1 drivers
v0x5e0d3edd64d0_0 .net "carry", 0 0, L_0x5e0d3ee79450;  alias, 1 drivers
v0x5e0d3edd6570_0 .net "sum", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
S_0x5e0d3eda5030 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3eda9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee79350 .functor NAND 1, L_0x5e0d3ee7ae60, L_0x5e0d3ee7af20, C4<1>, C4<1>;
v0x5e0d3ed98670_0 .net "a", 0 0, L_0x5e0d3ee7ae60;  alias, 1 drivers
v0x5e0d3ed88230_0 .net "anandb", 0 0, L_0x5e0d3ee79350;  1 drivers
v0x5e0d3ed87ee0_0 .net "b", 0 0, L_0x5e0d3ee7af20;  alias, 1 drivers
v0x5e0d3ed83dd0_0 .net "out", 0 0, L_0x5e0d3ee79450;  alias, 1 drivers
S_0x5e0d3eda0f20 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3eda5030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79450 .functor NAND 1, L_0x5e0d3ee79350, L_0x5e0d3ee79350, C4<1>, C4<1>;
v0x5e0d3edb8ef0_0 .net "in", 0 0, L_0x5e0d3ee79350;  alias, 1 drivers
v0x5e0d3edb4de0_0 .net "out", 0 0, L_0x5e0d3ee79450;  alias, 1 drivers
S_0x5e0d3edd3030 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3eda9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edd5c40_0 .net "a", 0 0, L_0x5e0d3ee7ae60;  alias, 1 drivers
v0x5e0d3edd5ce0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee79930;  1 drivers
v0x5e0d3edd5e30_0 .net "aNot", 0 0, L_0x5e0d3ee79500;  1 drivers
v0x5e0d3edd5ed0_0 .net "b", 0 0, L_0x5e0d3ee7af20;  alias, 1 drivers
v0x5e0d3edd5f70_0 .net "bAndaNot", 0 0, L_0x5e0d3ee79b20;  1 drivers
v0x5e0d3edd60f0_0 .net "bNot", 0 0, L_0x5e0d3ee796c0;  1 drivers
v0x5e0d3edd6190_0 .net "out", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
S_0x5e0d3edd3210 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edd3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee79880 .functor NAND 1, L_0x5e0d3ee7ae60, L_0x5e0d3ee796c0, C4<1>, C4<1>;
v0x5e0d3edd3800_0 .net "a", 0 0, L_0x5e0d3ee7ae60;  alias, 1 drivers
v0x5e0d3edd38d0_0 .net "anandb", 0 0, L_0x5e0d3ee79880;  1 drivers
v0x5e0d3edd39a0_0 .net "b", 0 0, L_0x5e0d3ee796c0;  alias, 1 drivers
v0x5e0d3edd3a70_0 .net "out", 0 0, L_0x5e0d3ee79930;  alias, 1 drivers
S_0x5e0d3edd3430 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edd3210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79930 .functor NAND 1, L_0x5e0d3ee79880, L_0x5e0d3ee79880, C4<1>, C4<1>;
v0x5e0d3ed7fc60_0 .net "in", 0 0, L_0x5e0d3ee79880;  alias, 1 drivers
v0x5e0d3edd36e0_0 .net "out", 0 0, L_0x5e0d3ee79930;  alias, 1 drivers
S_0x5e0d3edd3b60 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edd3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee799e0 .functor NAND 1, L_0x5e0d3ee79500, L_0x5e0d3ee7af20, C4<1>, C4<1>;
v0x5e0d3edd41b0_0 .net "a", 0 0, L_0x5e0d3ee79500;  alias, 1 drivers
v0x5e0d3edd4270_0 .net "anandb", 0 0, L_0x5e0d3ee799e0;  1 drivers
v0x5e0d3edd4360_0 .net "b", 0 0, L_0x5e0d3ee7af20;  alias, 1 drivers
v0x5e0d3edd4460_0 .net "out", 0 0, L_0x5e0d3ee79b20;  alias, 1 drivers
S_0x5e0d3edd3d40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edd3b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79b20 .functor NAND 1, L_0x5e0d3ee799e0, L_0x5e0d3ee799e0, C4<1>, C4<1>;
v0x5e0d3edd3fb0_0 .net "in", 0 0, L_0x5e0d3ee799e0;  alias, 1 drivers
v0x5e0d3edd4090_0 .net "out", 0 0, L_0x5e0d3ee79b20;  alias, 1 drivers
S_0x5e0d3edd4530 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edd3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79500 .functor NAND 1, L_0x5e0d3ee7ae60, L_0x5e0d3ee7ae60, C4<1>, C4<1>;
v0x5e0d3edd4790_0 .net "in", 0 0, L_0x5e0d3ee7ae60;  alias, 1 drivers
v0x5e0d3edd4880_0 .net "out", 0 0, L_0x5e0d3ee79500;  alias, 1 drivers
S_0x5e0d3edd4940 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edd3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee796c0 .functor NAND 1, L_0x5e0d3ee7af20, L_0x5e0d3ee7af20, C4<1>, C4<1>;
v0x5e0d3edd4b70_0 .net "in", 0 0, L_0x5e0d3ee7af20;  alias, 1 drivers
v0x5e0d3edd4c80_0 .net "out", 0 0, L_0x5e0d3ee796c0;  alias, 1 drivers
S_0x5e0d3edd4d60 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edd3030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee79dc0 .functor NAND 1, L_0x5e0d3ee79c60, L_0x5e0d3ee79d10, C4<1>, C4<1>;
v0x5e0d3edd5890_0 .net "a", 0 0, L_0x5e0d3ee79930;  alias, 1 drivers
v0x5e0d3edd5930_0 .net "aNot", 0 0, L_0x5e0d3ee79c60;  1 drivers
v0x5e0d3edd59f0_0 .net "b", 0 0, L_0x5e0d3ee79b20;  alias, 1 drivers
v0x5e0d3edd5a90_0 .net "bNot", 0 0, L_0x5e0d3ee79d10;  1 drivers
v0x5e0d3edd5b30_0 .net "out", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
S_0x5e0d3edd4f90 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edd4d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79c60 .functor NAND 1, L_0x5e0d3ee79930, L_0x5e0d3ee79930, C4<1>, C4<1>;
v0x5e0d3edd5200_0 .net "in", 0 0, L_0x5e0d3ee79930;  alias, 1 drivers
v0x5e0d3edd5310_0 .net "out", 0 0, L_0x5e0d3ee79c60;  alias, 1 drivers
S_0x5e0d3edd5430 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edd4d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79d10 .functor NAND 1, L_0x5e0d3ee79b20, L_0x5e0d3ee79b20, C4<1>, C4<1>;
v0x5e0d3edd5660_0 .net "in", 0 0, L_0x5e0d3ee79b20;  alias, 1 drivers
v0x5e0d3edd5770_0 .net "out", 0 0, L_0x5e0d3ee79d10;  alias, 1 drivers
S_0x5e0d3edd6650 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3edad250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edda660_0 .net "a", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
v0x5e0d3edda700_0 .net "b", 0 0, L_0x74e74249f018;  alias, 1 drivers
v0x5e0d3edda850_0 .net "carry", 0 0, L_0x5e0d3ee79f20;  alias, 1 drivers
v0x5e0d3edda8f0_0 .net "sum", 0 0, L_0x5e0d3ee7a8a0;  alias, 1 drivers
S_0x5e0d3edd68e0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3edd6650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee79e70 .functor NAND 1, L_0x5e0d3ee79dc0, L_0x74e74249f018, C4<1>, C4<1>;
v0x5e0d3edd6f50_0 .net "a", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
v0x5e0d3edd6ff0_0 .net "anandb", 0 0, L_0x5e0d3ee79e70;  1 drivers
v0x5e0d3edd70b0_0 .net "b", 0 0, L_0x74e74249f018;  alias, 1 drivers
v0x5e0d3edd7150_0 .net "out", 0 0, L_0x5e0d3ee79f20;  alias, 1 drivers
S_0x5e0d3edd6ae0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edd68e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee79f20 .functor NAND 1, L_0x5e0d3ee79e70, L_0x5e0d3ee79e70, C4<1>, C4<1>;
v0x5e0d3edd6d50_0 .net "in", 0 0, L_0x5e0d3ee79e70;  alias, 1 drivers
v0x5e0d3edd6e30_0 .net "out", 0 0, L_0x5e0d3ee79f20;  alias, 1 drivers
S_0x5e0d3edd7240 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3edd6650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edda050_0 .net "a", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
v0x5e0d3edda0f0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7a380;  1 drivers
v0x5e0d3edda240_0 .net "aNot", 0 0, L_0x5e0d3ee7a060;  1 drivers
v0x5e0d3edda2e0_0 .net "b", 0 0, L_0x74e74249f018;  alias, 1 drivers
v0x5e0d3edda380_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7a600;  1 drivers
v0x5e0d3edda500_0 .net "bNot", 0 0, L_0x5e0d3ee7a110;  1 drivers
v0x5e0d3edda5a0_0 .net "out", 0 0, L_0x5e0d3ee7a8a0;  alias, 1 drivers
S_0x5e0d3edd7420 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edd7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7a2d0 .functor NAND 1, L_0x5e0d3ee79dc0, L_0x5e0d3ee7a110, C4<1>, C4<1>;
v0x5e0d3edd7b20_0 .net "a", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
v0x5e0d3edd7c50_0 .net "anandb", 0 0, L_0x5e0d3ee7a2d0;  1 drivers
v0x5e0d3edd7d40_0 .net "b", 0 0, L_0x5e0d3ee7a110;  alias, 1 drivers
v0x5e0d3edd7e10_0 .net "out", 0 0, L_0x5e0d3ee7a380;  alias, 1 drivers
S_0x5e0d3edd76b0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edd7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a380 .functor NAND 1, L_0x5e0d3ee7a2d0, L_0x5e0d3ee7a2d0, C4<1>, C4<1>;
v0x5e0d3edd7920_0 .net "in", 0 0, L_0x5e0d3ee7a2d0;  alias, 1 drivers
v0x5e0d3edd7a00_0 .net "out", 0 0, L_0x5e0d3ee7a380;  alias, 1 drivers
S_0x5e0d3edd7f00 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edd7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7a4c0 .functor NAND 1, L_0x5e0d3ee7a060, L_0x74e74249f018, C4<1>, C4<1>;
v0x5e0d3edd8570_0 .net "a", 0 0, L_0x5e0d3ee7a060;  alias, 1 drivers
v0x5e0d3edd8630_0 .net "anandb", 0 0, L_0x5e0d3ee7a4c0;  1 drivers
v0x5e0d3edd8720_0 .net "b", 0 0, L_0x74e74249f018;  alias, 1 drivers
v0x5e0d3edd8820_0 .net "out", 0 0, L_0x5e0d3ee7a600;  alias, 1 drivers
S_0x5e0d3edd8100 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edd7f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a600 .functor NAND 1, L_0x5e0d3ee7a4c0, L_0x5e0d3ee7a4c0, C4<1>, C4<1>;
v0x5e0d3edd8370_0 .net "in", 0 0, L_0x5e0d3ee7a4c0;  alias, 1 drivers
v0x5e0d3edd8450_0 .net "out", 0 0, L_0x5e0d3ee7a600;  alias, 1 drivers
S_0x5e0d3edd88f0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edd7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a060 .functor NAND 1, L_0x5e0d3ee79dc0, L_0x5e0d3ee79dc0, C4<1>, C4<1>;
v0x5e0d3edd8b50_0 .net "in", 0 0, L_0x5e0d3ee79dc0;  alias, 1 drivers
v0x5e0d3edd8bf0_0 .net "out", 0 0, L_0x5e0d3ee7a060;  alias, 1 drivers
S_0x5e0d3edd8ce0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edd7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a110 .functor NAND 1, L_0x74e74249f018, L_0x74e74249f018, C4<1>, C4<1>;
v0x5e0d3edd8f10_0 .net "in", 0 0, L_0x74e74249f018;  alias, 1 drivers
v0x5e0d3edd9020_0 .net "out", 0 0, L_0x5e0d3ee7a110;  alias, 1 drivers
S_0x5e0d3edd9100 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edd7240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7a8a0 .functor NAND 1, L_0x5e0d3ee7a740, L_0x5e0d3ee7a7f0, C4<1>, C4<1>;
v0x5e0d3edd9ca0_0 .net "a", 0 0, L_0x5e0d3ee7a380;  alias, 1 drivers
v0x5e0d3edd9d40_0 .net "aNot", 0 0, L_0x5e0d3ee7a740;  1 drivers
v0x5e0d3edd9e00_0 .net "b", 0 0, L_0x5e0d3ee7a600;  alias, 1 drivers
v0x5e0d3edd9ea0_0 .net "bNot", 0 0, L_0x5e0d3ee7a7f0;  1 drivers
v0x5e0d3edd9f40_0 .net "out", 0 0, L_0x5e0d3ee7a8a0;  alias, 1 drivers
S_0x5e0d3edd93a0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edd9100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a740 .functor NAND 1, L_0x5e0d3ee7a380, L_0x5e0d3ee7a380, C4<1>, C4<1>;
v0x5e0d3edd9610_0 .net "in", 0 0, L_0x5e0d3ee7a380;  alias, 1 drivers
v0x5e0d3edd9720_0 .net "out", 0 0, L_0x5e0d3ee7a740;  alias, 1 drivers
S_0x5e0d3edd9840 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edd9100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a7f0 .functor NAND 1, L_0x5e0d3ee7a600, L_0x5e0d3ee7a600, C4<1>, C4<1>;
v0x5e0d3edd9a70_0 .net "in", 0 0, L_0x5e0d3ee7a600;  alias, 1 drivers
v0x5e0d3edd9b80_0 .net "out", 0 0, L_0x5e0d3ee7a7f0;  alias, 1 drivers
S_0x5e0d3eddaa20 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3edad250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7ad60 .functor NAND 1, L_0x5e0d3ee7a9e0, L_0x5e0d3ee7aba0, C4<1>, C4<1>;
v0x5e0d3eddb4d0_0 .net "a", 0 0, L_0x5e0d3ee79450;  alias, 1 drivers
v0x5e0d3eddb600_0 .net "aNot", 0 0, L_0x5e0d3ee7a9e0;  1 drivers
v0x5e0d3eddb6c0_0 .net "b", 0 0, L_0x5e0d3ee79f20;  alias, 1 drivers
v0x5e0d3eddb7f0_0 .net "bNot", 0 0, L_0x5e0d3ee7aba0;  1 drivers
v0x5e0d3eddb8c0_0 .net "out", 0 0, L_0x5e0d3ee7ad60;  alias, 1 drivers
S_0x5e0d3eddac70 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3eddaa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7a9e0 .functor NAND 1, L_0x5e0d3ee79450, L_0x5e0d3ee79450, C4<1>, C4<1>;
v0x5e0d3eddaee0_0 .net "in", 0 0, L_0x5e0d3ee79450;  alias, 1 drivers
v0x5e0d3eddafa0_0 .net "out", 0 0, L_0x5e0d3ee7a9e0;  alias, 1 drivers
S_0x5e0d3eddb0c0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3eddaa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7aba0 .functor NAND 1, L_0x5e0d3ee79f20, L_0x5e0d3ee79f20, C4<1>, C4<1>;
v0x5e0d3eddb2f0_0 .net "in", 0 0, L_0x5e0d3ee79f20;  alias, 1 drivers
v0x5e0d3eddb3b0_0 .net "out", 0 0, L_0x5e0d3ee7aba0;  alias, 1 drivers
S_0x5e0d3eddbf10 .scope generate, "genblk1[1]" "genblk1[1]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3eddc130 .param/l "i" 1 3 32, +C4<01>;
S_0x5e0d3eddc1f0 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3eddbf10;
 .timescale 0 0;
S_0x5e0d3eddc3d0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3eddc1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ede5fb0_0 .net "a", 0 0, L_0x5e0d3ee7c940;  1 drivers
v0x5e0d3ede6050_0 .net "b", 0 0, L_0x5e0d3ee7c9e0;  1 drivers
v0x5e0d3ede6110_0 .net "c", 0 0, L_0x5e0d3ee7ca80;  1 drivers
v0x5e0d3ede61b0_0 .net "carry", 0 0, L_0x5e0d3ee7c840;  1 drivers
v0x5e0d3ede6280_0 .net "carryab", 0 0, L_0x5e0d3ee7b080;  1 drivers
v0x5e0d3ede6320_0 .net "carrysumabc", 0 0, L_0x5e0d3ee7ba00;  1 drivers
v0x5e0d3ede63c0_0 .net "sum", 0 0, L_0x5e0d3ee7c380;  1 drivers
v0x5e0d3ede6460_0 .net "sumab", 0 0, L_0x5e0d3ee7b8a0;  1 drivers
S_0x5e0d3eddc680 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3eddc3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ede07a0_0 .net "a", 0 0, L_0x5e0d3ee7c940;  alias, 1 drivers
v0x5e0d3ede08d0_0 .net "b", 0 0, L_0x5e0d3ee7c9e0;  alias, 1 drivers
v0x5e0d3ede0a20_0 .net "carry", 0 0, L_0x5e0d3ee7b080;  alias, 1 drivers
v0x5e0d3ede0ac0_0 .net "sum", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
S_0x5e0d3eddc8b0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3eddc680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7afc0 .functor NAND 1, L_0x5e0d3ee7c940, L_0x5e0d3ee7c9e0, C4<1>, C4<1>;
v0x5e0d3eddcfb0_0 .net "a", 0 0, L_0x5e0d3ee7c940;  alias, 1 drivers
v0x5e0d3eddd070_0 .net "anandb", 0 0, L_0x5e0d3ee7afc0;  1 drivers
v0x5e0d3eddd160_0 .net "b", 0 0, L_0x5e0d3ee7c9e0;  alias, 1 drivers
v0x5e0d3eddd230_0 .net "out", 0 0, L_0x5e0d3ee7b080;  alias, 1 drivers
S_0x5e0d3eddcb40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3eddc8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b080 .functor NAND 1, L_0x5e0d3ee7afc0, L_0x5e0d3ee7afc0, C4<1>, C4<1>;
v0x5e0d3eddcdb0_0 .net "in", 0 0, L_0x5e0d3ee7afc0;  alias, 1 drivers
v0x5e0d3eddce90_0 .net "out", 0 0, L_0x5e0d3ee7b080;  alias, 1 drivers
S_0x5e0d3eddd320 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3eddc680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ede0190_0 .net "a", 0 0, L_0x5e0d3ee7c940;  alias, 1 drivers
v0x5e0d3ede0230_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7b4a0;  1 drivers
v0x5e0d3ede0380_0 .net "aNot", 0 0, L_0x5e0d3ee7b0f0;  1 drivers
v0x5e0d3ede0420_0 .net "b", 0 0, L_0x5e0d3ee7c9e0;  alias, 1 drivers
v0x5e0d3ede04c0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7b600;  1 drivers
v0x5e0d3ede0640_0 .net "bNot", 0 0, L_0x5e0d3ee7b270;  1 drivers
v0x5e0d3ede06e0_0 .net "out", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
S_0x5e0d3eddd570 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3eddd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7b3f0 .functor NAND 1, L_0x5e0d3ee7c940, L_0x5e0d3ee7b270, C4<1>, C4<1>;
v0x5e0d3edddc70_0 .net "a", 0 0, L_0x5e0d3ee7c940;  alias, 1 drivers
v0x5e0d3edddd40_0 .net "anandb", 0 0, L_0x5e0d3ee7b3f0;  1 drivers
v0x5e0d3eddde10_0 .net "b", 0 0, L_0x5e0d3ee7b270;  alias, 1 drivers
v0x5e0d3edddee0_0 .net "out", 0 0, L_0x5e0d3ee7b4a0;  alias, 1 drivers
S_0x5e0d3eddd800 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3eddd570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b4a0 .functor NAND 1, L_0x5e0d3ee7b3f0, L_0x5e0d3ee7b3f0, C4<1>, C4<1>;
v0x5e0d3eddda70_0 .net "in", 0 0, L_0x5e0d3ee7b3f0;  alias, 1 drivers
v0x5e0d3edddb50_0 .net "out", 0 0, L_0x5e0d3ee7b4a0;  alias, 1 drivers
S_0x5e0d3edddfd0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3eddd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7b550 .functor NAND 1, L_0x5e0d3ee7b0f0, L_0x5e0d3ee7c9e0, C4<1>, C4<1>;
v0x5e0d3edde690_0 .net "a", 0 0, L_0x5e0d3ee7b0f0;  alias, 1 drivers
v0x5e0d3edde750_0 .net "anandb", 0 0, L_0x5e0d3ee7b550;  1 drivers
v0x5e0d3edde840_0 .net "b", 0 0, L_0x5e0d3ee7c9e0;  alias, 1 drivers
v0x5e0d3edde940_0 .net "out", 0 0, L_0x5e0d3ee7b600;  alias, 1 drivers
S_0x5e0d3edde220 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edddfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b600 .functor NAND 1, L_0x5e0d3ee7b550, L_0x5e0d3ee7b550, C4<1>, C4<1>;
v0x5e0d3edde490_0 .net "in", 0 0, L_0x5e0d3ee7b550;  alias, 1 drivers
v0x5e0d3edde570_0 .net "out", 0 0, L_0x5e0d3ee7b600;  alias, 1 drivers
S_0x5e0d3eddea10 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3eddd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b0f0 .functor NAND 1, L_0x5e0d3ee7c940, L_0x5e0d3ee7c940, C4<1>, C4<1>;
v0x5e0d3eddec70_0 .net "in", 0 0, L_0x5e0d3ee7c940;  alias, 1 drivers
v0x5e0d3edded60_0 .net "out", 0 0, L_0x5e0d3ee7b0f0;  alias, 1 drivers
S_0x5e0d3eddee20 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3eddd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b270 .functor NAND 1, L_0x5e0d3ee7c9e0, L_0x5e0d3ee7c9e0, C4<1>, C4<1>;
v0x5e0d3eddf050_0 .net "in", 0 0, L_0x5e0d3ee7c9e0;  alias, 1 drivers
v0x5e0d3eddf160_0 .net "out", 0 0, L_0x5e0d3ee7b270;  alias, 1 drivers
S_0x5e0d3eddf240 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3eddd320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7b8a0 .functor NAND 1, L_0x5e0d3ee7b740, L_0x5e0d3ee7b7f0, C4<1>, C4<1>;
v0x5e0d3eddfde0_0 .net "a", 0 0, L_0x5e0d3ee7b4a0;  alias, 1 drivers
v0x5e0d3eddfe80_0 .net "aNot", 0 0, L_0x5e0d3ee7b740;  1 drivers
v0x5e0d3eddff40_0 .net "b", 0 0, L_0x5e0d3ee7b600;  alias, 1 drivers
v0x5e0d3eddffe0_0 .net "bNot", 0 0, L_0x5e0d3ee7b7f0;  1 drivers
v0x5e0d3ede0080_0 .net "out", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
S_0x5e0d3eddf4e0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3eddf240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b740 .functor NAND 1, L_0x5e0d3ee7b4a0, L_0x5e0d3ee7b4a0, C4<1>, C4<1>;
v0x5e0d3eddf750_0 .net "in", 0 0, L_0x5e0d3ee7b4a0;  alias, 1 drivers
v0x5e0d3eddf860_0 .net "out", 0 0, L_0x5e0d3ee7b740;  alias, 1 drivers
S_0x5e0d3eddf980 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3eddf240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7b7f0 .functor NAND 1, L_0x5e0d3ee7b600, L_0x5e0d3ee7b600, C4<1>, C4<1>;
v0x5e0d3eddfbb0_0 .net "in", 0 0, L_0x5e0d3ee7b600;  alias, 1 drivers
v0x5e0d3eddfcc0_0 .net "out", 0 0, L_0x5e0d3ee7b7f0;  alias, 1 drivers
S_0x5e0d3ede0ba0 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3eddc3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ede4c90_0 .net "a", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
v0x5e0d3ede4d30_0 .net "b", 0 0, L_0x5e0d3ee7ca80;  alias, 1 drivers
v0x5e0d3ede4e80_0 .net "carry", 0 0, L_0x5e0d3ee7ba00;  alias, 1 drivers
v0x5e0d3ede4f20_0 .net "sum", 0 0, L_0x5e0d3ee7c380;  alias, 1 drivers
S_0x5e0d3ede0e30 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ede0ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7b950 .functor NAND 1, L_0x5e0d3ee7b8a0, L_0x5e0d3ee7ca80, C4<1>, C4<1>;
v0x5e0d3ede1510_0 .net "a", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
v0x5e0d3ede15b0_0 .net "anandb", 0 0, L_0x5e0d3ee7b950;  1 drivers
v0x5e0d3ede1670_0 .net "b", 0 0, L_0x5e0d3ee7ca80;  alias, 1 drivers
v0x5e0d3ede1710_0 .net "out", 0 0, L_0x5e0d3ee7ba00;  alias, 1 drivers
S_0x5e0d3ede10a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede0e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ba00 .functor NAND 1, L_0x5e0d3ee7b950, L_0x5e0d3ee7b950, C4<1>, C4<1>;
v0x5e0d3ede1310_0 .net "in", 0 0, L_0x5e0d3ee7b950;  alias, 1 drivers
v0x5e0d3ede13f0_0 .net "out", 0 0, L_0x5e0d3ee7ba00;  alias, 1 drivers
S_0x5e0d3ede1800 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ede0ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ede4680_0 .net "a", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
v0x5e0d3ede4720_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7be60;  1 drivers
v0x5e0d3ede4870_0 .net "aNot", 0 0, L_0x5e0d3ee7bb40;  1 drivers
v0x5e0d3ede4910_0 .net "b", 0 0, L_0x5e0d3ee7ca80;  alias, 1 drivers
v0x5e0d3ede49b0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7c0e0;  1 drivers
v0x5e0d3ede4b30_0 .net "bNot", 0 0, L_0x5e0d3ee7bbf0;  1 drivers
v0x5e0d3ede4bd0_0 .net "out", 0 0, L_0x5e0d3ee7c380;  alias, 1 drivers
S_0x5e0d3ede1a50 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ede1800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7bdb0 .functor NAND 1, L_0x5e0d3ee7b8a0, L_0x5e0d3ee7bbf0, C4<1>, C4<1>;
v0x5e0d3ede2150_0 .net "a", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
v0x5e0d3ede2280_0 .net "anandb", 0 0, L_0x5e0d3ee7bdb0;  1 drivers
v0x5e0d3ede2370_0 .net "b", 0 0, L_0x5e0d3ee7bbf0;  alias, 1 drivers
v0x5e0d3ede2440_0 .net "out", 0 0, L_0x5e0d3ee7be60;  alias, 1 drivers
S_0x5e0d3ede1ce0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede1a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7be60 .functor NAND 1, L_0x5e0d3ee7bdb0, L_0x5e0d3ee7bdb0, C4<1>, C4<1>;
v0x5e0d3ede1f50_0 .net "in", 0 0, L_0x5e0d3ee7bdb0;  alias, 1 drivers
v0x5e0d3ede2030_0 .net "out", 0 0, L_0x5e0d3ee7be60;  alias, 1 drivers
S_0x5e0d3ede2530 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ede1800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7bfa0 .functor NAND 1, L_0x5e0d3ee7bb40, L_0x5e0d3ee7ca80, C4<1>, C4<1>;
v0x5e0d3ede2ba0_0 .net "a", 0 0, L_0x5e0d3ee7bb40;  alias, 1 drivers
v0x5e0d3ede2c60_0 .net "anandb", 0 0, L_0x5e0d3ee7bfa0;  1 drivers
v0x5e0d3ede2d50_0 .net "b", 0 0, L_0x5e0d3ee7ca80;  alias, 1 drivers
v0x5e0d3ede2e50_0 .net "out", 0 0, L_0x5e0d3ee7c0e0;  alias, 1 drivers
S_0x5e0d3ede2730 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede2530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7c0e0 .functor NAND 1, L_0x5e0d3ee7bfa0, L_0x5e0d3ee7bfa0, C4<1>, C4<1>;
v0x5e0d3ede29a0_0 .net "in", 0 0, L_0x5e0d3ee7bfa0;  alias, 1 drivers
v0x5e0d3ede2a80_0 .net "out", 0 0, L_0x5e0d3ee7c0e0;  alias, 1 drivers
S_0x5e0d3ede2f20 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ede1800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7bb40 .functor NAND 1, L_0x5e0d3ee7b8a0, L_0x5e0d3ee7b8a0, C4<1>, C4<1>;
v0x5e0d3ede3180_0 .net "in", 0 0, L_0x5e0d3ee7b8a0;  alias, 1 drivers
v0x5e0d3ede3220_0 .net "out", 0 0, L_0x5e0d3ee7bb40;  alias, 1 drivers
S_0x5e0d3ede3310 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ede1800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7bbf0 .functor NAND 1, L_0x5e0d3ee7ca80, L_0x5e0d3ee7ca80, C4<1>, C4<1>;
v0x5e0d3ede3540_0 .net "in", 0 0, L_0x5e0d3ee7ca80;  alias, 1 drivers
v0x5e0d3ede3650_0 .net "out", 0 0, L_0x5e0d3ee7bbf0;  alias, 1 drivers
S_0x5e0d3ede3730 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ede1800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7c380 .functor NAND 1, L_0x5e0d3ee7c220, L_0x5e0d3ee7c2d0, C4<1>, C4<1>;
v0x5e0d3ede42d0_0 .net "a", 0 0, L_0x5e0d3ee7be60;  alias, 1 drivers
v0x5e0d3ede4370_0 .net "aNot", 0 0, L_0x5e0d3ee7c220;  1 drivers
v0x5e0d3ede4430_0 .net "b", 0 0, L_0x5e0d3ee7c0e0;  alias, 1 drivers
v0x5e0d3ede44d0_0 .net "bNot", 0 0, L_0x5e0d3ee7c2d0;  1 drivers
v0x5e0d3ede4570_0 .net "out", 0 0, L_0x5e0d3ee7c380;  alias, 1 drivers
S_0x5e0d3ede39d0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ede3730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7c220 .functor NAND 1, L_0x5e0d3ee7be60, L_0x5e0d3ee7be60, C4<1>, C4<1>;
v0x5e0d3ede3c40_0 .net "in", 0 0, L_0x5e0d3ee7be60;  alias, 1 drivers
v0x5e0d3ede3d50_0 .net "out", 0 0, L_0x5e0d3ee7c220;  alias, 1 drivers
S_0x5e0d3ede3e70 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ede3730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7c2d0 .functor NAND 1, L_0x5e0d3ee7c0e0, L_0x5e0d3ee7c0e0, C4<1>, C4<1>;
v0x5e0d3ede40a0_0 .net "in", 0 0, L_0x5e0d3ee7c0e0;  alias, 1 drivers
v0x5e0d3ede41b0_0 .net "out", 0 0, L_0x5e0d3ee7c2d0;  alias, 1 drivers
S_0x5e0d3ede5050 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3eddc3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7c840 .functor NAND 1, L_0x5e0d3ee7c4c0, L_0x5e0d3ee7c680, C4<1>, C4<1>;
v0x5e0d3ede5b00_0 .net "a", 0 0, L_0x5e0d3ee7b080;  alias, 1 drivers
v0x5e0d3ede5c30_0 .net "aNot", 0 0, L_0x5e0d3ee7c4c0;  1 drivers
v0x5e0d3ede5cf0_0 .net "b", 0 0, L_0x5e0d3ee7ba00;  alias, 1 drivers
v0x5e0d3ede5e20_0 .net "bNot", 0 0, L_0x5e0d3ee7c680;  1 drivers
v0x5e0d3ede5ef0_0 .net "out", 0 0, L_0x5e0d3ee7c840;  alias, 1 drivers
S_0x5e0d3ede52a0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ede5050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7c4c0 .functor NAND 1, L_0x5e0d3ee7b080, L_0x5e0d3ee7b080, C4<1>, C4<1>;
v0x5e0d3ede5510_0 .net "in", 0 0, L_0x5e0d3ee7b080;  alias, 1 drivers
v0x5e0d3ede55d0_0 .net "out", 0 0, L_0x5e0d3ee7c4c0;  alias, 1 drivers
S_0x5e0d3ede56f0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ede5050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7c680 .functor NAND 1, L_0x5e0d3ee7ba00, L_0x5e0d3ee7ba00, C4<1>, C4<1>;
v0x5e0d3ede5920_0 .net "in", 0 0, L_0x5e0d3ee7ba00;  alias, 1 drivers
v0x5e0d3ede59e0_0 .net "out", 0 0, L_0x5e0d3ee7c680;  alias, 1 drivers
S_0x5e0d3ede6540 .scope generate, "genblk1[2]" "genblk1[2]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ede6740 .param/l "i" 1 3 32, +C4<010>;
S_0x5e0d3ede6800 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ede6540;
 .timescale 0 0;
S_0x5e0d3ede69e0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ede6800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3edf05f0_0 .net "a", 0 0, L_0x5e0d3ee7e5f0;  1 drivers
v0x5e0d3edf0690_0 .net "b", 0 0, L_0x5e0d3ee7e6d0;  1 drivers
v0x5e0d3edf0750_0 .net "c", 0 0, L_0x5e0d3ee7e770;  1 drivers
v0x5e0d3edf07f0_0 .net "carry", 0 0, L_0x5e0d3ee7e4f0;  1 drivers
v0x5e0d3edf08c0_0 .net "carryab", 0 0, L_0x5e0d3ee7cbe0;  1 drivers
v0x5e0d3edf0960_0 .net "carrysumabc", 0 0, L_0x5e0d3ee7d6b0;  1 drivers
v0x5e0d3edf0a00_0 .net "sum", 0 0, L_0x5e0d3ee7e030;  1 drivers
v0x5e0d3edf0aa0_0 .net "sumab", 0 0, L_0x5e0d3ee7d550;  1 drivers
S_0x5e0d3ede6cc0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ede69e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edeade0_0 .net "a", 0 0, L_0x5e0d3ee7e5f0;  alias, 1 drivers
v0x5e0d3edeaf10_0 .net "b", 0 0, L_0x5e0d3ee7e6d0;  alias, 1 drivers
v0x5e0d3edeb060_0 .net "carry", 0 0, L_0x5e0d3ee7cbe0;  alias, 1 drivers
v0x5e0d3edeb100_0 .net "sum", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
S_0x5e0d3ede6ef0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ede6cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7cb20 .functor NAND 1, L_0x5e0d3ee7e5f0, L_0x5e0d3ee7e6d0, C4<1>, C4<1>;
v0x5e0d3ede75f0_0 .net "a", 0 0, L_0x5e0d3ee7e5f0;  alias, 1 drivers
v0x5e0d3ede76b0_0 .net "anandb", 0 0, L_0x5e0d3ee7cb20;  1 drivers
v0x5e0d3ede77a0_0 .net "b", 0 0, L_0x5e0d3ee7e6d0;  alias, 1 drivers
v0x5e0d3ede7870_0 .net "out", 0 0, L_0x5e0d3ee7cbe0;  alias, 1 drivers
S_0x5e0d3ede7180 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede6ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7cbe0 .functor NAND 1, L_0x5e0d3ee7cb20, L_0x5e0d3ee7cb20, C4<1>, C4<1>;
v0x5e0d3ede73f0_0 .net "in", 0 0, L_0x5e0d3ee7cb20;  alias, 1 drivers
v0x5e0d3ede74d0_0 .net "out", 0 0, L_0x5e0d3ee7cbe0;  alias, 1 drivers
S_0x5e0d3ede7960 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ede6cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edea7d0_0 .net "a", 0 0, L_0x5e0d3ee7e5f0;  alias, 1 drivers
v0x5e0d3edea870_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7d0c0;  1 drivers
v0x5e0d3edea9c0_0 .net "aNot", 0 0, L_0x5e0d3ee7cc90;  1 drivers
v0x5e0d3edeaa60_0 .net "b", 0 0, L_0x5e0d3ee7e6d0;  alias, 1 drivers
v0x5e0d3edeab00_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7d2b0;  1 drivers
v0x5e0d3edeac80_0 .net "bNot", 0 0, L_0x5e0d3ee7ce50;  1 drivers
v0x5e0d3edead20_0 .net "out", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
S_0x5e0d3ede7bb0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ede7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7d010 .functor NAND 1, L_0x5e0d3ee7e5f0, L_0x5e0d3ee7ce50, C4<1>, C4<1>;
v0x5e0d3ede82b0_0 .net "a", 0 0, L_0x5e0d3ee7e5f0;  alias, 1 drivers
v0x5e0d3ede8380_0 .net "anandb", 0 0, L_0x5e0d3ee7d010;  1 drivers
v0x5e0d3ede8450_0 .net "b", 0 0, L_0x5e0d3ee7ce50;  alias, 1 drivers
v0x5e0d3ede8520_0 .net "out", 0 0, L_0x5e0d3ee7d0c0;  alias, 1 drivers
S_0x5e0d3ede7e40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede7bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d0c0 .functor NAND 1, L_0x5e0d3ee7d010, L_0x5e0d3ee7d010, C4<1>, C4<1>;
v0x5e0d3ede80b0_0 .net "in", 0 0, L_0x5e0d3ee7d010;  alias, 1 drivers
v0x5e0d3ede8190_0 .net "out", 0 0, L_0x5e0d3ee7d0c0;  alias, 1 drivers
S_0x5e0d3ede8610 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ede7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7d170 .functor NAND 1, L_0x5e0d3ee7cc90, L_0x5e0d3ee7e6d0, C4<1>, C4<1>;
v0x5e0d3ede8cd0_0 .net "a", 0 0, L_0x5e0d3ee7cc90;  alias, 1 drivers
v0x5e0d3ede8d90_0 .net "anandb", 0 0, L_0x5e0d3ee7d170;  1 drivers
v0x5e0d3ede8e80_0 .net "b", 0 0, L_0x5e0d3ee7e6d0;  alias, 1 drivers
v0x5e0d3ede8f80_0 .net "out", 0 0, L_0x5e0d3ee7d2b0;  alias, 1 drivers
S_0x5e0d3ede8860 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ede8610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d2b0 .functor NAND 1, L_0x5e0d3ee7d170, L_0x5e0d3ee7d170, C4<1>, C4<1>;
v0x5e0d3ede8ad0_0 .net "in", 0 0, L_0x5e0d3ee7d170;  alias, 1 drivers
v0x5e0d3ede8bb0_0 .net "out", 0 0, L_0x5e0d3ee7d2b0;  alias, 1 drivers
S_0x5e0d3ede9050 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ede7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7cc90 .functor NAND 1, L_0x5e0d3ee7e5f0, L_0x5e0d3ee7e5f0, C4<1>, C4<1>;
v0x5e0d3ede92b0_0 .net "in", 0 0, L_0x5e0d3ee7e5f0;  alias, 1 drivers
v0x5e0d3ede93a0_0 .net "out", 0 0, L_0x5e0d3ee7cc90;  alias, 1 drivers
S_0x5e0d3ede9460 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ede7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ce50 .functor NAND 1, L_0x5e0d3ee7e6d0, L_0x5e0d3ee7e6d0, C4<1>, C4<1>;
v0x5e0d3ede9690_0 .net "in", 0 0, L_0x5e0d3ee7e6d0;  alias, 1 drivers
v0x5e0d3ede97a0_0 .net "out", 0 0, L_0x5e0d3ee7ce50;  alias, 1 drivers
S_0x5e0d3ede9880 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ede7960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7d550 .functor NAND 1, L_0x5e0d3ee7d3f0, L_0x5e0d3ee7d4a0, C4<1>, C4<1>;
v0x5e0d3edea420_0 .net "a", 0 0, L_0x5e0d3ee7d0c0;  alias, 1 drivers
v0x5e0d3edea4c0_0 .net "aNot", 0 0, L_0x5e0d3ee7d3f0;  1 drivers
v0x5e0d3edea580_0 .net "b", 0 0, L_0x5e0d3ee7d2b0;  alias, 1 drivers
v0x5e0d3edea620_0 .net "bNot", 0 0, L_0x5e0d3ee7d4a0;  1 drivers
v0x5e0d3edea6c0_0 .net "out", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
S_0x5e0d3ede9b20 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ede9880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d3f0 .functor NAND 1, L_0x5e0d3ee7d0c0, L_0x5e0d3ee7d0c0, C4<1>, C4<1>;
v0x5e0d3ede9d90_0 .net "in", 0 0, L_0x5e0d3ee7d0c0;  alias, 1 drivers
v0x5e0d3ede9ea0_0 .net "out", 0 0, L_0x5e0d3ee7d3f0;  alias, 1 drivers
S_0x5e0d3ede9fc0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ede9880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d4a0 .functor NAND 1, L_0x5e0d3ee7d2b0, L_0x5e0d3ee7d2b0, C4<1>, C4<1>;
v0x5e0d3edea1f0_0 .net "in", 0 0, L_0x5e0d3ee7d2b0;  alias, 1 drivers
v0x5e0d3edea300_0 .net "out", 0 0, L_0x5e0d3ee7d4a0;  alias, 1 drivers
S_0x5e0d3edeb1e0 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ede69e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edef2d0_0 .net "a", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
v0x5e0d3edef370_0 .net "b", 0 0, L_0x5e0d3ee7e770;  alias, 1 drivers
v0x5e0d3edef4c0_0 .net "carry", 0 0, L_0x5e0d3ee7d6b0;  alias, 1 drivers
v0x5e0d3edef560_0 .net "sum", 0 0, L_0x5e0d3ee7e030;  alias, 1 drivers
S_0x5e0d3edeb470 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3edeb1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7d600 .functor NAND 1, L_0x5e0d3ee7d550, L_0x5e0d3ee7e770, C4<1>, C4<1>;
v0x5e0d3edebb50_0 .net "a", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
v0x5e0d3edebbf0_0 .net "anandb", 0 0, L_0x5e0d3ee7d600;  1 drivers
v0x5e0d3edebcb0_0 .net "b", 0 0, L_0x5e0d3ee7e770;  alias, 1 drivers
v0x5e0d3edebd50_0 .net "out", 0 0, L_0x5e0d3ee7d6b0;  alias, 1 drivers
S_0x5e0d3edeb6e0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edeb470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d6b0 .functor NAND 1, L_0x5e0d3ee7d600, L_0x5e0d3ee7d600, C4<1>, C4<1>;
v0x5e0d3edeb950_0 .net "in", 0 0, L_0x5e0d3ee7d600;  alias, 1 drivers
v0x5e0d3edeba30_0 .net "out", 0 0, L_0x5e0d3ee7d6b0;  alias, 1 drivers
S_0x5e0d3edebe40 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3edeb1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edeecc0_0 .net "a", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
v0x5e0d3edeed60_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7db10;  1 drivers
v0x5e0d3edeeeb0_0 .net "aNot", 0 0, L_0x5e0d3ee7d7f0;  1 drivers
v0x5e0d3edeef50_0 .net "b", 0 0, L_0x5e0d3ee7e770;  alias, 1 drivers
v0x5e0d3edeeff0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7dd90;  1 drivers
v0x5e0d3edef170_0 .net "bNot", 0 0, L_0x5e0d3ee7d8a0;  1 drivers
v0x5e0d3edef210_0 .net "out", 0 0, L_0x5e0d3ee7e030;  alias, 1 drivers
S_0x5e0d3edec090 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edebe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7da60 .functor NAND 1, L_0x5e0d3ee7d550, L_0x5e0d3ee7d8a0, C4<1>, C4<1>;
v0x5e0d3edec790_0 .net "a", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
v0x5e0d3edec8c0_0 .net "anandb", 0 0, L_0x5e0d3ee7da60;  1 drivers
v0x5e0d3edec9b0_0 .net "b", 0 0, L_0x5e0d3ee7d8a0;  alias, 1 drivers
v0x5e0d3edeca80_0 .net "out", 0 0, L_0x5e0d3ee7db10;  alias, 1 drivers
S_0x5e0d3edec320 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edec090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7db10 .functor NAND 1, L_0x5e0d3ee7da60, L_0x5e0d3ee7da60, C4<1>, C4<1>;
v0x5e0d3edec590_0 .net "in", 0 0, L_0x5e0d3ee7da60;  alias, 1 drivers
v0x5e0d3edec670_0 .net "out", 0 0, L_0x5e0d3ee7db10;  alias, 1 drivers
S_0x5e0d3edecb70 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edebe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7dc50 .functor NAND 1, L_0x5e0d3ee7d7f0, L_0x5e0d3ee7e770, C4<1>, C4<1>;
v0x5e0d3eded1e0_0 .net "a", 0 0, L_0x5e0d3ee7d7f0;  alias, 1 drivers
v0x5e0d3eded2a0_0 .net "anandb", 0 0, L_0x5e0d3ee7dc50;  1 drivers
v0x5e0d3eded390_0 .net "b", 0 0, L_0x5e0d3ee7e770;  alias, 1 drivers
v0x5e0d3eded490_0 .net "out", 0 0, L_0x5e0d3ee7dd90;  alias, 1 drivers
S_0x5e0d3edecd70 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edecb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7dd90 .functor NAND 1, L_0x5e0d3ee7dc50, L_0x5e0d3ee7dc50, C4<1>, C4<1>;
v0x5e0d3edecfe0_0 .net "in", 0 0, L_0x5e0d3ee7dc50;  alias, 1 drivers
v0x5e0d3eded0c0_0 .net "out", 0 0, L_0x5e0d3ee7dd90;  alias, 1 drivers
S_0x5e0d3eded560 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edebe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d7f0 .functor NAND 1, L_0x5e0d3ee7d550, L_0x5e0d3ee7d550, C4<1>, C4<1>;
v0x5e0d3eded7c0_0 .net "in", 0 0, L_0x5e0d3ee7d550;  alias, 1 drivers
v0x5e0d3eded860_0 .net "out", 0 0, L_0x5e0d3ee7d7f0;  alias, 1 drivers
S_0x5e0d3eded950 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edebe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7d8a0 .functor NAND 1, L_0x5e0d3ee7e770, L_0x5e0d3ee7e770, C4<1>, C4<1>;
v0x5e0d3ededb80_0 .net "in", 0 0, L_0x5e0d3ee7e770;  alias, 1 drivers
v0x5e0d3ededc90_0 .net "out", 0 0, L_0x5e0d3ee7d8a0;  alias, 1 drivers
S_0x5e0d3ededd70 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edebe40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7e030 .functor NAND 1, L_0x5e0d3ee7ded0, L_0x5e0d3ee7df80, C4<1>, C4<1>;
v0x5e0d3edee910_0 .net "a", 0 0, L_0x5e0d3ee7db10;  alias, 1 drivers
v0x5e0d3edee9b0_0 .net "aNot", 0 0, L_0x5e0d3ee7ded0;  1 drivers
v0x5e0d3edeea70_0 .net "b", 0 0, L_0x5e0d3ee7dd90;  alias, 1 drivers
v0x5e0d3edeeb10_0 .net "bNot", 0 0, L_0x5e0d3ee7df80;  1 drivers
v0x5e0d3edeebb0_0 .net "out", 0 0, L_0x5e0d3ee7e030;  alias, 1 drivers
S_0x5e0d3edee010 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ededd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ded0 .functor NAND 1, L_0x5e0d3ee7db10, L_0x5e0d3ee7db10, C4<1>, C4<1>;
v0x5e0d3edee280_0 .net "in", 0 0, L_0x5e0d3ee7db10;  alias, 1 drivers
v0x5e0d3edee390_0 .net "out", 0 0, L_0x5e0d3ee7ded0;  alias, 1 drivers
S_0x5e0d3edee4b0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ededd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7df80 .functor NAND 1, L_0x5e0d3ee7dd90, L_0x5e0d3ee7dd90, C4<1>, C4<1>;
v0x5e0d3edee6e0_0 .net "in", 0 0, L_0x5e0d3ee7dd90;  alias, 1 drivers
v0x5e0d3edee7f0_0 .net "out", 0 0, L_0x5e0d3ee7df80;  alias, 1 drivers
S_0x5e0d3edef690 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ede69e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7e4f0 .functor NAND 1, L_0x5e0d3ee7e170, L_0x5e0d3ee7e330, C4<1>, C4<1>;
v0x5e0d3edf0140_0 .net "a", 0 0, L_0x5e0d3ee7cbe0;  alias, 1 drivers
v0x5e0d3edf0270_0 .net "aNot", 0 0, L_0x5e0d3ee7e170;  1 drivers
v0x5e0d3edf0330_0 .net "b", 0 0, L_0x5e0d3ee7d6b0;  alias, 1 drivers
v0x5e0d3edf0460_0 .net "bNot", 0 0, L_0x5e0d3ee7e330;  1 drivers
v0x5e0d3edf0530_0 .net "out", 0 0, L_0x5e0d3ee7e4f0;  alias, 1 drivers
S_0x5e0d3edef8e0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edef690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7e170 .functor NAND 1, L_0x5e0d3ee7cbe0, L_0x5e0d3ee7cbe0, C4<1>, C4<1>;
v0x5e0d3edefb50_0 .net "in", 0 0, L_0x5e0d3ee7cbe0;  alias, 1 drivers
v0x5e0d3edefc10_0 .net "out", 0 0, L_0x5e0d3ee7e170;  alias, 1 drivers
S_0x5e0d3edefd30 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edef690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7e330 .functor NAND 1, L_0x5e0d3ee7d6b0, L_0x5e0d3ee7d6b0, C4<1>, C4<1>;
v0x5e0d3edeff60_0 .net "in", 0 0, L_0x5e0d3ee7d6b0;  alias, 1 drivers
v0x5e0d3edf0020_0 .net "out", 0 0, L_0x5e0d3ee7e330;  alias, 1 drivers
S_0x5e0d3edf0c90 .scope generate, "genblk1[3]" "genblk1[3]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3edf0e90 .param/l "i" 1 3 32, +C4<011>;
S_0x5e0d3edf0f70 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3edf0c90;
 .timescale 0 0;
S_0x5e0d3edf1150 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3edf0f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3edfad30_0 .net "a", 0 0, L_0x5e0d3ee80330;  1 drivers
v0x5e0d3edfadd0_0 .net "b", 0 0, L_0x5e0d3ee803d0;  1 drivers
v0x5e0d3edfae90_0 .net "c", 0 0, L_0x5e0d3ee804d0;  1 drivers
v0x5e0d3edfaf30_0 .net "carry", 0 0, L_0x5e0d3ee80230;  1 drivers
v0x5e0d3edfb000_0 .net "carryab", 0 0, L_0x5e0d3ee7e9b0;  1 drivers
v0x5e0d3edfb0a0_0 .net "carrysumabc", 0 0, L_0x5e0d3ee7f3f0;  1 drivers
v0x5e0d3edfb140_0 .net "sum", 0 0, L_0x5e0d3ee7fd70;  1 drivers
v0x5e0d3edfb1e0_0 .net "sumab", 0 0, L_0x5e0d3ee7f290;  1 drivers
S_0x5e0d3edf1400 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3edf1150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edf5520_0 .net "a", 0 0, L_0x5e0d3ee80330;  alias, 1 drivers
v0x5e0d3edf5650_0 .net "b", 0 0, L_0x5e0d3ee803d0;  alias, 1 drivers
v0x5e0d3edf57a0_0 .net "carry", 0 0, L_0x5e0d3ee7e9b0;  alias, 1 drivers
v0x5e0d3edf5840_0 .net "sum", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
S_0x5e0d3edf1630 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3edf1400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7e8b0 .functor NAND 1, L_0x5e0d3ee80330, L_0x5e0d3ee803d0, C4<1>, C4<1>;
v0x5e0d3edf1d30_0 .net "a", 0 0, L_0x5e0d3ee80330;  alias, 1 drivers
v0x5e0d3edf1df0_0 .net "anandb", 0 0, L_0x5e0d3ee7e8b0;  1 drivers
v0x5e0d3edf1ee0_0 .net "b", 0 0, L_0x5e0d3ee803d0;  alias, 1 drivers
v0x5e0d3edf1fb0_0 .net "out", 0 0, L_0x5e0d3ee7e9b0;  alias, 1 drivers
S_0x5e0d3edf18c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf1630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7e9b0 .functor NAND 1, L_0x5e0d3ee7e8b0, L_0x5e0d3ee7e8b0, C4<1>, C4<1>;
v0x5e0d3edf1b30_0 .net "in", 0 0, L_0x5e0d3ee7e8b0;  alias, 1 drivers
v0x5e0d3edf1c10_0 .net "out", 0 0, L_0x5e0d3ee7e9b0;  alias, 1 drivers
S_0x5e0d3edf20a0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3edf1400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edf4f10_0 .net "a", 0 0, L_0x5e0d3ee80330;  alias, 1 drivers
v0x5e0d3edf4fb0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7ee90;  1 drivers
v0x5e0d3edf5100_0 .net "aNot", 0 0, L_0x5e0d3ee7ea60;  1 drivers
v0x5e0d3edf51a0_0 .net "b", 0 0, L_0x5e0d3ee803d0;  alias, 1 drivers
v0x5e0d3edf5240_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7eff0;  1 drivers
v0x5e0d3edf53c0_0 .net "bNot", 0 0, L_0x5e0d3ee7ec20;  1 drivers
v0x5e0d3edf5460_0 .net "out", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
S_0x5e0d3edf22f0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edf20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7ede0 .functor NAND 1, L_0x5e0d3ee80330, L_0x5e0d3ee7ec20, C4<1>, C4<1>;
v0x5e0d3edf29f0_0 .net "a", 0 0, L_0x5e0d3ee80330;  alias, 1 drivers
v0x5e0d3edf2ac0_0 .net "anandb", 0 0, L_0x5e0d3ee7ede0;  1 drivers
v0x5e0d3edf2b90_0 .net "b", 0 0, L_0x5e0d3ee7ec20;  alias, 1 drivers
v0x5e0d3edf2c60_0 .net "out", 0 0, L_0x5e0d3ee7ee90;  alias, 1 drivers
S_0x5e0d3edf2580 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf22f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ee90 .functor NAND 1, L_0x5e0d3ee7ede0, L_0x5e0d3ee7ede0, C4<1>, C4<1>;
v0x5e0d3edf27f0_0 .net "in", 0 0, L_0x5e0d3ee7ede0;  alias, 1 drivers
v0x5e0d3edf28d0_0 .net "out", 0 0, L_0x5e0d3ee7ee90;  alias, 1 drivers
S_0x5e0d3edf2d50 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edf20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7ef40 .functor NAND 1, L_0x5e0d3ee7ea60, L_0x5e0d3ee803d0, C4<1>, C4<1>;
v0x5e0d3edf3410_0 .net "a", 0 0, L_0x5e0d3ee7ea60;  alias, 1 drivers
v0x5e0d3edf34d0_0 .net "anandb", 0 0, L_0x5e0d3ee7ef40;  1 drivers
v0x5e0d3edf35c0_0 .net "b", 0 0, L_0x5e0d3ee803d0;  alias, 1 drivers
v0x5e0d3edf36c0_0 .net "out", 0 0, L_0x5e0d3ee7eff0;  alias, 1 drivers
S_0x5e0d3edf2fa0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf2d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7eff0 .functor NAND 1, L_0x5e0d3ee7ef40, L_0x5e0d3ee7ef40, C4<1>, C4<1>;
v0x5e0d3edf3210_0 .net "in", 0 0, L_0x5e0d3ee7ef40;  alias, 1 drivers
v0x5e0d3edf32f0_0 .net "out", 0 0, L_0x5e0d3ee7eff0;  alias, 1 drivers
S_0x5e0d3edf3790 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edf20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ea60 .functor NAND 1, L_0x5e0d3ee80330, L_0x5e0d3ee80330, C4<1>, C4<1>;
v0x5e0d3edf39f0_0 .net "in", 0 0, L_0x5e0d3ee80330;  alias, 1 drivers
v0x5e0d3edf3ae0_0 .net "out", 0 0, L_0x5e0d3ee7ea60;  alias, 1 drivers
S_0x5e0d3edf3ba0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edf20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7ec20 .functor NAND 1, L_0x5e0d3ee803d0, L_0x5e0d3ee803d0, C4<1>, C4<1>;
v0x5e0d3edf3dd0_0 .net "in", 0 0, L_0x5e0d3ee803d0;  alias, 1 drivers
v0x5e0d3edf3ee0_0 .net "out", 0 0, L_0x5e0d3ee7ec20;  alias, 1 drivers
S_0x5e0d3edf3fc0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edf20a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7f290 .functor NAND 1, L_0x5e0d3ee7f130, L_0x5e0d3ee7f1e0, C4<1>, C4<1>;
v0x5e0d3edf4b60_0 .net "a", 0 0, L_0x5e0d3ee7ee90;  alias, 1 drivers
v0x5e0d3edf4c00_0 .net "aNot", 0 0, L_0x5e0d3ee7f130;  1 drivers
v0x5e0d3edf4cc0_0 .net "b", 0 0, L_0x5e0d3ee7eff0;  alias, 1 drivers
v0x5e0d3edf4d60_0 .net "bNot", 0 0, L_0x5e0d3ee7f1e0;  1 drivers
v0x5e0d3edf4e00_0 .net "out", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
S_0x5e0d3edf4260 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edf3fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f130 .functor NAND 1, L_0x5e0d3ee7ee90, L_0x5e0d3ee7ee90, C4<1>, C4<1>;
v0x5e0d3edf44d0_0 .net "in", 0 0, L_0x5e0d3ee7ee90;  alias, 1 drivers
v0x5e0d3edf45e0_0 .net "out", 0 0, L_0x5e0d3ee7f130;  alias, 1 drivers
S_0x5e0d3edf4700 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edf3fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f1e0 .functor NAND 1, L_0x5e0d3ee7eff0, L_0x5e0d3ee7eff0, C4<1>, C4<1>;
v0x5e0d3edf4930_0 .net "in", 0 0, L_0x5e0d3ee7eff0;  alias, 1 drivers
v0x5e0d3edf4a40_0 .net "out", 0 0, L_0x5e0d3ee7f1e0;  alias, 1 drivers
S_0x5e0d3edf5920 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3edf1150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edf9a10_0 .net "a", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
v0x5e0d3edf9ab0_0 .net "b", 0 0, L_0x5e0d3ee804d0;  alias, 1 drivers
v0x5e0d3edf9c00_0 .net "carry", 0 0, L_0x5e0d3ee7f3f0;  alias, 1 drivers
v0x5e0d3edf9ca0_0 .net "sum", 0 0, L_0x5e0d3ee7fd70;  alias, 1 drivers
S_0x5e0d3edf5bb0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3edf5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7f340 .functor NAND 1, L_0x5e0d3ee7f290, L_0x5e0d3ee804d0, C4<1>, C4<1>;
v0x5e0d3edf6290_0 .net "a", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
v0x5e0d3edf6330_0 .net "anandb", 0 0, L_0x5e0d3ee7f340;  1 drivers
v0x5e0d3edf63f0_0 .net "b", 0 0, L_0x5e0d3ee804d0;  alias, 1 drivers
v0x5e0d3edf6490_0 .net "out", 0 0, L_0x5e0d3ee7f3f0;  alias, 1 drivers
S_0x5e0d3edf5e20 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf5bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f3f0 .functor NAND 1, L_0x5e0d3ee7f340, L_0x5e0d3ee7f340, C4<1>, C4<1>;
v0x5e0d3edf6090_0 .net "in", 0 0, L_0x5e0d3ee7f340;  alias, 1 drivers
v0x5e0d3edf6170_0 .net "out", 0 0, L_0x5e0d3ee7f3f0;  alias, 1 drivers
S_0x5e0d3edf6580 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3edf5920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edf9400_0 .net "a", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
v0x5e0d3edf94a0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee7f850;  1 drivers
v0x5e0d3edf95f0_0 .net "aNot", 0 0, L_0x5e0d3ee7f530;  1 drivers
v0x5e0d3edf9690_0 .net "b", 0 0, L_0x5e0d3ee804d0;  alias, 1 drivers
v0x5e0d3edf9730_0 .net "bAndaNot", 0 0, L_0x5e0d3ee7fad0;  1 drivers
v0x5e0d3edf98b0_0 .net "bNot", 0 0, L_0x5e0d3ee7f5e0;  1 drivers
v0x5e0d3edf9950_0 .net "out", 0 0, L_0x5e0d3ee7fd70;  alias, 1 drivers
S_0x5e0d3edf67d0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edf6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7f7a0 .functor NAND 1, L_0x5e0d3ee7f290, L_0x5e0d3ee7f5e0, C4<1>, C4<1>;
v0x5e0d3edf6ed0_0 .net "a", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
v0x5e0d3edf7000_0 .net "anandb", 0 0, L_0x5e0d3ee7f7a0;  1 drivers
v0x5e0d3edf70f0_0 .net "b", 0 0, L_0x5e0d3ee7f5e0;  alias, 1 drivers
v0x5e0d3edf71c0_0 .net "out", 0 0, L_0x5e0d3ee7f850;  alias, 1 drivers
S_0x5e0d3edf6a60 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf67d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f850 .functor NAND 1, L_0x5e0d3ee7f7a0, L_0x5e0d3ee7f7a0, C4<1>, C4<1>;
v0x5e0d3edf6cd0_0 .net "in", 0 0, L_0x5e0d3ee7f7a0;  alias, 1 drivers
v0x5e0d3edf6db0_0 .net "out", 0 0, L_0x5e0d3ee7f850;  alias, 1 drivers
S_0x5e0d3edf72b0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edf6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7f990 .functor NAND 1, L_0x5e0d3ee7f530, L_0x5e0d3ee804d0, C4<1>, C4<1>;
v0x5e0d3edf7920_0 .net "a", 0 0, L_0x5e0d3ee7f530;  alias, 1 drivers
v0x5e0d3edf79e0_0 .net "anandb", 0 0, L_0x5e0d3ee7f990;  1 drivers
v0x5e0d3edf7ad0_0 .net "b", 0 0, L_0x5e0d3ee804d0;  alias, 1 drivers
v0x5e0d3edf7bd0_0 .net "out", 0 0, L_0x5e0d3ee7fad0;  alias, 1 drivers
S_0x5e0d3edf74b0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edf72b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7fad0 .functor NAND 1, L_0x5e0d3ee7f990, L_0x5e0d3ee7f990, C4<1>, C4<1>;
v0x5e0d3edf7720_0 .net "in", 0 0, L_0x5e0d3ee7f990;  alias, 1 drivers
v0x5e0d3edf7800_0 .net "out", 0 0, L_0x5e0d3ee7fad0;  alias, 1 drivers
S_0x5e0d3edf7ca0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edf6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f530 .functor NAND 1, L_0x5e0d3ee7f290, L_0x5e0d3ee7f290, C4<1>, C4<1>;
v0x5e0d3edf7f00_0 .net "in", 0 0, L_0x5e0d3ee7f290;  alias, 1 drivers
v0x5e0d3edf7fa0_0 .net "out", 0 0, L_0x5e0d3ee7f530;  alias, 1 drivers
S_0x5e0d3edf8090 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edf6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7f5e0 .functor NAND 1, L_0x5e0d3ee804d0, L_0x5e0d3ee804d0, C4<1>, C4<1>;
v0x5e0d3edf82c0_0 .net "in", 0 0, L_0x5e0d3ee804d0;  alias, 1 drivers
v0x5e0d3edf83d0_0 .net "out", 0 0, L_0x5e0d3ee7f5e0;  alias, 1 drivers
S_0x5e0d3edf84b0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edf6580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee7fd70 .functor NAND 1, L_0x5e0d3ee7fc10, L_0x5e0d3ee7fcc0, C4<1>, C4<1>;
v0x5e0d3edf9050_0 .net "a", 0 0, L_0x5e0d3ee7f850;  alias, 1 drivers
v0x5e0d3edf90f0_0 .net "aNot", 0 0, L_0x5e0d3ee7fc10;  1 drivers
v0x5e0d3edf91b0_0 .net "b", 0 0, L_0x5e0d3ee7fad0;  alias, 1 drivers
v0x5e0d3edf9250_0 .net "bNot", 0 0, L_0x5e0d3ee7fcc0;  1 drivers
v0x5e0d3edf92f0_0 .net "out", 0 0, L_0x5e0d3ee7fd70;  alias, 1 drivers
S_0x5e0d3edf8750 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edf84b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7fc10 .functor NAND 1, L_0x5e0d3ee7f850, L_0x5e0d3ee7f850, C4<1>, C4<1>;
v0x5e0d3edf89c0_0 .net "in", 0 0, L_0x5e0d3ee7f850;  alias, 1 drivers
v0x5e0d3edf8ad0_0 .net "out", 0 0, L_0x5e0d3ee7fc10;  alias, 1 drivers
S_0x5e0d3edf8bf0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edf84b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7fcc0 .functor NAND 1, L_0x5e0d3ee7fad0, L_0x5e0d3ee7fad0, C4<1>, C4<1>;
v0x5e0d3edf8e20_0 .net "in", 0 0, L_0x5e0d3ee7fad0;  alias, 1 drivers
v0x5e0d3edf8f30_0 .net "out", 0 0, L_0x5e0d3ee7fcc0;  alias, 1 drivers
S_0x5e0d3edf9dd0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3edf1150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee80230 .functor NAND 1, L_0x5e0d3ee7feb0, L_0x5e0d3ee80070, C4<1>, C4<1>;
v0x5e0d3edfa880_0 .net "a", 0 0, L_0x5e0d3ee7e9b0;  alias, 1 drivers
v0x5e0d3edfa9b0_0 .net "aNot", 0 0, L_0x5e0d3ee7feb0;  1 drivers
v0x5e0d3edfaa70_0 .net "b", 0 0, L_0x5e0d3ee7f3f0;  alias, 1 drivers
v0x5e0d3edfaba0_0 .net "bNot", 0 0, L_0x5e0d3ee80070;  1 drivers
v0x5e0d3edfac70_0 .net "out", 0 0, L_0x5e0d3ee80230;  alias, 1 drivers
S_0x5e0d3edfa020 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edf9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee7feb0 .functor NAND 1, L_0x5e0d3ee7e9b0, L_0x5e0d3ee7e9b0, C4<1>, C4<1>;
v0x5e0d3edfa290_0 .net "in", 0 0, L_0x5e0d3ee7e9b0;  alias, 1 drivers
v0x5e0d3edfa350_0 .net "out", 0 0, L_0x5e0d3ee7feb0;  alias, 1 drivers
S_0x5e0d3edfa470 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edf9dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80070 .functor NAND 1, L_0x5e0d3ee7f3f0, L_0x5e0d3ee7f3f0, C4<1>, C4<1>;
v0x5e0d3edfa6a0_0 .net "in", 0 0, L_0x5e0d3ee7f3f0;  alias, 1 drivers
v0x5e0d3edfa760_0 .net "out", 0 0, L_0x5e0d3ee80070;  alias, 1 drivers
S_0x5e0d3edfb3d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3edfb620 .param/l "i" 1 3 32, +C4<0100>;
S_0x5e0d3edfb700 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3edfb3d0;
 .timescale 0 0;
S_0x5e0d3edfb8e0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3edfb700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee05490_0 .net "a", 0 0, L_0x5e0d3ee81fe0;  1 drivers
v0x5e0d3ee05530_0 .net "b", 0 0, L_0x5e0d3ee820f0;  1 drivers
v0x5e0d3ee055f0_0 .net "c", 0 0, L_0x5e0d3ee82190;  1 drivers
v0x5e0d3ee05690_0 .net "carry", 0 0, L_0x5e0d3ee81f30;  1 drivers
v0x5e0d3ee05760_0 .net "carryab", 0 0, L_0x5e0d3ee80620;  1 drivers
v0x5e0d3ee05800_0 .net "carrysumabc", 0 0, L_0x5e0d3ee810f0;  1 drivers
v0x5e0d3ee058a0_0 .net "sum", 0 0, L_0x5e0d3ee81a70;  1 drivers
v0x5e0d3ee05940_0 .net "sumab", 0 0, L_0x5e0d3ee80f90;  1 drivers
S_0x5e0d3edfbb90 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3edfb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3edffc80_0 .net "a", 0 0, L_0x5e0d3ee81fe0;  alias, 1 drivers
v0x5e0d3edffdb0_0 .net "b", 0 0, L_0x5e0d3ee820f0;  alias, 1 drivers
v0x5e0d3edfff00_0 .net "carry", 0 0, L_0x5e0d3ee80620;  alias, 1 drivers
v0x5e0d3edfffa0_0 .net "sum", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
S_0x5e0d3edfbd90 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3edfbb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee80570 .functor NAND 1, L_0x5e0d3ee81fe0, L_0x5e0d3ee820f0, C4<1>, C4<1>;
v0x5e0d3edfc490_0 .net "a", 0 0, L_0x5e0d3ee81fe0;  alias, 1 drivers
v0x5e0d3edfc550_0 .net "anandb", 0 0, L_0x5e0d3ee80570;  1 drivers
v0x5e0d3edfc640_0 .net "b", 0 0, L_0x5e0d3ee820f0;  alias, 1 drivers
v0x5e0d3edfc710_0 .net "out", 0 0, L_0x5e0d3ee80620;  alias, 1 drivers
S_0x5e0d3edfc020 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edfbd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80620 .functor NAND 1, L_0x5e0d3ee80570, L_0x5e0d3ee80570, C4<1>, C4<1>;
v0x5e0d3edfc290_0 .net "in", 0 0, L_0x5e0d3ee80570;  alias, 1 drivers
v0x5e0d3edfc370_0 .net "out", 0 0, L_0x5e0d3ee80620;  alias, 1 drivers
S_0x5e0d3edfc800 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3edfbb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3edff670_0 .net "a", 0 0, L_0x5e0d3ee81fe0;  alias, 1 drivers
v0x5e0d3edff710_0 .net "aAndbNot", 0 0, L_0x5e0d3ee80b00;  1 drivers
v0x5e0d3edff860_0 .net "aNot", 0 0, L_0x5e0d3ee806d0;  1 drivers
v0x5e0d3edff900_0 .net "b", 0 0, L_0x5e0d3ee820f0;  alias, 1 drivers
v0x5e0d3edff9a0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee80cf0;  1 drivers
v0x5e0d3edffb20_0 .net "bNot", 0 0, L_0x5e0d3ee80890;  1 drivers
v0x5e0d3edffbc0_0 .net "out", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
S_0x5e0d3edfca50 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3edfc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee80a50 .functor NAND 1, L_0x5e0d3ee81fe0, L_0x5e0d3ee80890, C4<1>, C4<1>;
v0x5e0d3edfd150_0 .net "a", 0 0, L_0x5e0d3ee81fe0;  alias, 1 drivers
v0x5e0d3edfd220_0 .net "anandb", 0 0, L_0x5e0d3ee80a50;  1 drivers
v0x5e0d3edfd2f0_0 .net "b", 0 0, L_0x5e0d3ee80890;  alias, 1 drivers
v0x5e0d3edfd3c0_0 .net "out", 0 0, L_0x5e0d3ee80b00;  alias, 1 drivers
S_0x5e0d3edfcce0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edfca50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80b00 .functor NAND 1, L_0x5e0d3ee80a50, L_0x5e0d3ee80a50, C4<1>, C4<1>;
v0x5e0d3edfcf50_0 .net "in", 0 0, L_0x5e0d3ee80a50;  alias, 1 drivers
v0x5e0d3edfd030_0 .net "out", 0 0, L_0x5e0d3ee80b00;  alias, 1 drivers
S_0x5e0d3edfd4b0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3edfc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee80bb0 .functor NAND 1, L_0x5e0d3ee806d0, L_0x5e0d3ee820f0, C4<1>, C4<1>;
v0x5e0d3edfdb70_0 .net "a", 0 0, L_0x5e0d3ee806d0;  alias, 1 drivers
v0x5e0d3edfdc30_0 .net "anandb", 0 0, L_0x5e0d3ee80bb0;  1 drivers
v0x5e0d3edfdd20_0 .net "b", 0 0, L_0x5e0d3ee820f0;  alias, 1 drivers
v0x5e0d3edfde20_0 .net "out", 0 0, L_0x5e0d3ee80cf0;  alias, 1 drivers
S_0x5e0d3edfd700 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3edfd4b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80cf0 .functor NAND 1, L_0x5e0d3ee80bb0, L_0x5e0d3ee80bb0, C4<1>, C4<1>;
v0x5e0d3edfd970_0 .net "in", 0 0, L_0x5e0d3ee80bb0;  alias, 1 drivers
v0x5e0d3edfda50_0 .net "out", 0 0, L_0x5e0d3ee80cf0;  alias, 1 drivers
S_0x5e0d3edfdef0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3edfc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee806d0 .functor NAND 1, L_0x5e0d3ee81fe0, L_0x5e0d3ee81fe0, C4<1>, C4<1>;
v0x5e0d3edfe150_0 .net "in", 0 0, L_0x5e0d3ee81fe0;  alias, 1 drivers
v0x5e0d3edfe240_0 .net "out", 0 0, L_0x5e0d3ee806d0;  alias, 1 drivers
S_0x5e0d3edfe300 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3edfc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80890 .functor NAND 1, L_0x5e0d3ee820f0, L_0x5e0d3ee820f0, C4<1>, C4<1>;
v0x5e0d3edfe530_0 .net "in", 0 0, L_0x5e0d3ee820f0;  alias, 1 drivers
v0x5e0d3edfe640_0 .net "out", 0 0, L_0x5e0d3ee80890;  alias, 1 drivers
S_0x5e0d3edfe720 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3edfc800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee80f90 .functor NAND 1, L_0x5e0d3ee80e30, L_0x5e0d3ee80ee0, C4<1>, C4<1>;
v0x5e0d3edff2c0_0 .net "a", 0 0, L_0x5e0d3ee80b00;  alias, 1 drivers
v0x5e0d3edff360_0 .net "aNot", 0 0, L_0x5e0d3ee80e30;  1 drivers
v0x5e0d3edff420_0 .net "b", 0 0, L_0x5e0d3ee80cf0;  alias, 1 drivers
v0x5e0d3edff4c0_0 .net "bNot", 0 0, L_0x5e0d3ee80ee0;  1 drivers
v0x5e0d3edff560_0 .net "out", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
S_0x5e0d3edfe9c0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3edfe720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80e30 .functor NAND 1, L_0x5e0d3ee80b00, L_0x5e0d3ee80b00, C4<1>, C4<1>;
v0x5e0d3edfec30_0 .net "in", 0 0, L_0x5e0d3ee80b00;  alias, 1 drivers
v0x5e0d3edfed40_0 .net "out", 0 0, L_0x5e0d3ee80e30;  alias, 1 drivers
S_0x5e0d3edfee60 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3edfe720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee80ee0 .functor NAND 1, L_0x5e0d3ee80cf0, L_0x5e0d3ee80cf0, C4<1>, C4<1>;
v0x5e0d3edff090_0 .net "in", 0 0, L_0x5e0d3ee80cf0;  alias, 1 drivers
v0x5e0d3edff1a0_0 .net "out", 0 0, L_0x5e0d3ee80ee0;  alias, 1 drivers
S_0x5e0d3ee00080 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3edfb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee04170_0 .net "a", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
v0x5e0d3ee04210_0 .net "b", 0 0, L_0x5e0d3ee82190;  alias, 1 drivers
v0x5e0d3ee04360_0 .net "carry", 0 0, L_0x5e0d3ee810f0;  alias, 1 drivers
v0x5e0d3ee04400_0 .net "sum", 0 0, L_0x5e0d3ee81a70;  alias, 1 drivers
S_0x5e0d3ee00310 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee00080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee81040 .functor NAND 1, L_0x5e0d3ee80f90, L_0x5e0d3ee82190, C4<1>, C4<1>;
v0x5e0d3ee009f0_0 .net "a", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
v0x5e0d3ee00a90_0 .net "anandb", 0 0, L_0x5e0d3ee81040;  1 drivers
v0x5e0d3ee00b50_0 .net "b", 0 0, L_0x5e0d3ee82190;  alias, 1 drivers
v0x5e0d3ee00bf0_0 .net "out", 0 0, L_0x5e0d3ee810f0;  alias, 1 drivers
S_0x5e0d3ee00580 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee00310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee810f0 .functor NAND 1, L_0x5e0d3ee81040, L_0x5e0d3ee81040, C4<1>, C4<1>;
v0x5e0d3ee007f0_0 .net "in", 0 0, L_0x5e0d3ee81040;  alias, 1 drivers
v0x5e0d3ee008d0_0 .net "out", 0 0, L_0x5e0d3ee810f0;  alias, 1 drivers
S_0x5e0d3ee00ce0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee00080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee03b60_0 .net "a", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
v0x5e0d3ee03c00_0 .net "aAndbNot", 0 0, L_0x5e0d3ee81550;  1 drivers
v0x5e0d3ee03d50_0 .net "aNot", 0 0, L_0x5e0d3ee81230;  1 drivers
v0x5e0d3ee03df0_0 .net "b", 0 0, L_0x5e0d3ee82190;  alias, 1 drivers
v0x5e0d3ee03e90_0 .net "bAndaNot", 0 0, L_0x5e0d3ee817d0;  1 drivers
v0x5e0d3ee04010_0 .net "bNot", 0 0, L_0x5e0d3ee812e0;  1 drivers
v0x5e0d3ee040b0_0 .net "out", 0 0, L_0x5e0d3ee81a70;  alias, 1 drivers
S_0x5e0d3ee00f30 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee00ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee814a0 .functor NAND 1, L_0x5e0d3ee80f90, L_0x5e0d3ee812e0, C4<1>, C4<1>;
v0x5e0d3ee01630_0 .net "a", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
v0x5e0d3ee01760_0 .net "anandb", 0 0, L_0x5e0d3ee814a0;  1 drivers
v0x5e0d3ee01850_0 .net "b", 0 0, L_0x5e0d3ee812e0;  alias, 1 drivers
v0x5e0d3ee01920_0 .net "out", 0 0, L_0x5e0d3ee81550;  alias, 1 drivers
S_0x5e0d3ee011c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee00f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee81550 .functor NAND 1, L_0x5e0d3ee814a0, L_0x5e0d3ee814a0, C4<1>, C4<1>;
v0x5e0d3ee01430_0 .net "in", 0 0, L_0x5e0d3ee814a0;  alias, 1 drivers
v0x5e0d3ee01510_0 .net "out", 0 0, L_0x5e0d3ee81550;  alias, 1 drivers
S_0x5e0d3ee01a10 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee00ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee81690 .functor NAND 1, L_0x5e0d3ee81230, L_0x5e0d3ee82190, C4<1>, C4<1>;
v0x5e0d3ee02080_0 .net "a", 0 0, L_0x5e0d3ee81230;  alias, 1 drivers
v0x5e0d3ee02140_0 .net "anandb", 0 0, L_0x5e0d3ee81690;  1 drivers
v0x5e0d3ee02230_0 .net "b", 0 0, L_0x5e0d3ee82190;  alias, 1 drivers
v0x5e0d3ee02330_0 .net "out", 0 0, L_0x5e0d3ee817d0;  alias, 1 drivers
S_0x5e0d3ee01c10 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee01a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee817d0 .functor NAND 1, L_0x5e0d3ee81690, L_0x5e0d3ee81690, C4<1>, C4<1>;
v0x5e0d3ee01e80_0 .net "in", 0 0, L_0x5e0d3ee81690;  alias, 1 drivers
v0x5e0d3ee01f60_0 .net "out", 0 0, L_0x5e0d3ee817d0;  alias, 1 drivers
S_0x5e0d3ee02400 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee00ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee81230 .functor NAND 1, L_0x5e0d3ee80f90, L_0x5e0d3ee80f90, C4<1>, C4<1>;
v0x5e0d3ee02660_0 .net "in", 0 0, L_0x5e0d3ee80f90;  alias, 1 drivers
v0x5e0d3ee02700_0 .net "out", 0 0, L_0x5e0d3ee81230;  alias, 1 drivers
S_0x5e0d3ee027f0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee00ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee812e0 .functor NAND 1, L_0x5e0d3ee82190, L_0x5e0d3ee82190, C4<1>, C4<1>;
v0x5e0d3ee02a20_0 .net "in", 0 0, L_0x5e0d3ee82190;  alias, 1 drivers
v0x5e0d3ee02b30_0 .net "out", 0 0, L_0x5e0d3ee812e0;  alias, 1 drivers
S_0x5e0d3ee02c10 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee00ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee81a70 .functor NAND 1, L_0x5e0d3ee81910, L_0x5e0d3ee819c0, C4<1>, C4<1>;
v0x5e0d3ee037b0_0 .net "a", 0 0, L_0x5e0d3ee81550;  alias, 1 drivers
v0x5e0d3ee03850_0 .net "aNot", 0 0, L_0x5e0d3ee81910;  1 drivers
v0x5e0d3ee03910_0 .net "b", 0 0, L_0x5e0d3ee817d0;  alias, 1 drivers
v0x5e0d3ee039b0_0 .net "bNot", 0 0, L_0x5e0d3ee819c0;  1 drivers
v0x5e0d3ee03a50_0 .net "out", 0 0, L_0x5e0d3ee81a70;  alias, 1 drivers
S_0x5e0d3ee02eb0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee02c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee81910 .functor NAND 1, L_0x5e0d3ee81550, L_0x5e0d3ee81550, C4<1>, C4<1>;
v0x5e0d3ee03120_0 .net "in", 0 0, L_0x5e0d3ee81550;  alias, 1 drivers
v0x5e0d3ee03230_0 .net "out", 0 0, L_0x5e0d3ee81910;  alias, 1 drivers
S_0x5e0d3ee03350 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee02c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee819c0 .functor NAND 1, L_0x5e0d3ee817d0, L_0x5e0d3ee817d0, C4<1>, C4<1>;
v0x5e0d3ee03580_0 .net "in", 0 0, L_0x5e0d3ee817d0;  alias, 1 drivers
v0x5e0d3ee03690_0 .net "out", 0 0, L_0x5e0d3ee819c0;  alias, 1 drivers
S_0x5e0d3ee04530 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3edfb8e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee81f30 .functor NAND 1, L_0x5e0d3ee81bb0, L_0x5e0d3ee81d70, C4<1>, C4<1>;
v0x5e0d3ee04fe0_0 .net "a", 0 0, L_0x5e0d3ee80620;  alias, 1 drivers
v0x5e0d3ee05110_0 .net "aNot", 0 0, L_0x5e0d3ee81bb0;  1 drivers
v0x5e0d3ee051d0_0 .net "b", 0 0, L_0x5e0d3ee810f0;  alias, 1 drivers
v0x5e0d3ee05300_0 .net "bNot", 0 0, L_0x5e0d3ee81d70;  1 drivers
v0x5e0d3ee053d0_0 .net "out", 0 0, L_0x5e0d3ee81f30;  alias, 1 drivers
S_0x5e0d3ee04780 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee04530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee81bb0 .functor NAND 1, L_0x5e0d3ee80620, L_0x5e0d3ee80620, C4<1>, C4<1>;
v0x5e0d3ee049f0_0 .net "in", 0 0, L_0x5e0d3ee80620;  alias, 1 drivers
v0x5e0d3ee04ab0_0 .net "out", 0 0, L_0x5e0d3ee81bb0;  alias, 1 drivers
S_0x5e0d3ee04bd0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee04530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee81d70 .functor NAND 1, L_0x5e0d3ee810f0, L_0x5e0d3ee810f0, C4<1>, C4<1>;
v0x5e0d3ee04e00_0 .net "in", 0 0, L_0x5e0d3ee810f0;  alias, 1 drivers
v0x5e0d3ee04ec0_0 .net "out", 0 0, L_0x5e0d3ee81d70;  alias, 1 drivers
S_0x5e0d3ee05b30 .scope generate, "genblk1[5]" "genblk1[5]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee05d30 .param/l "i" 1 3 32, +C4<0101>;
S_0x5e0d3ee05e10 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee05b30;
 .timescale 0 0;
S_0x5e0d3ee05ff0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee05e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee0fbd0_0 .net "a", 0 0, L_0x5e0d3ee83d00;  1 drivers
v0x5e0d3ee0fc70_0 .net "b", 0 0, L_0x5e0d3ee83eb0;  1 drivers
v0x5e0d3ee0fd30_0 .net "c", 0 0, L_0x5e0d3ee83fe0;  1 drivers
v0x5e0d3ee0fdd0_0 .net "carry", 0 0, L_0x5e0d3ee83c00;  1 drivers
v0x5e0d3ee0fea0_0 .net "carryab", 0 0, L_0x5e0d3ee822f0;  1 drivers
v0x5e0d3ee0ff40_0 .net "carrysumabc", 0 0, L_0x5e0d3ee82dc0;  1 drivers
v0x5e0d3ee0ffe0_0 .net "sum", 0 0, L_0x5e0d3ee83740;  1 drivers
v0x5e0d3ee10080_0 .net "sumab", 0 0, L_0x5e0d3ee82c60;  1 drivers
S_0x5e0d3ee062a0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee05ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee0a3c0_0 .net "a", 0 0, L_0x5e0d3ee83d00;  alias, 1 drivers
v0x5e0d3ee0a4f0_0 .net "b", 0 0, L_0x5e0d3ee83eb0;  alias, 1 drivers
v0x5e0d3ee0a640_0 .net "carry", 0 0, L_0x5e0d3ee822f0;  alias, 1 drivers
v0x5e0d3ee0a6e0_0 .net "sum", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
S_0x5e0d3ee064d0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee062a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee82080 .functor NAND 1, L_0x5e0d3ee83d00, L_0x5e0d3ee83eb0, C4<1>, C4<1>;
v0x5e0d3ee06bd0_0 .net "a", 0 0, L_0x5e0d3ee83d00;  alias, 1 drivers
v0x5e0d3ee06c90_0 .net "anandb", 0 0, L_0x5e0d3ee82080;  1 drivers
v0x5e0d3ee06d80_0 .net "b", 0 0, L_0x5e0d3ee83eb0;  alias, 1 drivers
v0x5e0d3ee06e50_0 .net "out", 0 0, L_0x5e0d3ee822f0;  alias, 1 drivers
S_0x5e0d3ee06760 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee064d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee822f0 .functor NAND 1, L_0x5e0d3ee82080, L_0x5e0d3ee82080, C4<1>, C4<1>;
v0x5e0d3ee069d0_0 .net "in", 0 0, L_0x5e0d3ee82080;  alias, 1 drivers
v0x5e0d3ee06ab0_0 .net "out", 0 0, L_0x5e0d3ee822f0;  alias, 1 drivers
S_0x5e0d3ee06f40 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee062a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee09db0_0 .net "a", 0 0, L_0x5e0d3ee83d00;  alias, 1 drivers
v0x5e0d3ee09e50_0 .net "aAndbNot", 0 0, L_0x5e0d3ee827d0;  1 drivers
v0x5e0d3ee09fa0_0 .net "aNot", 0 0, L_0x5e0d3ee823a0;  1 drivers
v0x5e0d3ee0a040_0 .net "b", 0 0, L_0x5e0d3ee83eb0;  alias, 1 drivers
v0x5e0d3ee0a0e0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee829c0;  1 drivers
v0x5e0d3ee0a260_0 .net "bNot", 0 0, L_0x5e0d3ee82560;  1 drivers
v0x5e0d3ee0a300_0 .net "out", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
S_0x5e0d3ee07190 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee06f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee82720 .functor NAND 1, L_0x5e0d3ee83d00, L_0x5e0d3ee82560, C4<1>, C4<1>;
v0x5e0d3ee07890_0 .net "a", 0 0, L_0x5e0d3ee83d00;  alias, 1 drivers
v0x5e0d3ee07960_0 .net "anandb", 0 0, L_0x5e0d3ee82720;  1 drivers
v0x5e0d3ee07a30_0 .net "b", 0 0, L_0x5e0d3ee82560;  alias, 1 drivers
v0x5e0d3ee07b00_0 .net "out", 0 0, L_0x5e0d3ee827d0;  alias, 1 drivers
S_0x5e0d3ee07420 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee07190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee827d0 .functor NAND 1, L_0x5e0d3ee82720, L_0x5e0d3ee82720, C4<1>, C4<1>;
v0x5e0d3ee07690_0 .net "in", 0 0, L_0x5e0d3ee82720;  alias, 1 drivers
v0x5e0d3ee07770_0 .net "out", 0 0, L_0x5e0d3ee827d0;  alias, 1 drivers
S_0x5e0d3ee07bf0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee06f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee82880 .functor NAND 1, L_0x5e0d3ee823a0, L_0x5e0d3ee83eb0, C4<1>, C4<1>;
v0x5e0d3ee082b0_0 .net "a", 0 0, L_0x5e0d3ee823a0;  alias, 1 drivers
v0x5e0d3ee08370_0 .net "anandb", 0 0, L_0x5e0d3ee82880;  1 drivers
v0x5e0d3ee08460_0 .net "b", 0 0, L_0x5e0d3ee83eb0;  alias, 1 drivers
v0x5e0d3ee08560_0 .net "out", 0 0, L_0x5e0d3ee829c0;  alias, 1 drivers
S_0x5e0d3ee07e40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee07bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee829c0 .functor NAND 1, L_0x5e0d3ee82880, L_0x5e0d3ee82880, C4<1>, C4<1>;
v0x5e0d3ee080b0_0 .net "in", 0 0, L_0x5e0d3ee82880;  alias, 1 drivers
v0x5e0d3ee08190_0 .net "out", 0 0, L_0x5e0d3ee829c0;  alias, 1 drivers
S_0x5e0d3ee08630 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee06f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee823a0 .functor NAND 1, L_0x5e0d3ee83d00, L_0x5e0d3ee83d00, C4<1>, C4<1>;
v0x5e0d3ee08890_0 .net "in", 0 0, L_0x5e0d3ee83d00;  alias, 1 drivers
v0x5e0d3ee08980_0 .net "out", 0 0, L_0x5e0d3ee823a0;  alias, 1 drivers
S_0x5e0d3ee08a40 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee06f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82560 .functor NAND 1, L_0x5e0d3ee83eb0, L_0x5e0d3ee83eb0, C4<1>, C4<1>;
v0x5e0d3ee08c70_0 .net "in", 0 0, L_0x5e0d3ee83eb0;  alias, 1 drivers
v0x5e0d3ee08d80_0 .net "out", 0 0, L_0x5e0d3ee82560;  alias, 1 drivers
S_0x5e0d3ee08e60 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee06f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee82c60 .functor NAND 1, L_0x5e0d3ee82b00, L_0x5e0d3ee82bb0, C4<1>, C4<1>;
v0x5e0d3ee09a00_0 .net "a", 0 0, L_0x5e0d3ee827d0;  alias, 1 drivers
v0x5e0d3ee09aa0_0 .net "aNot", 0 0, L_0x5e0d3ee82b00;  1 drivers
v0x5e0d3ee09b60_0 .net "b", 0 0, L_0x5e0d3ee829c0;  alias, 1 drivers
v0x5e0d3ee09c00_0 .net "bNot", 0 0, L_0x5e0d3ee82bb0;  1 drivers
v0x5e0d3ee09ca0_0 .net "out", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
S_0x5e0d3ee09100 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee08e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82b00 .functor NAND 1, L_0x5e0d3ee827d0, L_0x5e0d3ee827d0, C4<1>, C4<1>;
v0x5e0d3ee09370_0 .net "in", 0 0, L_0x5e0d3ee827d0;  alias, 1 drivers
v0x5e0d3ee09480_0 .net "out", 0 0, L_0x5e0d3ee82b00;  alias, 1 drivers
S_0x5e0d3ee095a0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee08e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82bb0 .functor NAND 1, L_0x5e0d3ee829c0, L_0x5e0d3ee829c0, C4<1>, C4<1>;
v0x5e0d3ee097d0_0 .net "in", 0 0, L_0x5e0d3ee829c0;  alias, 1 drivers
v0x5e0d3ee098e0_0 .net "out", 0 0, L_0x5e0d3ee82bb0;  alias, 1 drivers
S_0x5e0d3ee0a7c0 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee05ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee0e8b0_0 .net "a", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
v0x5e0d3ee0e950_0 .net "b", 0 0, L_0x5e0d3ee83fe0;  alias, 1 drivers
v0x5e0d3ee0eaa0_0 .net "carry", 0 0, L_0x5e0d3ee82dc0;  alias, 1 drivers
v0x5e0d3ee0eb40_0 .net "sum", 0 0, L_0x5e0d3ee83740;  alias, 1 drivers
S_0x5e0d3ee0aa50 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee0a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee82d10 .functor NAND 1, L_0x5e0d3ee82c60, L_0x5e0d3ee83fe0, C4<1>, C4<1>;
v0x5e0d3ee0b130_0 .net "a", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
v0x5e0d3ee0b1d0_0 .net "anandb", 0 0, L_0x5e0d3ee82d10;  1 drivers
v0x5e0d3ee0b290_0 .net "b", 0 0, L_0x5e0d3ee83fe0;  alias, 1 drivers
v0x5e0d3ee0b330_0 .net "out", 0 0, L_0x5e0d3ee82dc0;  alias, 1 drivers
S_0x5e0d3ee0acc0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee0aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82dc0 .functor NAND 1, L_0x5e0d3ee82d10, L_0x5e0d3ee82d10, C4<1>, C4<1>;
v0x5e0d3ee0af30_0 .net "in", 0 0, L_0x5e0d3ee82d10;  alias, 1 drivers
v0x5e0d3ee0b010_0 .net "out", 0 0, L_0x5e0d3ee82dc0;  alias, 1 drivers
S_0x5e0d3ee0b420 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee0a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee0e2a0_0 .net "a", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
v0x5e0d3ee0e340_0 .net "aAndbNot", 0 0, L_0x5e0d3ee83220;  1 drivers
v0x5e0d3ee0e490_0 .net "aNot", 0 0, L_0x5e0d3ee82f00;  1 drivers
v0x5e0d3ee0e530_0 .net "b", 0 0, L_0x5e0d3ee83fe0;  alias, 1 drivers
v0x5e0d3ee0e5d0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee834a0;  1 drivers
v0x5e0d3ee0e750_0 .net "bNot", 0 0, L_0x5e0d3ee82fb0;  1 drivers
v0x5e0d3ee0e7f0_0 .net "out", 0 0, L_0x5e0d3ee83740;  alias, 1 drivers
S_0x5e0d3ee0b670 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee0b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee83170 .functor NAND 1, L_0x5e0d3ee82c60, L_0x5e0d3ee82fb0, C4<1>, C4<1>;
v0x5e0d3ee0bd70_0 .net "a", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
v0x5e0d3ee0bea0_0 .net "anandb", 0 0, L_0x5e0d3ee83170;  1 drivers
v0x5e0d3ee0bf90_0 .net "b", 0 0, L_0x5e0d3ee82fb0;  alias, 1 drivers
v0x5e0d3ee0c060_0 .net "out", 0 0, L_0x5e0d3ee83220;  alias, 1 drivers
S_0x5e0d3ee0b900 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee0b670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee83220 .functor NAND 1, L_0x5e0d3ee83170, L_0x5e0d3ee83170, C4<1>, C4<1>;
v0x5e0d3ee0bb70_0 .net "in", 0 0, L_0x5e0d3ee83170;  alias, 1 drivers
v0x5e0d3ee0bc50_0 .net "out", 0 0, L_0x5e0d3ee83220;  alias, 1 drivers
S_0x5e0d3ee0c150 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee0b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee83360 .functor NAND 1, L_0x5e0d3ee82f00, L_0x5e0d3ee83fe0, C4<1>, C4<1>;
v0x5e0d3ee0c7c0_0 .net "a", 0 0, L_0x5e0d3ee82f00;  alias, 1 drivers
v0x5e0d3ee0c880_0 .net "anandb", 0 0, L_0x5e0d3ee83360;  1 drivers
v0x5e0d3ee0c970_0 .net "b", 0 0, L_0x5e0d3ee83fe0;  alias, 1 drivers
v0x5e0d3ee0ca70_0 .net "out", 0 0, L_0x5e0d3ee834a0;  alias, 1 drivers
S_0x5e0d3ee0c350 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee0c150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee834a0 .functor NAND 1, L_0x5e0d3ee83360, L_0x5e0d3ee83360, C4<1>, C4<1>;
v0x5e0d3ee0c5c0_0 .net "in", 0 0, L_0x5e0d3ee83360;  alias, 1 drivers
v0x5e0d3ee0c6a0_0 .net "out", 0 0, L_0x5e0d3ee834a0;  alias, 1 drivers
S_0x5e0d3ee0cb40 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee0b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82f00 .functor NAND 1, L_0x5e0d3ee82c60, L_0x5e0d3ee82c60, C4<1>, C4<1>;
v0x5e0d3ee0cda0_0 .net "in", 0 0, L_0x5e0d3ee82c60;  alias, 1 drivers
v0x5e0d3ee0ce40_0 .net "out", 0 0, L_0x5e0d3ee82f00;  alias, 1 drivers
S_0x5e0d3ee0cf30 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee0b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee82fb0 .functor NAND 1, L_0x5e0d3ee83fe0, L_0x5e0d3ee83fe0, C4<1>, C4<1>;
v0x5e0d3ee0d160_0 .net "in", 0 0, L_0x5e0d3ee83fe0;  alias, 1 drivers
v0x5e0d3ee0d270_0 .net "out", 0 0, L_0x5e0d3ee82fb0;  alias, 1 drivers
S_0x5e0d3ee0d350 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee0b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee83740 .functor NAND 1, L_0x5e0d3ee835e0, L_0x5e0d3ee83690, C4<1>, C4<1>;
v0x5e0d3ee0def0_0 .net "a", 0 0, L_0x5e0d3ee83220;  alias, 1 drivers
v0x5e0d3ee0df90_0 .net "aNot", 0 0, L_0x5e0d3ee835e0;  1 drivers
v0x5e0d3ee0e050_0 .net "b", 0 0, L_0x5e0d3ee834a0;  alias, 1 drivers
v0x5e0d3ee0e0f0_0 .net "bNot", 0 0, L_0x5e0d3ee83690;  1 drivers
v0x5e0d3ee0e190_0 .net "out", 0 0, L_0x5e0d3ee83740;  alias, 1 drivers
S_0x5e0d3ee0d5f0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee0d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee835e0 .functor NAND 1, L_0x5e0d3ee83220, L_0x5e0d3ee83220, C4<1>, C4<1>;
v0x5e0d3ee0d860_0 .net "in", 0 0, L_0x5e0d3ee83220;  alias, 1 drivers
v0x5e0d3ee0d970_0 .net "out", 0 0, L_0x5e0d3ee835e0;  alias, 1 drivers
S_0x5e0d3ee0da90 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee0d350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee83690 .functor NAND 1, L_0x5e0d3ee834a0, L_0x5e0d3ee834a0, C4<1>, C4<1>;
v0x5e0d3ee0dcc0_0 .net "in", 0 0, L_0x5e0d3ee834a0;  alias, 1 drivers
v0x5e0d3ee0ddd0_0 .net "out", 0 0, L_0x5e0d3ee83690;  alias, 1 drivers
S_0x5e0d3ee0ec70 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee05ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee83c00 .functor NAND 1, L_0x5e0d3ee83880, L_0x5e0d3ee83a40, C4<1>, C4<1>;
v0x5e0d3ee0f720_0 .net "a", 0 0, L_0x5e0d3ee822f0;  alias, 1 drivers
v0x5e0d3ee0f850_0 .net "aNot", 0 0, L_0x5e0d3ee83880;  1 drivers
v0x5e0d3ee0f910_0 .net "b", 0 0, L_0x5e0d3ee82dc0;  alias, 1 drivers
v0x5e0d3ee0fa40_0 .net "bNot", 0 0, L_0x5e0d3ee83a40;  1 drivers
v0x5e0d3ee0fb10_0 .net "out", 0 0, L_0x5e0d3ee83c00;  alias, 1 drivers
S_0x5e0d3ee0eec0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee0ec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee83880 .functor NAND 1, L_0x5e0d3ee822f0, L_0x5e0d3ee822f0, C4<1>, C4<1>;
v0x5e0d3ee0f130_0 .net "in", 0 0, L_0x5e0d3ee822f0;  alias, 1 drivers
v0x5e0d3ee0f1f0_0 .net "out", 0 0, L_0x5e0d3ee83880;  alias, 1 drivers
S_0x5e0d3ee0f310 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee0ec70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee83a40 .functor NAND 1, L_0x5e0d3ee82dc0, L_0x5e0d3ee82dc0, C4<1>, C4<1>;
v0x5e0d3ee0f540_0 .net "in", 0 0, L_0x5e0d3ee82dc0;  alias, 1 drivers
v0x5e0d3ee0f600_0 .net "out", 0 0, L_0x5e0d3ee83a40;  alias, 1 drivers
S_0x5e0d3ee10270 .scope generate, "genblk1[6]" "genblk1[6]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee10470 .param/l "i" 1 3 32, +C4<0110>;
S_0x5e0d3ee10550 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee10270;
 .timescale 0 0;
S_0x5e0d3ee10730 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee10550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee1a310_0 .net "a", 0 0, L_0x5e0d3ee85a70;  1 drivers
v0x5e0d3ee1a3b0_0 .net "b", 0 0, L_0x5e0d3ee85bb0;  1 drivers
v0x5e0d3ee1a470_0 .net "c", 0 0, L_0x5e0d3ee85c50;  1 drivers
v0x5e0d3ee1a510_0 .net "carry", 0 0, L_0x5e0d3ee85970;  1 drivers
v0x5e0d3ee1a5e0_0 .net "carryab", 0 0, L_0x5e0d3ee84180;  1 drivers
v0x5e0d3ee1a680_0 .net "carrysumabc", 0 0, L_0x5e0d3ee84b30;  1 drivers
v0x5e0d3ee1a720_0 .net "sum", 0 0, L_0x5e0d3ee854b0;  1 drivers
v0x5e0d3ee1a7c0_0 .net "sumab", 0 0, L_0x5e0d3ee849d0;  1 drivers
S_0x5e0d3ee109e0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee10730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee14b00_0 .net "a", 0 0, L_0x5e0d3ee85a70;  alias, 1 drivers
v0x5e0d3ee14c30_0 .net "b", 0 0, L_0x5e0d3ee85bb0;  alias, 1 drivers
v0x5e0d3ee14d80_0 .net "carry", 0 0, L_0x5e0d3ee84180;  alias, 1 drivers
v0x5e0d3ee14e20_0 .net "sum", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
S_0x5e0d3ee10c10 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee109e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee84080 .functor NAND 1, L_0x5e0d3ee85a70, L_0x5e0d3ee85bb0, C4<1>, C4<1>;
v0x5e0d3ee11310_0 .net "a", 0 0, L_0x5e0d3ee85a70;  alias, 1 drivers
v0x5e0d3ee113d0_0 .net "anandb", 0 0, L_0x5e0d3ee84080;  1 drivers
v0x5e0d3ee114c0_0 .net "b", 0 0, L_0x5e0d3ee85bb0;  alias, 1 drivers
v0x5e0d3ee11590_0 .net "out", 0 0, L_0x5e0d3ee84180;  alias, 1 drivers
S_0x5e0d3ee10ea0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee10c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84180 .functor NAND 1, L_0x5e0d3ee84080, L_0x5e0d3ee84080, C4<1>, C4<1>;
v0x5e0d3ee11110_0 .net "in", 0 0, L_0x5e0d3ee84080;  alias, 1 drivers
v0x5e0d3ee111f0_0 .net "out", 0 0, L_0x5e0d3ee84180;  alias, 1 drivers
S_0x5e0d3ee11680 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee109e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee144f0_0 .net "a", 0 0, L_0x5e0d3ee85a70;  alias, 1 drivers
v0x5e0d3ee14590_0 .net "aAndbNot", 0 0, L_0x5e0d3ee84660;  1 drivers
v0x5e0d3ee146e0_0 .net "aNot", 0 0, L_0x5e0d3ee84230;  1 drivers
v0x5e0d3ee14780_0 .net "b", 0 0, L_0x5e0d3ee85bb0;  alias, 1 drivers
v0x5e0d3ee14820_0 .net "bAndaNot", 0 0, L_0x5e0d3ee847c0;  1 drivers
v0x5e0d3ee149a0_0 .net "bNot", 0 0, L_0x5e0d3ee843f0;  1 drivers
v0x5e0d3ee14a40_0 .net "out", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
S_0x5e0d3ee118d0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee11680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee845b0 .functor NAND 1, L_0x5e0d3ee85a70, L_0x5e0d3ee843f0, C4<1>, C4<1>;
v0x5e0d3ee11fd0_0 .net "a", 0 0, L_0x5e0d3ee85a70;  alias, 1 drivers
v0x5e0d3ee120a0_0 .net "anandb", 0 0, L_0x5e0d3ee845b0;  1 drivers
v0x5e0d3ee12170_0 .net "b", 0 0, L_0x5e0d3ee843f0;  alias, 1 drivers
v0x5e0d3ee12240_0 .net "out", 0 0, L_0x5e0d3ee84660;  alias, 1 drivers
S_0x5e0d3ee11b60 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee118d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84660 .functor NAND 1, L_0x5e0d3ee845b0, L_0x5e0d3ee845b0, C4<1>, C4<1>;
v0x5e0d3ee11dd0_0 .net "in", 0 0, L_0x5e0d3ee845b0;  alias, 1 drivers
v0x5e0d3ee11eb0_0 .net "out", 0 0, L_0x5e0d3ee84660;  alias, 1 drivers
S_0x5e0d3ee12330 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee11680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee84710 .functor NAND 1, L_0x5e0d3ee84230, L_0x5e0d3ee85bb0, C4<1>, C4<1>;
v0x5e0d3ee129f0_0 .net "a", 0 0, L_0x5e0d3ee84230;  alias, 1 drivers
v0x5e0d3ee12ab0_0 .net "anandb", 0 0, L_0x5e0d3ee84710;  1 drivers
v0x5e0d3ee12ba0_0 .net "b", 0 0, L_0x5e0d3ee85bb0;  alias, 1 drivers
v0x5e0d3ee12ca0_0 .net "out", 0 0, L_0x5e0d3ee847c0;  alias, 1 drivers
S_0x5e0d3ee12580 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee12330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee847c0 .functor NAND 1, L_0x5e0d3ee84710, L_0x5e0d3ee84710, C4<1>, C4<1>;
v0x5e0d3ee127f0_0 .net "in", 0 0, L_0x5e0d3ee84710;  alias, 1 drivers
v0x5e0d3ee128d0_0 .net "out", 0 0, L_0x5e0d3ee847c0;  alias, 1 drivers
S_0x5e0d3ee12d70 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee11680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84230 .functor NAND 1, L_0x5e0d3ee85a70, L_0x5e0d3ee85a70, C4<1>, C4<1>;
v0x5e0d3ee12fd0_0 .net "in", 0 0, L_0x5e0d3ee85a70;  alias, 1 drivers
v0x5e0d3ee130c0_0 .net "out", 0 0, L_0x5e0d3ee84230;  alias, 1 drivers
S_0x5e0d3ee13180 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee11680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee843f0 .functor NAND 1, L_0x5e0d3ee85bb0, L_0x5e0d3ee85bb0, C4<1>, C4<1>;
v0x5e0d3ee133b0_0 .net "in", 0 0, L_0x5e0d3ee85bb0;  alias, 1 drivers
v0x5e0d3ee134c0_0 .net "out", 0 0, L_0x5e0d3ee843f0;  alias, 1 drivers
S_0x5e0d3ee135a0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee11680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee849d0 .functor NAND 1, L_0x5e0d3ee84870, L_0x5e0d3ee84920, C4<1>, C4<1>;
v0x5e0d3ee14140_0 .net "a", 0 0, L_0x5e0d3ee84660;  alias, 1 drivers
v0x5e0d3ee141e0_0 .net "aNot", 0 0, L_0x5e0d3ee84870;  1 drivers
v0x5e0d3ee142a0_0 .net "b", 0 0, L_0x5e0d3ee847c0;  alias, 1 drivers
v0x5e0d3ee14340_0 .net "bNot", 0 0, L_0x5e0d3ee84920;  1 drivers
v0x5e0d3ee143e0_0 .net "out", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
S_0x5e0d3ee13840 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee135a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84870 .functor NAND 1, L_0x5e0d3ee84660, L_0x5e0d3ee84660, C4<1>, C4<1>;
v0x5e0d3ee13ab0_0 .net "in", 0 0, L_0x5e0d3ee84660;  alias, 1 drivers
v0x5e0d3ee13bc0_0 .net "out", 0 0, L_0x5e0d3ee84870;  alias, 1 drivers
S_0x5e0d3ee13ce0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee135a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84920 .functor NAND 1, L_0x5e0d3ee847c0, L_0x5e0d3ee847c0, C4<1>, C4<1>;
v0x5e0d3ee13f10_0 .net "in", 0 0, L_0x5e0d3ee847c0;  alias, 1 drivers
v0x5e0d3ee14020_0 .net "out", 0 0, L_0x5e0d3ee84920;  alias, 1 drivers
S_0x5e0d3ee14f00 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee10730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee18ff0_0 .net "a", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
v0x5e0d3ee19090_0 .net "b", 0 0, L_0x5e0d3ee85c50;  alias, 1 drivers
v0x5e0d3ee191e0_0 .net "carry", 0 0, L_0x5e0d3ee84b30;  alias, 1 drivers
v0x5e0d3ee19280_0 .net "sum", 0 0, L_0x5e0d3ee854b0;  alias, 1 drivers
S_0x5e0d3ee15190 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee14f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee84a80 .functor NAND 1, L_0x5e0d3ee849d0, L_0x5e0d3ee85c50, C4<1>, C4<1>;
v0x5e0d3ee15870_0 .net "a", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
v0x5e0d3ee15910_0 .net "anandb", 0 0, L_0x5e0d3ee84a80;  1 drivers
v0x5e0d3ee159d0_0 .net "b", 0 0, L_0x5e0d3ee85c50;  alias, 1 drivers
v0x5e0d3ee15a70_0 .net "out", 0 0, L_0x5e0d3ee84b30;  alias, 1 drivers
S_0x5e0d3ee15400 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee15190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84b30 .functor NAND 1, L_0x5e0d3ee84a80, L_0x5e0d3ee84a80, C4<1>, C4<1>;
v0x5e0d3ee15670_0 .net "in", 0 0, L_0x5e0d3ee84a80;  alias, 1 drivers
v0x5e0d3ee15750_0 .net "out", 0 0, L_0x5e0d3ee84b30;  alias, 1 drivers
S_0x5e0d3ee15b60 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee14f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee189e0_0 .net "a", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
v0x5e0d3ee18a80_0 .net "aAndbNot", 0 0, L_0x5e0d3ee84f90;  1 drivers
v0x5e0d3ee18bd0_0 .net "aNot", 0 0, L_0x5e0d3ee84c70;  1 drivers
v0x5e0d3ee18c70_0 .net "b", 0 0, L_0x5e0d3ee85c50;  alias, 1 drivers
v0x5e0d3ee18d10_0 .net "bAndaNot", 0 0, L_0x5e0d3ee85210;  1 drivers
v0x5e0d3ee18e90_0 .net "bNot", 0 0, L_0x5e0d3ee84d20;  1 drivers
v0x5e0d3ee18f30_0 .net "out", 0 0, L_0x5e0d3ee854b0;  alias, 1 drivers
S_0x5e0d3ee15db0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee15b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee84ee0 .functor NAND 1, L_0x5e0d3ee849d0, L_0x5e0d3ee84d20, C4<1>, C4<1>;
v0x5e0d3ee164b0_0 .net "a", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
v0x5e0d3ee165e0_0 .net "anandb", 0 0, L_0x5e0d3ee84ee0;  1 drivers
v0x5e0d3ee166d0_0 .net "b", 0 0, L_0x5e0d3ee84d20;  alias, 1 drivers
v0x5e0d3ee167a0_0 .net "out", 0 0, L_0x5e0d3ee84f90;  alias, 1 drivers
S_0x5e0d3ee16040 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee15db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84f90 .functor NAND 1, L_0x5e0d3ee84ee0, L_0x5e0d3ee84ee0, C4<1>, C4<1>;
v0x5e0d3ee162b0_0 .net "in", 0 0, L_0x5e0d3ee84ee0;  alias, 1 drivers
v0x5e0d3ee16390_0 .net "out", 0 0, L_0x5e0d3ee84f90;  alias, 1 drivers
S_0x5e0d3ee16890 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee15b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee850d0 .functor NAND 1, L_0x5e0d3ee84c70, L_0x5e0d3ee85c50, C4<1>, C4<1>;
v0x5e0d3ee16f00_0 .net "a", 0 0, L_0x5e0d3ee84c70;  alias, 1 drivers
v0x5e0d3ee16fc0_0 .net "anandb", 0 0, L_0x5e0d3ee850d0;  1 drivers
v0x5e0d3ee170b0_0 .net "b", 0 0, L_0x5e0d3ee85c50;  alias, 1 drivers
v0x5e0d3ee171b0_0 .net "out", 0 0, L_0x5e0d3ee85210;  alias, 1 drivers
S_0x5e0d3ee16a90 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee16890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee85210 .functor NAND 1, L_0x5e0d3ee850d0, L_0x5e0d3ee850d0, C4<1>, C4<1>;
v0x5e0d3ee16d00_0 .net "in", 0 0, L_0x5e0d3ee850d0;  alias, 1 drivers
v0x5e0d3ee16de0_0 .net "out", 0 0, L_0x5e0d3ee85210;  alias, 1 drivers
S_0x5e0d3ee17280 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee15b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84c70 .functor NAND 1, L_0x5e0d3ee849d0, L_0x5e0d3ee849d0, C4<1>, C4<1>;
v0x5e0d3ee174e0_0 .net "in", 0 0, L_0x5e0d3ee849d0;  alias, 1 drivers
v0x5e0d3ee17580_0 .net "out", 0 0, L_0x5e0d3ee84c70;  alias, 1 drivers
S_0x5e0d3ee17670 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee15b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee84d20 .functor NAND 1, L_0x5e0d3ee85c50, L_0x5e0d3ee85c50, C4<1>, C4<1>;
v0x5e0d3ee178a0_0 .net "in", 0 0, L_0x5e0d3ee85c50;  alias, 1 drivers
v0x5e0d3ee179b0_0 .net "out", 0 0, L_0x5e0d3ee84d20;  alias, 1 drivers
S_0x5e0d3ee17a90 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee15b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee854b0 .functor NAND 1, L_0x5e0d3ee85350, L_0x5e0d3ee85400, C4<1>, C4<1>;
v0x5e0d3ee18630_0 .net "a", 0 0, L_0x5e0d3ee84f90;  alias, 1 drivers
v0x5e0d3ee186d0_0 .net "aNot", 0 0, L_0x5e0d3ee85350;  1 drivers
v0x5e0d3ee18790_0 .net "b", 0 0, L_0x5e0d3ee85210;  alias, 1 drivers
v0x5e0d3ee18830_0 .net "bNot", 0 0, L_0x5e0d3ee85400;  1 drivers
v0x5e0d3ee188d0_0 .net "out", 0 0, L_0x5e0d3ee854b0;  alias, 1 drivers
S_0x5e0d3ee17d30 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee17a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee85350 .functor NAND 1, L_0x5e0d3ee84f90, L_0x5e0d3ee84f90, C4<1>, C4<1>;
v0x5e0d3ee17fa0_0 .net "in", 0 0, L_0x5e0d3ee84f90;  alias, 1 drivers
v0x5e0d3ee180b0_0 .net "out", 0 0, L_0x5e0d3ee85350;  alias, 1 drivers
S_0x5e0d3ee181d0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee17a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee85400 .functor NAND 1, L_0x5e0d3ee85210, L_0x5e0d3ee85210, C4<1>, C4<1>;
v0x5e0d3ee18400_0 .net "in", 0 0, L_0x5e0d3ee85210;  alias, 1 drivers
v0x5e0d3ee18510_0 .net "out", 0 0, L_0x5e0d3ee85400;  alias, 1 drivers
S_0x5e0d3ee193b0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee10730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee85970 .functor NAND 1, L_0x5e0d3ee855f0, L_0x5e0d3ee857b0, C4<1>, C4<1>;
v0x5e0d3ee19e60_0 .net "a", 0 0, L_0x5e0d3ee84180;  alias, 1 drivers
v0x5e0d3ee19f90_0 .net "aNot", 0 0, L_0x5e0d3ee855f0;  1 drivers
v0x5e0d3ee1a050_0 .net "b", 0 0, L_0x5e0d3ee84b30;  alias, 1 drivers
v0x5e0d3ee1a180_0 .net "bNot", 0 0, L_0x5e0d3ee857b0;  1 drivers
v0x5e0d3ee1a250_0 .net "out", 0 0, L_0x5e0d3ee85970;  alias, 1 drivers
S_0x5e0d3ee19600 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee193b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee855f0 .functor NAND 1, L_0x5e0d3ee84180, L_0x5e0d3ee84180, C4<1>, C4<1>;
v0x5e0d3ee19870_0 .net "in", 0 0, L_0x5e0d3ee84180;  alias, 1 drivers
v0x5e0d3ee19930_0 .net "out", 0 0, L_0x5e0d3ee855f0;  alias, 1 drivers
S_0x5e0d3ee19a50 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee193b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee857b0 .functor NAND 1, L_0x5e0d3ee84b30, L_0x5e0d3ee84b30, C4<1>, C4<1>;
v0x5e0d3ee19c80_0 .net "in", 0 0, L_0x5e0d3ee84b30;  alias, 1 drivers
v0x5e0d3ee19d40_0 .net "out", 0 0, L_0x5e0d3ee857b0;  alias, 1 drivers
S_0x5e0d3ee1a9b0 .scope generate, "genblk1[7]" "genblk1[7]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee1abb0 .param/l "i" 1 3 32, +C4<0111>;
S_0x5e0d3ee1ac90 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee1a9b0;
 .timescale 0 0;
S_0x5e0d3ee1ae70 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee1ac90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee24a50_0 .net "a", 0 0, L_0x5e0d3ee85b10;  1 drivers
v0x5e0d3ee24af0_0 .net "b", 0 0, L_0x5e0d3ee87790;  1 drivers
v0x5e0d3ee24bb0_0 .net "c", 0 0, L_0x5e0d3ee87a00;  1 drivers
v0x5e0d3ee24c50_0 .net "carry", 0 0, L_0x5e0d3ee87690;  1 drivers
v0x5e0d3ee24d20_0 .net "carryab", 0 0, L_0x5e0d3ee85ea0;  1 drivers
v0x5e0d3ee24dc0_0 .net "carrysumabc", 0 0, L_0x5e0d3ee86850;  1 drivers
v0x5e0d3ee24e60_0 .net "sum", 0 0, L_0x5e0d3ee871d0;  1 drivers
v0x5e0d3ee24f00_0 .net "sumab", 0 0, L_0x5e0d3ee866f0;  1 drivers
S_0x5e0d3ee1b120 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee1ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee1f240_0 .net "a", 0 0, L_0x5e0d3ee85b10;  alias, 1 drivers
v0x5e0d3ee1f370_0 .net "b", 0 0, L_0x5e0d3ee87790;  alias, 1 drivers
v0x5e0d3ee1f4c0_0 .net "carry", 0 0, L_0x5e0d3ee85ea0;  alias, 1 drivers
v0x5e0d3ee1f560_0 .net "sum", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
S_0x5e0d3ee1b350 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee1b120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee85da0 .functor NAND 1, L_0x5e0d3ee85b10, L_0x5e0d3ee87790, C4<1>, C4<1>;
v0x5e0d3ee1ba50_0 .net "a", 0 0, L_0x5e0d3ee85b10;  alias, 1 drivers
v0x5e0d3ee1bb10_0 .net "anandb", 0 0, L_0x5e0d3ee85da0;  1 drivers
v0x5e0d3ee1bc00_0 .net "b", 0 0, L_0x5e0d3ee87790;  alias, 1 drivers
v0x5e0d3ee1bcd0_0 .net "out", 0 0, L_0x5e0d3ee85ea0;  alias, 1 drivers
S_0x5e0d3ee1b5e0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee1b350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee85ea0 .functor NAND 1, L_0x5e0d3ee85da0, L_0x5e0d3ee85da0, C4<1>, C4<1>;
v0x5e0d3ee1b850_0 .net "in", 0 0, L_0x5e0d3ee85da0;  alias, 1 drivers
v0x5e0d3ee1b930_0 .net "out", 0 0, L_0x5e0d3ee85ea0;  alias, 1 drivers
S_0x5e0d3ee1bdc0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee1b120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee1ec30_0 .net "a", 0 0, L_0x5e0d3ee85b10;  alias, 1 drivers
v0x5e0d3ee1ecd0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee86380;  1 drivers
v0x5e0d3ee1ee20_0 .net "aNot", 0 0, L_0x5e0d3ee85f50;  1 drivers
v0x5e0d3ee1eec0_0 .net "b", 0 0, L_0x5e0d3ee87790;  alias, 1 drivers
v0x5e0d3ee1ef60_0 .net "bAndaNot", 0 0, L_0x5e0d3ee864e0;  1 drivers
v0x5e0d3ee1f0e0_0 .net "bNot", 0 0, L_0x5e0d3ee86110;  1 drivers
v0x5e0d3ee1f180_0 .net "out", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
S_0x5e0d3ee1c010 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee1bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee862d0 .functor NAND 1, L_0x5e0d3ee85b10, L_0x5e0d3ee86110, C4<1>, C4<1>;
v0x5e0d3ee1c710_0 .net "a", 0 0, L_0x5e0d3ee85b10;  alias, 1 drivers
v0x5e0d3ee1c7e0_0 .net "anandb", 0 0, L_0x5e0d3ee862d0;  1 drivers
v0x5e0d3ee1c8b0_0 .net "b", 0 0, L_0x5e0d3ee86110;  alias, 1 drivers
v0x5e0d3ee1c980_0 .net "out", 0 0, L_0x5e0d3ee86380;  alias, 1 drivers
S_0x5e0d3ee1c2a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee1c010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86380 .functor NAND 1, L_0x5e0d3ee862d0, L_0x5e0d3ee862d0, C4<1>, C4<1>;
v0x5e0d3ee1c510_0 .net "in", 0 0, L_0x5e0d3ee862d0;  alias, 1 drivers
v0x5e0d3ee1c5f0_0 .net "out", 0 0, L_0x5e0d3ee86380;  alias, 1 drivers
S_0x5e0d3ee1ca70 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee1bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee86430 .functor NAND 1, L_0x5e0d3ee85f50, L_0x5e0d3ee87790, C4<1>, C4<1>;
v0x5e0d3ee1d130_0 .net "a", 0 0, L_0x5e0d3ee85f50;  alias, 1 drivers
v0x5e0d3ee1d1f0_0 .net "anandb", 0 0, L_0x5e0d3ee86430;  1 drivers
v0x5e0d3ee1d2e0_0 .net "b", 0 0, L_0x5e0d3ee87790;  alias, 1 drivers
v0x5e0d3ee1d3e0_0 .net "out", 0 0, L_0x5e0d3ee864e0;  alias, 1 drivers
S_0x5e0d3ee1ccc0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee1ca70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee864e0 .functor NAND 1, L_0x5e0d3ee86430, L_0x5e0d3ee86430, C4<1>, C4<1>;
v0x5e0d3ee1cf30_0 .net "in", 0 0, L_0x5e0d3ee86430;  alias, 1 drivers
v0x5e0d3ee1d010_0 .net "out", 0 0, L_0x5e0d3ee864e0;  alias, 1 drivers
S_0x5e0d3ee1d4b0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee1bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee85f50 .functor NAND 1, L_0x5e0d3ee85b10, L_0x5e0d3ee85b10, C4<1>, C4<1>;
v0x5e0d3ee1d710_0 .net "in", 0 0, L_0x5e0d3ee85b10;  alias, 1 drivers
v0x5e0d3ee1d800_0 .net "out", 0 0, L_0x5e0d3ee85f50;  alias, 1 drivers
S_0x5e0d3ee1d8c0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee1bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86110 .functor NAND 1, L_0x5e0d3ee87790, L_0x5e0d3ee87790, C4<1>, C4<1>;
v0x5e0d3ee1daf0_0 .net "in", 0 0, L_0x5e0d3ee87790;  alias, 1 drivers
v0x5e0d3ee1dc00_0 .net "out", 0 0, L_0x5e0d3ee86110;  alias, 1 drivers
S_0x5e0d3ee1dce0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee1bdc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee866f0 .functor NAND 1, L_0x5e0d3ee86590, L_0x5e0d3ee86640, C4<1>, C4<1>;
v0x5e0d3ee1e880_0 .net "a", 0 0, L_0x5e0d3ee86380;  alias, 1 drivers
v0x5e0d3ee1e920_0 .net "aNot", 0 0, L_0x5e0d3ee86590;  1 drivers
v0x5e0d3ee1e9e0_0 .net "b", 0 0, L_0x5e0d3ee864e0;  alias, 1 drivers
v0x5e0d3ee1ea80_0 .net "bNot", 0 0, L_0x5e0d3ee86640;  1 drivers
v0x5e0d3ee1eb20_0 .net "out", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
S_0x5e0d3ee1df80 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee1dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86590 .functor NAND 1, L_0x5e0d3ee86380, L_0x5e0d3ee86380, C4<1>, C4<1>;
v0x5e0d3ee1e1f0_0 .net "in", 0 0, L_0x5e0d3ee86380;  alias, 1 drivers
v0x5e0d3ee1e300_0 .net "out", 0 0, L_0x5e0d3ee86590;  alias, 1 drivers
S_0x5e0d3ee1e420 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee1dce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86640 .functor NAND 1, L_0x5e0d3ee864e0, L_0x5e0d3ee864e0, C4<1>, C4<1>;
v0x5e0d3ee1e650_0 .net "in", 0 0, L_0x5e0d3ee864e0;  alias, 1 drivers
v0x5e0d3ee1e760_0 .net "out", 0 0, L_0x5e0d3ee86640;  alias, 1 drivers
S_0x5e0d3ee1f640 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee1ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee23730_0 .net "a", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
v0x5e0d3ee237d0_0 .net "b", 0 0, L_0x5e0d3ee87a00;  alias, 1 drivers
v0x5e0d3ee23920_0 .net "carry", 0 0, L_0x5e0d3ee86850;  alias, 1 drivers
v0x5e0d3ee239c0_0 .net "sum", 0 0, L_0x5e0d3ee871d0;  alias, 1 drivers
S_0x5e0d3ee1f8d0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee1f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee867a0 .functor NAND 1, L_0x5e0d3ee866f0, L_0x5e0d3ee87a00, C4<1>, C4<1>;
v0x5e0d3ee1ffb0_0 .net "a", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
v0x5e0d3ee20050_0 .net "anandb", 0 0, L_0x5e0d3ee867a0;  1 drivers
v0x5e0d3ee20110_0 .net "b", 0 0, L_0x5e0d3ee87a00;  alias, 1 drivers
v0x5e0d3ee201b0_0 .net "out", 0 0, L_0x5e0d3ee86850;  alias, 1 drivers
S_0x5e0d3ee1fb40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee1f8d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86850 .functor NAND 1, L_0x5e0d3ee867a0, L_0x5e0d3ee867a0, C4<1>, C4<1>;
v0x5e0d3ee1fdb0_0 .net "in", 0 0, L_0x5e0d3ee867a0;  alias, 1 drivers
v0x5e0d3ee1fe90_0 .net "out", 0 0, L_0x5e0d3ee86850;  alias, 1 drivers
S_0x5e0d3ee202a0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee1f640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee23120_0 .net "a", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
v0x5e0d3ee231c0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee86cb0;  1 drivers
v0x5e0d3ee23310_0 .net "aNot", 0 0, L_0x5e0d3ee86990;  1 drivers
v0x5e0d3ee233b0_0 .net "b", 0 0, L_0x5e0d3ee87a00;  alias, 1 drivers
v0x5e0d3ee23450_0 .net "bAndaNot", 0 0, L_0x5e0d3ee86f30;  1 drivers
v0x5e0d3ee235d0_0 .net "bNot", 0 0, L_0x5e0d3ee86a40;  1 drivers
v0x5e0d3ee23670_0 .net "out", 0 0, L_0x5e0d3ee871d0;  alias, 1 drivers
S_0x5e0d3ee204f0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee202a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee86c00 .functor NAND 1, L_0x5e0d3ee866f0, L_0x5e0d3ee86a40, C4<1>, C4<1>;
v0x5e0d3ee20bf0_0 .net "a", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
v0x5e0d3ee20d20_0 .net "anandb", 0 0, L_0x5e0d3ee86c00;  1 drivers
v0x5e0d3ee20e10_0 .net "b", 0 0, L_0x5e0d3ee86a40;  alias, 1 drivers
v0x5e0d3ee20ee0_0 .net "out", 0 0, L_0x5e0d3ee86cb0;  alias, 1 drivers
S_0x5e0d3ee20780 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee204f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86cb0 .functor NAND 1, L_0x5e0d3ee86c00, L_0x5e0d3ee86c00, C4<1>, C4<1>;
v0x5e0d3ee209f0_0 .net "in", 0 0, L_0x5e0d3ee86c00;  alias, 1 drivers
v0x5e0d3ee20ad0_0 .net "out", 0 0, L_0x5e0d3ee86cb0;  alias, 1 drivers
S_0x5e0d3ee20fd0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee202a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee86df0 .functor NAND 1, L_0x5e0d3ee86990, L_0x5e0d3ee87a00, C4<1>, C4<1>;
v0x5e0d3ee21640_0 .net "a", 0 0, L_0x5e0d3ee86990;  alias, 1 drivers
v0x5e0d3ee21700_0 .net "anandb", 0 0, L_0x5e0d3ee86df0;  1 drivers
v0x5e0d3ee217f0_0 .net "b", 0 0, L_0x5e0d3ee87a00;  alias, 1 drivers
v0x5e0d3ee218f0_0 .net "out", 0 0, L_0x5e0d3ee86f30;  alias, 1 drivers
S_0x5e0d3ee211d0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee20fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86f30 .functor NAND 1, L_0x5e0d3ee86df0, L_0x5e0d3ee86df0, C4<1>, C4<1>;
v0x5e0d3ee21440_0 .net "in", 0 0, L_0x5e0d3ee86df0;  alias, 1 drivers
v0x5e0d3ee21520_0 .net "out", 0 0, L_0x5e0d3ee86f30;  alias, 1 drivers
S_0x5e0d3ee219c0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee202a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86990 .functor NAND 1, L_0x5e0d3ee866f0, L_0x5e0d3ee866f0, C4<1>, C4<1>;
v0x5e0d3ee21c20_0 .net "in", 0 0, L_0x5e0d3ee866f0;  alias, 1 drivers
v0x5e0d3ee21cc0_0 .net "out", 0 0, L_0x5e0d3ee86990;  alias, 1 drivers
S_0x5e0d3ee21db0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee202a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee86a40 .functor NAND 1, L_0x5e0d3ee87a00, L_0x5e0d3ee87a00, C4<1>, C4<1>;
v0x5e0d3ee21fe0_0 .net "in", 0 0, L_0x5e0d3ee87a00;  alias, 1 drivers
v0x5e0d3ee220f0_0 .net "out", 0 0, L_0x5e0d3ee86a40;  alias, 1 drivers
S_0x5e0d3ee221d0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee202a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee871d0 .functor NAND 1, L_0x5e0d3ee87070, L_0x5e0d3ee87120, C4<1>, C4<1>;
v0x5e0d3ee22d70_0 .net "a", 0 0, L_0x5e0d3ee86cb0;  alias, 1 drivers
v0x5e0d3ee22e10_0 .net "aNot", 0 0, L_0x5e0d3ee87070;  1 drivers
v0x5e0d3ee22ed0_0 .net "b", 0 0, L_0x5e0d3ee86f30;  alias, 1 drivers
v0x5e0d3ee22f70_0 .net "bNot", 0 0, L_0x5e0d3ee87120;  1 drivers
v0x5e0d3ee23010_0 .net "out", 0 0, L_0x5e0d3ee871d0;  alias, 1 drivers
S_0x5e0d3ee22470 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee221d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87070 .functor NAND 1, L_0x5e0d3ee86cb0, L_0x5e0d3ee86cb0, C4<1>, C4<1>;
v0x5e0d3ee226e0_0 .net "in", 0 0, L_0x5e0d3ee86cb0;  alias, 1 drivers
v0x5e0d3ee227f0_0 .net "out", 0 0, L_0x5e0d3ee87070;  alias, 1 drivers
S_0x5e0d3ee22910 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee221d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87120 .functor NAND 1, L_0x5e0d3ee86f30, L_0x5e0d3ee86f30, C4<1>, C4<1>;
v0x5e0d3ee22b40_0 .net "in", 0 0, L_0x5e0d3ee86f30;  alias, 1 drivers
v0x5e0d3ee22c50_0 .net "out", 0 0, L_0x5e0d3ee87120;  alias, 1 drivers
S_0x5e0d3ee23af0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee1ae70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee87690 .functor NAND 1, L_0x5e0d3ee87310, L_0x5e0d3ee874d0, C4<1>, C4<1>;
v0x5e0d3ee245a0_0 .net "a", 0 0, L_0x5e0d3ee85ea0;  alias, 1 drivers
v0x5e0d3ee246d0_0 .net "aNot", 0 0, L_0x5e0d3ee87310;  1 drivers
v0x5e0d3ee24790_0 .net "b", 0 0, L_0x5e0d3ee86850;  alias, 1 drivers
v0x5e0d3ee248c0_0 .net "bNot", 0 0, L_0x5e0d3ee874d0;  1 drivers
v0x5e0d3ee24990_0 .net "out", 0 0, L_0x5e0d3ee87690;  alias, 1 drivers
S_0x5e0d3ee23d40 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee23af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87310 .functor NAND 1, L_0x5e0d3ee85ea0, L_0x5e0d3ee85ea0, C4<1>, C4<1>;
v0x5e0d3ee23fb0_0 .net "in", 0 0, L_0x5e0d3ee85ea0;  alias, 1 drivers
v0x5e0d3ee24070_0 .net "out", 0 0, L_0x5e0d3ee87310;  alias, 1 drivers
S_0x5e0d3ee24190 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee23af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee874d0 .functor NAND 1, L_0x5e0d3ee86850, L_0x5e0d3ee86850, C4<1>, C4<1>;
v0x5e0d3ee243c0_0 .net "in", 0 0, L_0x5e0d3ee86850;  alias, 1 drivers
v0x5e0d3ee24480_0 .net "out", 0 0, L_0x5e0d3ee874d0;  alias, 1 drivers
S_0x5e0d3ee250f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3edfb5d0 .param/l "i" 1 3 32, +C4<01000>;
S_0x5e0d3ee25380 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee250f0;
 .timescale 0 0;
S_0x5e0d3ee25560 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee25380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee2f1d0_0 .net "a", 0 0, L_0x5e0d3ee88f50;  1 drivers
v0x5e0d3ee2f270_0 .net "b", 0 0, L_0x5e0d3ee890c0;  1 drivers
v0x5e0d3ee2f330_0 .net "c", 0 0, L_0x5e0d3ee89160;  1 drivers
v0x5e0d3ee2f3d0_0 .net "carry", 0 0, L_0x5e0d3ee88e90;  1 drivers
v0x5e0d3ee2f4a0_0 .net "carryab", 0 0, L_0x5e0d3ee87ba0;  1 drivers
v0x5e0d3ee2f540_0 .net "carrysumabc", 0 0, L_0x5e0d3ee88350;  1 drivers
v0x5e0d3ee2f5e0_0 .net "sum", 0 0, L_0x5e0d3ee88a90;  1 drivers
v0x5e0d3ee2f680_0 .net "sumab", 0 0, L_0x5e0d3ee88270;  1 drivers
S_0x5e0d3ee25810 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee25560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee299c0_0 .net "a", 0 0, L_0x5e0d3ee88f50;  alias, 1 drivers
v0x5e0d3ee29af0_0 .net "b", 0 0, L_0x5e0d3ee890c0;  alias, 1 drivers
v0x5e0d3ee29c40_0 .net "carry", 0 0, L_0x5e0d3ee87ba0;  alias, 1 drivers
v0x5e0d3ee29ce0_0 .net "sum", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
S_0x5e0d3ee25ad0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee25810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee87aa0 .functor NAND 1, L_0x5e0d3ee88f50, L_0x5e0d3ee890c0, C4<1>, C4<1>;
v0x5e0d3ee261d0_0 .net "a", 0 0, L_0x5e0d3ee88f50;  alias, 1 drivers
v0x5e0d3ee26290_0 .net "anandb", 0 0, L_0x5e0d3ee87aa0;  1 drivers
v0x5e0d3ee26380_0 .net "b", 0 0, L_0x5e0d3ee890c0;  alias, 1 drivers
v0x5e0d3ee26450_0 .net "out", 0 0, L_0x5e0d3ee87ba0;  alias, 1 drivers
S_0x5e0d3ee25d60 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee25ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87ba0 .functor NAND 1, L_0x5e0d3ee87aa0, L_0x5e0d3ee87aa0, C4<1>, C4<1>;
v0x5e0d3ee25fd0_0 .net "in", 0 0, L_0x5e0d3ee87aa0;  alias, 1 drivers
v0x5e0d3ee260b0_0 .net "out", 0 0, L_0x5e0d3ee87ba0;  alias, 1 drivers
S_0x5e0d3ee26540 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee25810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee293b0_0 .net "a", 0 0, L_0x5e0d3ee88f50;  alias, 1 drivers
v0x5e0d3ee29450_0 .net "aAndbNot", 0 0, L_0x5e0d3ee88040;  1 drivers
v0x5e0d3ee295a0_0 .net "aNot", 0 0, L_0x5e0d3ee87c50;  1 drivers
v0x5e0d3ee29640_0 .net "b", 0 0, L_0x5e0d3ee890c0;  alias, 1 drivers
v0x5e0d3ee296e0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee88120;  1 drivers
v0x5e0d3ee29860_0 .net "bNot", 0 0, L_0x5e0d3ee87e10;  1 drivers
v0x5e0d3ee29900_0 .net "out", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
S_0x5e0d3ee26790 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee26540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee87fd0 .functor NAND 1, L_0x5e0d3ee88f50, L_0x5e0d3ee87e10, C4<1>, C4<1>;
v0x5e0d3ee26e90_0 .net "a", 0 0, L_0x5e0d3ee88f50;  alias, 1 drivers
v0x5e0d3ee26f60_0 .net "anandb", 0 0, L_0x5e0d3ee87fd0;  1 drivers
v0x5e0d3ee27030_0 .net "b", 0 0, L_0x5e0d3ee87e10;  alias, 1 drivers
v0x5e0d3ee27100_0 .net "out", 0 0, L_0x5e0d3ee88040;  alias, 1 drivers
S_0x5e0d3ee26a20 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee26790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88040 .functor NAND 1, L_0x5e0d3ee87fd0, L_0x5e0d3ee87fd0, C4<1>, C4<1>;
v0x5e0d3ee26c90_0 .net "in", 0 0, L_0x5e0d3ee87fd0;  alias, 1 drivers
v0x5e0d3ee26d70_0 .net "out", 0 0, L_0x5e0d3ee88040;  alias, 1 drivers
S_0x5e0d3ee271f0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee26540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee880b0 .functor NAND 1, L_0x5e0d3ee87c50, L_0x5e0d3ee890c0, C4<1>, C4<1>;
v0x5e0d3ee278b0_0 .net "a", 0 0, L_0x5e0d3ee87c50;  alias, 1 drivers
v0x5e0d3ee27970_0 .net "anandb", 0 0, L_0x5e0d3ee880b0;  1 drivers
v0x5e0d3ee27a60_0 .net "b", 0 0, L_0x5e0d3ee890c0;  alias, 1 drivers
v0x5e0d3ee27b60_0 .net "out", 0 0, L_0x5e0d3ee88120;  alias, 1 drivers
S_0x5e0d3ee27440 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee271f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88120 .functor NAND 1, L_0x5e0d3ee880b0, L_0x5e0d3ee880b0, C4<1>, C4<1>;
v0x5e0d3ee276b0_0 .net "in", 0 0, L_0x5e0d3ee880b0;  alias, 1 drivers
v0x5e0d3ee27790_0 .net "out", 0 0, L_0x5e0d3ee88120;  alias, 1 drivers
S_0x5e0d3ee27c30 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee26540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87c50 .functor NAND 1, L_0x5e0d3ee88f50, L_0x5e0d3ee88f50, C4<1>, C4<1>;
v0x5e0d3ee27e90_0 .net "in", 0 0, L_0x5e0d3ee88f50;  alias, 1 drivers
v0x5e0d3ee27f80_0 .net "out", 0 0, L_0x5e0d3ee87c50;  alias, 1 drivers
S_0x5e0d3ee28040 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee26540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee87e10 .functor NAND 1, L_0x5e0d3ee890c0, L_0x5e0d3ee890c0, C4<1>, C4<1>;
v0x5e0d3ee28270_0 .net "in", 0 0, L_0x5e0d3ee890c0;  alias, 1 drivers
v0x5e0d3ee28380_0 .net "out", 0 0, L_0x5e0d3ee87e10;  alias, 1 drivers
S_0x5e0d3ee28460 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee26540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee88270 .functor NAND 1, L_0x5e0d3ee88190, L_0x5e0d3ee88200, C4<1>, C4<1>;
v0x5e0d3ee29000_0 .net "a", 0 0, L_0x5e0d3ee88040;  alias, 1 drivers
v0x5e0d3ee290a0_0 .net "aNot", 0 0, L_0x5e0d3ee88190;  1 drivers
v0x5e0d3ee29160_0 .net "b", 0 0, L_0x5e0d3ee88120;  alias, 1 drivers
v0x5e0d3ee29200_0 .net "bNot", 0 0, L_0x5e0d3ee88200;  1 drivers
v0x5e0d3ee292a0_0 .net "out", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
S_0x5e0d3ee28700 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee28460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88190 .functor NAND 1, L_0x5e0d3ee88040, L_0x5e0d3ee88040, C4<1>, C4<1>;
v0x5e0d3ee28970_0 .net "in", 0 0, L_0x5e0d3ee88040;  alias, 1 drivers
v0x5e0d3ee28a80_0 .net "out", 0 0, L_0x5e0d3ee88190;  alias, 1 drivers
S_0x5e0d3ee28ba0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee28460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88200 .functor NAND 1, L_0x5e0d3ee88120, L_0x5e0d3ee88120, C4<1>, C4<1>;
v0x5e0d3ee28dd0_0 .net "in", 0 0, L_0x5e0d3ee88120;  alias, 1 drivers
v0x5e0d3ee28ee0_0 .net "out", 0 0, L_0x5e0d3ee88200;  alias, 1 drivers
S_0x5e0d3ee29dc0 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee25560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee2deb0_0 .net "a", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
v0x5e0d3ee2df50_0 .net "b", 0 0, L_0x5e0d3ee89160;  alias, 1 drivers
v0x5e0d3ee2e0a0_0 .net "carry", 0 0, L_0x5e0d3ee88350;  alias, 1 drivers
v0x5e0d3ee2e140_0 .net "sum", 0 0, L_0x5e0d3ee88a90;  alias, 1 drivers
S_0x5e0d3ee2a050 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee29dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee882e0 .functor NAND 1, L_0x5e0d3ee88270, L_0x5e0d3ee89160, C4<1>, C4<1>;
v0x5e0d3ee2a730_0 .net "a", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
v0x5e0d3ee2a7d0_0 .net "anandb", 0 0, L_0x5e0d3ee882e0;  1 drivers
v0x5e0d3ee2a890_0 .net "b", 0 0, L_0x5e0d3ee89160;  alias, 1 drivers
v0x5e0d3ee2a930_0 .net "out", 0 0, L_0x5e0d3ee88350;  alias, 1 drivers
S_0x5e0d3ee2a2c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee2a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88350 .functor NAND 1, L_0x5e0d3ee882e0, L_0x5e0d3ee882e0, C4<1>, C4<1>;
v0x5e0d3ee2a530_0 .net "in", 0 0, L_0x5e0d3ee882e0;  alias, 1 drivers
v0x5e0d3ee2a610_0 .net "out", 0 0, L_0x5e0d3ee88350;  alias, 1 drivers
S_0x5e0d3ee2aa20 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee29dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee2d8a0_0 .net "a", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
v0x5e0d3ee2d940_0 .net "aAndbNot", 0 0, L_0x5e0d3ee886b0;  1 drivers
v0x5e0d3ee2da90_0 .net "aNot", 0 0, L_0x5e0d3ee88450;  1 drivers
v0x5e0d3ee2db30_0 .net "b", 0 0, L_0x5e0d3ee89160;  alias, 1 drivers
v0x5e0d3ee2dbd0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee888b0;  1 drivers
v0x5e0d3ee2dd50_0 .net "bNot", 0 0, L_0x5e0d3ee884c0;  1 drivers
v0x5e0d3ee2ddf0_0 .net "out", 0 0, L_0x5e0d3ee88a90;  alias, 1 drivers
S_0x5e0d3ee2ac70 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee88640 .functor NAND 1, L_0x5e0d3ee88270, L_0x5e0d3ee884c0, C4<1>, C4<1>;
v0x5e0d3ee2b370_0 .net "a", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
v0x5e0d3ee2b4a0_0 .net "anandb", 0 0, L_0x5e0d3ee88640;  1 drivers
v0x5e0d3ee2b590_0 .net "b", 0 0, L_0x5e0d3ee884c0;  alias, 1 drivers
v0x5e0d3ee2b660_0 .net "out", 0 0, L_0x5e0d3ee886b0;  alias, 1 drivers
S_0x5e0d3ee2af00 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee2ac70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee886b0 .functor NAND 1, L_0x5e0d3ee88640, L_0x5e0d3ee88640, C4<1>, C4<1>;
v0x5e0d3ee2b170_0 .net "in", 0 0, L_0x5e0d3ee88640;  alias, 1 drivers
v0x5e0d3ee2b250_0 .net "out", 0 0, L_0x5e0d3ee886b0;  alias, 1 drivers
S_0x5e0d3ee2b750 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee887b0 .functor NAND 1, L_0x5e0d3ee88450, L_0x5e0d3ee89160, C4<1>, C4<1>;
v0x5e0d3ee2bdc0_0 .net "a", 0 0, L_0x5e0d3ee88450;  alias, 1 drivers
v0x5e0d3ee2be80_0 .net "anandb", 0 0, L_0x5e0d3ee887b0;  1 drivers
v0x5e0d3ee2bf70_0 .net "b", 0 0, L_0x5e0d3ee89160;  alias, 1 drivers
v0x5e0d3ee2c070_0 .net "out", 0 0, L_0x5e0d3ee888b0;  alias, 1 drivers
S_0x5e0d3ee2b950 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee2b750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee888b0 .functor NAND 1, L_0x5e0d3ee887b0, L_0x5e0d3ee887b0, C4<1>, C4<1>;
v0x5e0d3ee2bbc0_0 .net "in", 0 0, L_0x5e0d3ee887b0;  alias, 1 drivers
v0x5e0d3ee2bca0_0 .net "out", 0 0, L_0x5e0d3ee888b0;  alias, 1 drivers
S_0x5e0d3ee2c140 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88450 .functor NAND 1, L_0x5e0d3ee88270, L_0x5e0d3ee88270, C4<1>, C4<1>;
v0x5e0d3ee2c3a0_0 .net "in", 0 0, L_0x5e0d3ee88270;  alias, 1 drivers
v0x5e0d3ee2c440_0 .net "out", 0 0, L_0x5e0d3ee88450;  alias, 1 drivers
S_0x5e0d3ee2c530 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee884c0 .functor NAND 1, L_0x5e0d3ee89160, L_0x5e0d3ee89160, C4<1>, C4<1>;
v0x5e0d3ee2c760_0 .net "in", 0 0, L_0x5e0d3ee89160;  alias, 1 drivers
v0x5e0d3ee2c870_0 .net "out", 0 0, L_0x5e0d3ee884c0;  alias, 1 drivers
S_0x5e0d3ee2c950 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee2aa20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee88a90 .functor NAND 1, L_0x5e0d3ee889b0, L_0x5e0d3ee88a20, C4<1>, C4<1>;
v0x5e0d3ee2d4f0_0 .net "a", 0 0, L_0x5e0d3ee886b0;  alias, 1 drivers
v0x5e0d3ee2d590_0 .net "aNot", 0 0, L_0x5e0d3ee889b0;  1 drivers
v0x5e0d3ee2d650_0 .net "b", 0 0, L_0x5e0d3ee888b0;  alias, 1 drivers
v0x5e0d3ee2d6f0_0 .net "bNot", 0 0, L_0x5e0d3ee88a20;  1 drivers
v0x5e0d3ee2d790_0 .net "out", 0 0, L_0x5e0d3ee88a90;  alias, 1 drivers
S_0x5e0d3ee2cbf0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee2c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee889b0 .functor NAND 1, L_0x5e0d3ee886b0, L_0x5e0d3ee886b0, C4<1>, C4<1>;
v0x5e0d3ee2ce60_0 .net "in", 0 0, L_0x5e0d3ee886b0;  alias, 1 drivers
v0x5e0d3ee2cf70_0 .net "out", 0 0, L_0x5e0d3ee889b0;  alias, 1 drivers
S_0x5e0d3ee2d090 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee2c950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88a20 .functor NAND 1, L_0x5e0d3ee888b0, L_0x5e0d3ee888b0, C4<1>, C4<1>;
v0x5e0d3ee2d2c0_0 .net "in", 0 0, L_0x5e0d3ee888b0;  alias, 1 drivers
v0x5e0d3ee2d3d0_0 .net "out", 0 0, L_0x5e0d3ee88a20;  alias, 1 drivers
S_0x5e0d3ee2e270 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee25560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee88e90 .functor NAND 1, L_0x5e0d3ee88b90, L_0x5e0d3ee88d10, C4<1>, C4<1>;
v0x5e0d3ee2ed20_0 .net "a", 0 0, L_0x5e0d3ee87ba0;  alias, 1 drivers
v0x5e0d3ee2ee50_0 .net "aNot", 0 0, L_0x5e0d3ee88b90;  1 drivers
v0x5e0d3ee2ef10_0 .net "b", 0 0, L_0x5e0d3ee88350;  alias, 1 drivers
v0x5e0d3ee2f040_0 .net "bNot", 0 0, L_0x5e0d3ee88d10;  1 drivers
v0x5e0d3ee2f110_0 .net "out", 0 0, L_0x5e0d3ee88e90;  alias, 1 drivers
S_0x5e0d3ee2e4c0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee2e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88b90 .functor NAND 1, L_0x5e0d3ee87ba0, L_0x5e0d3ee87ba0, C4<1>, C4<1>;
v0x5e0d3ee2e730_0 .net "in", 0 0, L_0x5e0d3ee87ba0;  alias, 1 drivers
v0x5e0d3ee2e7f0_0 .net "out", 0 0, L_0x5e0d3ee88b90;  alias, 1 drivers
S_0x5e0d3ee2e910 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee2e270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee88d10 .functor NAND 1, L_0x5e0d3ee88350, L_0x5e0d3ee88350, C4<1>, C4<1>;
v0x5e0d3ee2eb40_0 .net "in", 0 0, L_0x5e0d3ee88350;  alias, 1 drivers
v0x5e0d3ee2ec00_0 .net "out", 0 0, L_0x5e0d3ee88d10;  alias, 1 drivers
S_0x5e0d3ee2f870 .scope generate, "genblk1[9]" "genblk1[9]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee2fa70 .param/l "i" 1 3 32, +C4<01001>;
S_0x5e0d3ee2fb50 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee2f870;
 .timescale 0 0;
S_0x5e0d3ee2fd30 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee2fb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee39910_0 .net "a", 0 0, L_0x5e0d3ee8a7a0;  1 drivers
v0x5e0d3ee399b0_0 .net "b", 0 0, L_0x5e0d3ee8a840;  1 drivers
v0x5e0d3ee39a70_0 .net "c", 0 0, L_0x5e0d3ee8a9d0;  1 drivers
v0x5e0d3ee39b10_0 .net "carry", 0 0, L_0x5e0d3ee8a6e0;  1 drivers
v0x5e0d3ee39be0_0 .net "carryab", 0 0, L_0x5e0d3ee894b0;  1 drivers
v0x5e0d3ee39c80_0 .net "carrysumabc", 0 0, L_0x5e0d3ee89ba0;  1 drivers
v0x5e0d3ee39d20_0 .net "sum", 0 0, L_0x5e0d3ee8a2e0;  1 drivers
v0x5e0d3ee39dc0_0 .net "sumab", 0 0, L_0x5e0d3ee89ac0;  1 drivers
S_0x5e0d3ee2ffe0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee2fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee34100_0 .net "a", 0 0, L_0x5e0d3ee8a7a0;  alias, 1 drivers
v0x5e0d3ee34230_0 .net "b", 0 0, L_0x5e0d3ee8a840;  alias, 1 drivers
v0x5e0d3ee34380_0 .net "carry", 0 0, L_0x5e0d3ee894b0;  alias, 1 drivers
v0x5e0d3ee34420_0 .net "sum", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
S_0x5e0d3ee30210 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee2ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee893f0 .functor NAND 1, L_0x5e0d3ee8a7a0, L_0x5e0d3ee8a840, C4<1>, C4<1>;
v0x5e0d3ee30910_0 .net "a", 0 0, L_0x5e0d3ee8a7a0;  alias, 1 drivers
v0x5e0d3ee309d0_0 .net "anandb", 0 0, L_0x5e0d3ee893f0;  1 drivers
v0x5e0d3ee30ac0_0 .net "b", 0 0, L_0x5e0d3ee8a840;  alias, 1 drivers
v0x5e0d3ee30b90_0 .net "out", 0 0, L_0x5e0d3ee894b0;  alias, 1 drivers
S_0x5e0d3ee304a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee30210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee894b0 .functor NAND 1, L_0x5e0d3ee893f0, L_0x5e0d3ee893f0, C4<1>, C4<1>;
v0x5e0d3ee30710_0 .net "in", 0 0, L_0x5e0d3ee893f0;  alias, 1 drivers
v0x5e0d3ee307f0_0 .net "out", 0 0, L_0x5e0d3ee894b0;  alias, 1 drivers
S_0x5e0d3ee30c80 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee2ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee33af0_0 .net "a", 0 0, L_0x5e0d3ee8a7a0;  alias, 1 drivers
v0x5e0d3ee33b90_0 .net "aAndbNot", 0 0, L_0x5e0d3ee89890;  1 drivers
v0x5e0d3ee33ce0_0 .net "aNot", 0 0, L_0x5e0d3ee89520;  1 drivers
v0x5e0d3ee33d80_0 .net "b", 0 0, L_0x5e0d3ee8a840;  alias, 1 drivers
v0x5e0d3ee33e20_0 .net "bAndaNot", 0 0, L_0x5e0d3ee89970;  1 drivers
v0x5e0d3ee33fa0_0 .net "bNot", 0 0, L_0x5e0d3ee896a0;  1 drivers
v0x5e0d3ee34040_0 .net "out", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
S_0x5e0d3ee30ed0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee30c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee89820 .functor NAND 1, L_0x5e0d3ee8a7a0, L_0x5e0d3ee896a0, C4<1>, C4<1>;
v0x5e0d3ee315d0_0 .net "a", 0 0, L_0x5e0d3ee8a7a0;  alias, 1 drivers
v0x5e0d3ee316a0_0 .net "anandb", 0 0, L_0x5e0d3ee89820;  1 drivers
v0x5e0d3ee31770_0 .net "b", 0 0, L_0x5e0d3ee896a0;  alias, 1 drivers
v0x5e0d3ee31840_0 .net "out", 0 0, L_0x5e0d3ee89890;  alias, 1 drivers
S_0x5e0d3ee31160 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee30ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89890 .functor NAND 1, L_0x5e0d3ee89820, L_0x5e0d3ee89820, C4<1>, C4<1>;
v0x5e0d3ee313d0_0 .net "in", 0 0, L_0x5e0d3ee89820;  alias, 1 drivers
v0x5e0d3ee314b0_0 .net "out", 0 0, L_0x5e0d3ee89890;  alias, 1 drivers
S_0x5e0d3ee31930 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee30c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee89900 .functor NAND 1, L_0x5e0d3ee89520, L_0x5e0d3ee8a840, C4<1>, C4<1>;
v0x5e0d3ee31ff0_0 .net "a", 0 0, L_0x5e0d3ee89520;  alias, 1 drivers
v0x5e0d3ee320b0_0 .net "anandb", 0 0, L_0x5e0d3ee89900;  1 drivers
v0x5e0d3ee321a0_0 .net "b", 0 0, L_0x5e0d3ee8a840;  alias, 1 drivers
v0x5e0d3ee322a0_0 .net "out", 0 0, L_0x5e0d3ee89970;  alias, 1 drivers
S_0x5e0d3ee31b80 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee31930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89970 .functor NAND 1, L_0x5e0d3ee89900, L_0x5e0d3ee89900, C4<1>, C4<1>;
v0x5e0d3ee31df0_0 .net "in", 0 0, L_0x5e0d3ee89900;  alias, 1 drivers
v0x5e0d3ee31ed0_0 .net "out", 0 0, L_0x5e0d3ee89970;  alias, 1 drivers
S_0x5e0d3ee32370 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee30c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89520 .functor NAND 1, L_0x5e0d3ee8a7a0, L_0x5e0d3ee8a7a0, C4<1>, C4<1>;
v0x5e0d3ee325d0_0 .net "in", 0 0, L_0x5e0d3ee8a7a0;  alias, 1 drivers
v0x5e0d3ee326c0_0 .net "out", 0 0, L_0x5e0d3ee89520;  alias, 1 drivers
S_0x5e0d3ee32780 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee30c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee896a0 .functor NAND 1, L_0x5e0d3ee8a840, L_0x5e0d3ee8a840, C4<1>, C4<1>;
v0x5e0d3ee329b0_0 .net "in", 0 0, L_0x5e0d3ee8a840;  alias, 1 drivers
v0x5e0d3ee32ac0_0 .net "out", 0 0, L_0x5e0d3ee896a0;  alias, 1 drivers
S_0x5e0d3ee32ba0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee30c80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee89ac0 .functor NAND 1, L_0x5e0d3ee899e0, L_0x5e0d3ee89a50, C4<1>, C4<1>;
v0x5e0d3ee33740_0 .net "a", 0 0, L_0x5e0d3ee89890;  alias, 1 drivers
v0x5e0d3ee337e0_0 .net "aNot", 0 0, L_0x5e0d3ee899e0;  1 drivers
v0x5e0d3ee338a0_0 .net "b", 0 0, L_0x5e0d3ee89970;  alias, 1 drivers
v0x5e0d3ee33940_0 .net "bNot", 0 0, L_0x5e0d3ee89a50;  1 drivers
v0x5e0d3ee339e0_0 .net "out", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
S_0x5e0d3ee32e40 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee32ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee899e0 .functor NAND 1, L_0x5e0d3ee89890, L_0x5e0d3ee89890, C4<1>, C4<1>;
v0x5e0d3ee330b0_0 .net "in", 0 0, L_0x5e0d3ee89890;  alias, 1 drivers
v0x5e0d3ee331c0_0 .net "out", 0 0, L_0x5e0d3ee899e0;  alias, 1 drivers
S_0x5e0d3ee332e0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee32ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89a50 .functor NAND 1, L_0x5e0d3ee89970, L_0x5e0d3ee89970, C4<1>, C4<1>;
v0x5e0d3ee33510_0 .net "in", 0 0, L_0x5e0d3ee89970;  alias, 1 drivers
v0x5e0d3ee33620_0 .net "out", 0 0, L_0x5e0d3ee89a50;  alias, 1 drivers
S_0x5e0d3ee34500 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee2fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee385f0_0 .net "a", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
v0x5e0d3ee38690_0 .net "b", 0 0, L_0x5e0d3ee8a9d0;  alias, 1 drivers
v0x5e0d3ee387e0_0 .net "carry", 0 0, L_0x5e0d3ee89ba0;  alias, 1 drivers
v0x5e0d3ee38880_0 .net "sum", 0 0, L_0x5e0d3ee8a2e0;  alias, 1 drivers
S_0x5e0d3ee34790 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee34500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee89b30 .functor NAND 1, L_0x5e0d3ee89ac0, L_0x5e0d3ee8a9d0, C4<1>, C4<1>;
v0x5e0d3ee34e70_0 .net "a", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
v0x5e0d3ee34f10_0 .net "anandb", 0 0, L_0x5e0d3ee89b30;  1 drivers
v0x5e0d3ee34fd0_0 .net "b", 0 0, L_0x5e0d3ee8a9d0;  alias, 1 drivers
v0x5e0d3ee35070_0 .net "out", 0 0, L_0x5e0d3ee89ba0;  alias, 1 drivers
S_0x5e0d3ee34a00 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee34790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89ba0 .functor NAND 1, L_0x5e0d3ee89b30, L_0x5e0d3ee89b30, C4<1>, C4<1>;
v0x5e0d3ee34c70_0 .net "in", 0 0, L_0x5e0d3ee89b30;  alias, 1 drivers
v0x5e0d3ee34d50_0 .net "out", 0 0, L_0x5e0d3ee89ba0;  alias, 1 drivers
S_0x5e0d3ee35160 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee34500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee37fe0_0 .net "a", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
v0x5e0d3ee38080_0 .net "aAndbNot", 0 0, L_0x5e0d3ee89f00;  1 drivers
v0x5e0d3ee381d0_0 .net "aNot", 0 0, L_0x5e0d3ee89ca0;  1 drivers
v0x5e0d3ee38270_0 .net "b", 0 0, L_0x5e0d3ee8a9d0;  alias, 1 drivers
v0x5e0d3ee38310_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8a100;  1 drivers
v0x5e0d3ee38490_0 .net "bNot", 0 0, L_0x5e0d3ee89d10;  1 drivers
v0x5e0d3ee38530_0 .net "out", 0 0, L_0x5e0d3ee8a2e0;  alias, 1 drivers
S_0x5e0d3ee353b0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee35160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee89e90 .functor NAND 1, L_0x5e0d3ee89ac0, L_0x5e0d3ee89d10, C4<1>, C4<1>;
v0x5e0d3ee35ab0_0 .net "a", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
v0x5e0d3ee35be0_0 .net "anandb", 0 0, L_0x5e0d3ee89e90;  1 drivers
v0x5e0d3ee35cd0_0 .net "b", 0 0, L_0x5e0d3ee89d10;  alias, 1 drivers
v0x5e0d3ee35da0_0 .net "out", 0 0, L_0x5e0d3ee89f00;  alias, 1 drivers
S_0x5e0d3ee35640 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee353b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89f00 .functor NAND 1, L_0x5e0d3ee89e90, L_0x5e0d3ee89e90, C4<1>, C4<1>;
v0x5e0d3ee358b0_0 .net "in", 0 0, L_0x5e0d3ee89e90;  alias, 1 drivers
v0x5e0d3ee35990_0 .net "out", 0 0, L_0x5e0d3ee89f00;  alias, 1 drivers
S_0x5e0d3ee35e90 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee35160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8a000 .functor NAND 1, L_0x5e0d3ee89ca0, L_0x5e0d3ee8a9d0, C4<1>, C4<1>;
v0x5e0d3ee36500_0 .net "a", 0 0, L_0x5e0d3ee89ca0;  alias, 1 drivers
v0x5e0d3ee365c0_0 .net "anandb", 0 0, L_0x5e0d3ee8a000;  1 drivers
v0x5e0d3ee366b0_0 .net "b", 0 0, L_0x5e0d3ee8a9d0;  alias, 1 drivers
v0x5e0d3ee367b0_0 .net "out", 0 0, L_0x5e0d3ee8a100;  alias, 1 drivers
S_0x5e0d3ee36090 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee35e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8a100 .functor NAND 1, L_0x5e0d3ee8a000, L_0x5e0d3ee8a000, C4<1>, C4<1>;
v0x5e0d3ee36300_0 .net "in", 0 0, L_0x5e0d3ee8a000;  alias, 1 drivers
v0x5e0d3ee363e0_0 .net "out", 0 0, L_0x5e0d3ee8a100;  alias, 1 drivers
S_0x5e0d3ee36880 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee35160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89ca0 .functor NAND 1, L_0x5e0d3ee89ac0, L_0x5e0d3ee89ac0, C4<1>, C4<1>;
v0x5e0d3ee36ae0_0 .net "in", 0 0, L_0x5e0d3ee89ac0;  alias, 1 drivers
v0x5e0d3ee36b80_0 .net "out", 0 0, L_0x5e0d3ee89ca0;  alias, 1 drivers
S_0x5e0d3ee36c70 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee35160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee89d10 .functor NAND 1, L_0x5e0d3ee8a9d0, L_0x5e0d3ee8a9d0, C4<1>, C4<1>;
v0x5e0d3ee36ea0_0 .net "in", 0 0, L_0x5e0d3ee8a9d0;  alias, 1 drivers
v0x5e0d3ee36fb0_0 .net "out", 0 0, L_0x5e0d3ee89d10;  alias, 1 drivers
S_0x5e0d3ee37090 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee35160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8a2e0 .functor NAND 1, L_0x5e0d3ee8a200, L_0x5e0d3ee8a270, C4<1>, C4<1>;
v0x5e0d3ee37c30_0 .net "a", 0 0, L_0x5e0d3ee89f00;  alias, 1 drivers
v0x5e0d3ee37cd0_0 .net "aNot", 0 0, L_0x5e0d3ee8a200;  1 drivers
v0x5e0d3ee37d90_0 .net "b", 0 0, L_0x5e0d3ee8a100;  alias, 1 drivers
v0x5e0d3ee37e30_0 .net "bNot", 0 0, L_0x5e0d3ee8a270;  1 drivers
v0x5e0d3ee37ed0_0 .net "out", 0 0, L_0x5e0d3ee8a2e0;  alias, 1 drivers
S_0x5e0d3ee37330 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee37090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8a200 .functor NAND 1, L_0x5e0d3ee89f00, L_0x5e0d3ee89f00, C4<1>, C4<1>;
v0x5e0d3ee375a0_0 .net "in", 0 0, L_0x5e0d3ee89f00;  alias, 1 drivers
v0x5e0d3ee376b0_0 .net "out", 0 0, L_0x5e0d3ee8a200;  alias, 1 drivers
S_0x5e0d3ee377d0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee37090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8a270 .functor NAND 1, L_0x5e0d3ee8a100, L_0x5e0d3ee8a100, C4<1>, C4<1>;
v0x5e0d3ee37a00_0 .net "in", 0 0, L_0x5e0d3ee8a100;  alias, 1 drivers
v0x5e0d3ee37b10_0 .net "out", 0 0, L_0x5e0d3ee8a270;  alias, 1 drivers
S_0x5e0d3ee389b0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee2fd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8a6e0 .functor NAND 1, L_0x5e0d3ee8a3e0, L_0x5e0d3ee8a560, C4<1>, C4<1>;
v0x5e0d3ee39460_0 .net "a", 0 0, L_0x5e0d3ee894b0;  alias, 1 drivers
v0x5e0d3ee39590_0 .net "aNot", 0 0, L_0x5e0d3ee8a3e0;  1 drivers
v0x5e0d3ee39650_0 .net "b", 0 0, L_0x5e0d3ee89ba0;  alias, 1 drivers
v0x5e0d3ee39780_0 .net "bNot", 0 0, L_0x5e0d3ee8a560;  1 drivers
v0x5e0d3ee39850_0 .net "out", 0 0, L_0x5e0d3ee8a6e0;  alias, 1 drivers
S_0x5e0d3ee38c00 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee389b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8a3e0 .functor NAND 1, L_0x5e0d3ee894b0, L_0x5e0d3ee894b0, C4<1>, C4<1>;
v0x5e0d3ee38e70_0 .net "in", 0 0, L_0x5e0d3ee894b0;  alias, 1 drivers
v0x5e0d3ee38f30_0 .net "out", 0 0, L_0x5e0d3ee8a3e0;  alias, 1 drivers
S_0x5e0d3ee39050 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee389b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8a560 .functor NAND 1, L_0x5e0d3ee89ba0, L_0x5e0d3ee89ba0, C4<1>, C4<1>;
v0x5e0d3ee39280_0 .net "in", 0 0, L_0x5e0d3ee89ba0;  alias, 1 drivers
v0x5e0d3ee39340_0 .net "out", 0 0, L_0x5e0d3ee8a560;  alias, 1 drivers
S_0x5e0d3ee39fb0 .scope generate, "genblk1[10]" "genblk1[10]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee3a1b0 .param/l "i" 1 3 32, +C4<01010>;
S_0x5e0d3ee3a290 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee39fb0;
 .timescale 0 0;
S_0x5e0d3ee3a470 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee3a290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee44050_0 .net "a", 0 0, L_0x5e0d3ee8c4f0;  1 drivers
v0x5e0d3ee440f0_0 .net "b", 0 0, L_0x5e0d3ee8c690;  1 drivers
v0x5e0d3ee441b0_0 .net "c", 0 0, L_0x5e0d3ee8c730;  1 drivers
v0x5e0d3ee44250_0 .net "carry", 0 0, L_0x5e0d3ee8c3f0;  1 drivers
v0x5e0d3ee44320_0 .net "carryab", 0 0, L_0x5e0d3ee8ab70;  1 drivers
v0x5e0d3ee443c0_0 .net "carrysumabc", 0 0, L_0x5e0d3ee8b5b0;  1 drivers
v0x5e0d3ee44460_0 .net "sum", 0 0, L_0x5e0d3ee8bf30;  1 drivers
v0x5e0d3ee44500_0 .net "sumab", 0 0, L_0x5e0d3ee8b450;  1 drivers
S_0x5e0d3ee3a720 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee3a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee3e840_0 .net "a", 0 0, L_0x5e0d3ee8c4f0;  alias, 1 drivers
v0x5e0d3ee3e970_0 .net "b", 0 0, L_0x5e0d3ee8c690;  alias, 1 drivers
v0x5e0d3ee3eac0_0 .net "carry", 0 0, L_0x5e0d3ee8ab70;  alias, 1 drivers
v0x5e0d3ee3eb60_0 .net "sum", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
S_0x5e0d3ee3a950 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee3a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8aa70 .functor NAND 1, L_0x5e0d3ee8c4f0, L_0x5e0d3ee8c690, C4<1>, C4<1>;
v0x5e0d3ee3b050_0 .net "a", 0 0, L_0x5e0d3ee8c4f0;  alias, 1 drivers
v0x5e0d3ee3b110_0 .net "anandb", 0 0, L_0x5e0d3ee8aa70;  1 drivers
v0x5e0d3ee3b200_0 .net "b", 0 0, L_0x5e0d3ee8c690;  alias, 1 drivers
v0x5e0d3ee3b2d0_0 .net "out", 0 0, L_0x5e0d3ee8ab70;  alias, 1 drivers
S_0x5e0d3ee3abe0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee3a950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ab70 .functor NAND 1, L_0x5e0d3ee8aa70, L_0x5e0d3ee8aa70, C4<1>, C4<1>;
v0x5e0d3ee3ae50_0 .net "in", 0 0, L_0x5e0d3ee8aa70;  alias, 1 drivers
v0x5e0d3ee3af30_0 .net "out", 0 0, L_0x5e0d3ee8ab70;  alias, 1 drivers
S_0x5e0d3ee3b3c0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee3a720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee3e230_0 .net "a", 0 0, L_0x5e0d3ee8c4f0;  alias, 1 drivers
v0x5e0d3ee3e2d0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8b050;  1 drivers
v0x5e0d3ee3e420_0 .net "aNot", 0 0, L_0x5e0d3ee8ac20;  1 drivers
v0x5e0d3ee3e4c0_0 .net "b", 0 0, L_0x5e0d3ee8c690;  alias, 1 drivers
v0x5e0d3ee3e560_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8b1b0;  1 drivers
v0x5e0d3ee3e6e0_0 .net "bNot", 0 0, L_0x5e0d3ee8ade0;  1 drivers
v0x5e0d3ee3e780_0 .net "out", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
S_0x5e0d3ee3b610 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee3b3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8afa0 .functor NAND 1, L_0x5e0d3ee8c4f0, L_0x5e0d3ee8ade0, C4<1>, C4<1>;
v0x5e0d3ee3bd10_0 .net "a", 0 0, L_0x5e0d3ee8c4f0;  alias, 1 drivers
v0x5e0d3ee3bde0_0 .net "anandb", 0 0, L_0x5e0d3ee8afa0;  1 drivers
v0x5e0d3ee3beb0_0 .net "b", 0 0, L_0x5e0d3ee8ade0;  alias, 1 drivers
v0x5e0d3ee3bf80_0 .net "out", 0 0, L_0x5e0d3ee8b050;  alias, 1 drivers
S_0x5e0d3ee3b8a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee3b610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b050 .functor NAND 1, L_0x5e0d3ee8afa0, L_0x5e0d3ee8afa0, C4<1>, C4<1>;
v0x5e0d3ee3bb10_0 .net "in", 0 0, L_0x5e0d3ee8afa0;  alias, 1 drivers
v0x5e0d3ee3bbf0_0 .net "out", 0 0, L_0x5e0d3ee8b050;  alias, 1 drivers
S_0x5e0d3ee3c070 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee3b3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8b100 .functor NAND 1, L_0x5e0d3ee8ac20, L_0x5e0d3ee8c690, C4<1>, C4<1>;
v0x5e0d3ee3c730_0 .net "a", 0 0, L_0x5e0d3ee8ac20;  alias, 1 drivers
v0x5e0d3ee3c7f0_0 .net "anandb", 0 0, L_0x5e0d3ee8b100;  1 drivers
v0x5e0d3ee3c8e0_0 .net "b", 0 0, L_0x5e0d3ee8c690;  alias, 1 drivers
v0x5e0d3ee3c9e0_0 .net "out", 0 0, L_0x5e0d3ee8b1b0;  alias, 1 drivers
S_0x5e0d3ee3c2c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee3c070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b1b0 .functor NAND 1, L_0x5e0d3ee8b100, L_0x5e0d3ee8b100, C4<1>, C4<1>;
v0x5e0d3ee3c530_0 .net "in", 0 0, L_0x5e0d3ee8b100;  alias, 1 drivers
v0x5e0d3ee3c610_0 .net "out", 0 0, L_0x5e0d3ee8b1b0;  alias, 1 drivers
S_0x5e0d3ee3cab0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee3b3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ac20 .functor NAND 1, L_0x5e0d3ee8c4f0, L_0x5e0d3ee8c4f0, C4<1>, C4<1>;
v0x5e0d3ee3cd10_0 .net "in", 0 0, L_0x5e0d3ee8c4f0;  alias, 1 drivers
v0x5e0d3ee3ce00_0 .net "out", 0 0, L_0x5e0d3ee8ac20;  alias, 1 drivers
S_0x5e0d3ee3cec0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee3b3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ade0 .functor NAND 1, L_0x5e0d3ee8c690, L_0x5e0d3ee8c690, C4<1>, C4<1>;
v0x5e0d3ee3d0f0_0 .net "in", 0 0, L_0x5e0d3ee8c690;  alias, 1 drivers
v0x5e0d3ee3d200_0 .net "out", 0 0, L_0x5e0d3ee8ade0;  alias, 1 drivers
S_0x5e0d3ee3d2e0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee3b3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8b450 .functor NAND 1, L_0x5e0d3ee8b2f0, L_0x5e0d3ee8b3a0, C4<1>, C4<1>;
v0x5e0d3ee3de80_0 .net "a", 0 0, L_0x5e0d3ee8b050;  alias, 1 drivers
v0x5e0d3ee3df20_0 .net "aNot", 0 0, L_0x5e0d3ee8b2f0;  1 drivers
v0x5e0d3ee3dfe0_0 .net "b", 0 0, L_0x5e0d3ee8b1b0;  alias, 1 drivers
v0x5e0d3ee3e080_0 .net "bNot", 0 0, L_0x5e0d3ee8b3a0;  1 drivers
v0x5e0d3ee3e120_0 .net "out", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
S_0x5e0d3ee3d580 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee3d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b2f0 .functor NAND 1, L_0x5e0d3ee8b050, L_0x5e0d3ee8b050, C4<1>, C4<1>;
v0x5e0d3ee3d7f0_0 .net "in", 0 0, L_0x5e0d3ee8b050;  alias, 1 drivers
v0x5e0d3ee3d900_0 .net "out", 0 0, L_0x5e0d3ee8b2f0;  alias, 1 drivers
S_0x5e0d3ee3da20 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee3d2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b3a0 .functor NAND 1, L_0x5e0d3ee8b1b0, L_0x5e0d3ee8b1b0, C4<1>, C4<1>;
v0x5e0d3ee3dc50_0 .net "in", 0 0, L_0x5e0d3ee8b1b0;  alias, 1 drivers
v0x5e0d3ee3dd60_0 .net "out", 0 0, L_0x5e0d3ee8b3a0;  alias, 1 drivers
S_0x5e0d3ee3ec40 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee3a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee42d30_0 .net "a", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
v0x5e0d3ee42dd0_0 .net "b", 0 0, L_0x5e0d3ee8c730;  alias, 1 drivers
v0x5e0d3ee42f20_0 .net "carry", 0 0, L_0x5e0d3ee8b5b0;  alias, 1 drivers
v0x5e0d3ee42fc0_0 .net "sum", 0 0, L_0x5e0d3ee8bf30;  alias, 1 drivers
S_0x5e0d3ee3eed0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee3ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8b500 .functor NAND 1, L_0x5e0d3ee8b450, L_0x5e0d3ee8c730, C4<1>, C4<1>;
v0x5e0d3ee3f5b0_0 .net "a", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
v0x5e0d3ee3f650_0 .net "anandb", 0 0, L_0x5e0d3ee8b500;  1 drivers
v0x5e0d3ee3f710_0 .net "b", 0 0, L_0x5e0d3ee8c730;  alias, 1 drivers
v0x5e0d3ee3f7b0_0 .net "out", 0 0, L_0x5e0d3ee8b5b0;  alias, 1 drivers
S_0x5e0d3ee3f140 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee3eed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b5b0 .functor NAND 1, L_0x5e0d3ee8b500, L_0x5e0d3ee8b500, C4<1>, C4<1>;
v0x5e0d3ee3f3b0_0 .net "in", 0 0, L_0x5e0d3ee8b500;  alias, 1 drivers
v0x5e0d3ee3f490_0 .net "out", 0 0, L_0x5e0d3ee8b5b0;  alias, 1 drivers
S_0x5e0d3ee3f8a0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee3ec40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee42720_0 .net "a", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
v0x5e0d3ee427c0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8ba10;  1 drivers
v0x5e0d3ee42910_0 .net "aNot", 0 0, L_0x5e0d3ee8b6f0;  1 drivers
v0x5e0d3ee429b0_0 .net "b", 0 0, L_0x5e0d3ee8c730;  alias, 1 drivers
v0x5e0d3ee42a50_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8bc90;  1 drivers
v0x5e0d3ee42bd0_0 .net "bNot", 0 0, L_0x5e0d3ee8b7a0;  1 drivers
v0x5e0d3ee42c70_0 .net "out", 0 0, L_0x5e0d3ee8bf30;  alias, 1 drivers
S_0x5e0d3ee3faf0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee3f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8b960 .functor NAND 1, L_0x5e0d3ee8b450, L_0x5e0d3ee8b7a0, C4<1>, C4<1>;
v0x5e0d3ee401f0_0 .net "a", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
v0x5e0d3ee40320_0 .net "anandb", 0 0, L_0x5e0d3ee8b960;  1 drivers
v0x5e0d3ee40410_0 .net "b", 0 0, L_0x5e0d3ee8b7a0;  alias, 1 drivers
v0x5e0d3ee404e0_0 .net "out", 0 0, L_0x5e0d3ee8ba10;  alias, 1 drivers
S_0x5e0d3ee3fd80 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee3faf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ba10 .functor NAND 1, L_0x5e0d3ee8b960, L_0x5e0d3ee8b960, C4<1>, C4<1>;
v0x5e0d3ee3fff0_0 .net "in", 0 0, L_0x5e0d3ee8b960;  alias, 1 drivers
v0x5e0d3ee400d0_0 .net "out", 0 0, L_0x5e0d3ee8ba10;  alias, 1 drivers
S_0x5e0d3ee405d0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee3f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8bb50 .functor NAND 1, L_0x5e0d3ee8b6f0, L_0x5e0d3ee8c730, C4<1>, C4<1>;
v0x5e0d3ee40c40_0 .net "a", 0 0, L_0x5e0d3ee8b6f0;  alias, 1 drivers
v0x5e0d3ee40d00_0 .net "anandb", 0 0, L_0x5e0d3ee8bb50;  1 drivers
v0x5e0d3ee40df0_0 .net "b", 0 0, L_0x5e0d3ee8c730;  alias, 1 drivers
v0x5e0d3ee40ef0_0 .net "out", 0 0, L_0x5e0d3ee8bc90;  alias, 1 drivers
S_0x5e0d3ee407d0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee405d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8bc90 .functor NAND 1, L_0x5e0d3ee8bb50, L_0x5e0d3ee8bb50, C4<1>, C4<1>;
v0x5e0d3ee40a40_0 .net "in", 0 0, L_0x5e0d3ee8bb50;  alias, 1 drivers
v0x5e0d3ee40b20_0 .net "out", 0 0, L_0x5e0d3ee8bc90;  alias, 1 drivers
S_0x5e0d3ee40fc0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee3f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b6f0 .functor NAND 1, L_0x5e0d3ee8b450, L_0x5e0d3ee8b450, C4<1>, C4<1>;
v0x5e0d3ee41220_0 .net "in", 0 0, L_0x5e0d3ee8b450;  alias, 1 drivers
v0x5e0d3ee412c0_0 .net "out", 0 0, L_0x5e0d3ee8b6f0;  alias, 1 drivers
S_0x5e0d3ee413b0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee3f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8b7a0 .functor NAND 1, L_0x5e0d3ee8c730, L_0x5e0d3ee8c730, C4<1>, C4<1>;
v0x5e0d3ee415e0_0 .net "in", 0 0, L_0x5e0d3ee8c730;  alias, 1 drivers
v0x5e0d3ee416f0_0 .net "out", 0 0, L_0x5e0d3ee8b7a0;  alias, 1 drivers
S_0x5e0d3ee417d0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee3f8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8bf30 .functor NAND 1, L_0x5e0d3ee8bdd0, L_0x5e0d3ee8be80, C4<1>, C4<1>;
v0x5e0d3ee42370_0 .net "a", 0 0, L_0x5e0d3ee8ba10;  alias, 1 drivers
v0x5e0d3ee42410_0 .net "aNot", 0 0, L_0x5e0d3ee8bdd0;  1 drivers
v0x5e0d3ee424d0_0 .net "b", 0 0, L_0x5e0d3ee8bc90;  alias, 1 drivers
v0x5e0d3ee42570_0 .net "bNot", 0 0, L_0x5e0d3ee8be80;  1 drivers
v0x5e0d3ee42610_0 .net "out", 0 0, L_0x5e0d3ee8bf30;  alias, 1 drivers
S_0x5e0d3ee41a70 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee417d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8bdd0 .functor NAND 1, L_0x5e0d3ee8ba10, L_0x5e0d3ee8ba10, C4<1>, C4<1>;
v0x5e0d3ee41ce0_0 .net "in", 0 0, L_0x5e0d3ee8ba10;  alias, 1 drivers
v0x5e0d3ee41df0_0 .net "out", 0 0, L_0x5e0d3ee8bdd0;  alias, 1 drivers
S_0x5e0d3ee41f10 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee417d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8be80 .functor NAND 1, L_0x5e0d3ee8bc90, L_0x5e0d3ee8bc90, C4<1>, C4<1>;
v0x5e0d3ee42140_0 .net "in", 0 0, L_0x5e0d3ee8bc90;  alias, 1 drivers
v0x5e0d3ee42250_0 .net "out", 0 0, L_0x5e0d3ee8be80;  alias, 1 drivers
S_0x5e0d3ee430f0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee3a470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8c3f0 .functor NAND 1, L_0x5e0d3ee8c070, L_0x5e0d3ee8c230, C4<1>, C4<1>;
v0x5e0d3ee43ba0_0 .net "a", 0 0, L_0x5e0d3ee8ab70;  alias, 1 drivers
v0x5e0d3ee43cd0_0 .net "aNot", 0 0, L_0x5e0d3ee8c070;  1 drivers
v0x5e0d3ee43d90_0 .net "b", 0 0, L_0x5e0d3ee8b5b0;  alias, 1 drivers
v0x5e0d3ee43ec0_0 .net "bNot", 0 0, L_0x5e0d3ee8c230;  1 drivers
v0x5e0d3ee43f90_0 .net "out", 0 0, L_0x5e0d3ee8c3f0;  alias, 1 drivers
S_0x5e0d3ee43340 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee430f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8c070 .functor NAND 1, L_0x5e0d3ee8ab70, L_0x5e0d3ee8ab70, C4<1>, C4<1>;
v0x5e0d3ee435b0_0 .net "in", 0 0, L_0x5e0d3ee8ab70;  alias, 1 drivers
v0x5e0d3ee43670_0 .net "out", 0 0, L_0x5e0d3ee8c070;  alias, 1 drivers
S_0x5e0d3ee43790 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee430f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8c230 .functor NAND 1, L_0x5e0d3ee8b5b0, L_0x5e0d3ee8b5b0, C4<1>, C4<1>;
v0x5e0d3ee439c0_0 .net "in", 0 0, L_0x5e0d3ee8b5b0;  alias, 1 drivers
v0x5e0d3ee43a80_0 .net "out", 0 0, L_0x5e0d3ee8c230;  alias, 1 drivers
S_0x5e0d3ee446f0 .scope generate, "genblk1[11]" "genblk1[11]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee448f0 .param/l "i" 1 3 32, +C4<01011>;
S_0x5e0d3ee449d0 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee446f0;
 .timescale 0 0;
S_0x5e0d3ee44bb0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee449d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee4e790_0 .net "a", 0 0, L_0x5e0d3ee8e360;  1 drivers
v0x5e0d3ee4e830_0 .net "b", 0 0, L_0x5e0d3ee8e400;  1 drivers
v0x5e0d3ee4e8f0_0 .net "c", 0 0, L_0x5e0d3ee8e5c0;  1 drivers
v0x5e0d3ee4e990_0 .net "carry", 0 0, L_0x5e0d3ee8e260;  1 drivers
v0x5e0d3ee4ea60_0 .net "carryab", 0 0, L_0x5e0d3ee8c9e0;  1 drivers
v0x5e0d3ee4eb00_0 .net "carrysumabc", 0 0, L_0x5e0d3ee8d420;  1 drivers
v0x5e0d3ee4eba0_0 .net "sum", 0 0, L_0x5e0d3ee8dda0;  1 drivers
v0x5e0d3ee4ec40_0 .net "sumab", 0 0, L_0x5e0d3ee8d2c0;  1 drivers
S_0x5e0d3ee44e60 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee44bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee48f80_0 .net "a", 0 0, L_0x5e0d3ee8e360;  alias, 1 drivers
v0x5e0d3ee490b0_0 .net "b", 0 0, L_0x5e0d3ee8e400;  alias, 1 drivers
v0x5e0d3ee49200_0 .net "carry", 0 0, L_0x5e0d3ee8c9e0;  alias, 1 drivers
v0x5e0d3ee492a0_0 .net "sum", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
S_0x5e0d3ee45090 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee44e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8c8e0 .functor NAND 1, L_0x5e0d3ee8e360, L_0x5e0d3ee8e400, C4<1>, C4<1>;
v0x5e0d3ee45790_0 .net "a", 0 0, L_0x5e0d3ee8e360;  alias, 1 drivers
v0x5e0d3ee45850_0 .net "anandb", 0 0, L_0x5e0d3ee8c8e0;  1 drivers
v0x5e0d3ee45940_0 .net "b", 0 0, L_0x5e0d3ee8e400;  alias, 1 drivers
v0x5e0d3ee45a10_0 .net "out", 0 0, L_0x5e0d3ee8c9e0;  alias, 1 drivers
S_0x5e0d3ee45320 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee45090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8c9e0 .functor NAND 1, L_0x5e0d3ee8c8e0, L_0x5e0d3ee8c8e0, C4<1>, C4<1>;
v0x5e0d3ee45590_0 .net "in", 0 0, L_0x5e0d3ee8c8e0;  alias, 1 drivers
v0x5e0d3ee45670_0 .net "out", 0 0, L_0x5e0d3ee8c9e0;  alias, 1 drivers
S_0x5e0d3ee45b00 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee44e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee48970_0 .net "a", 0 0, L_0x5e0d3ee8e360;  alias, 1 drivers
v0x5e0d3ee48a10_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8cec0;  1 drivers
v0x5e0d3ee48b60_0 .net "aNot", 0 0, L_0x5e0d3ee8ca90;  1 drivers
v0x5e0d3ee48c00_0 .net "b", 0 0, L_0x5e0d3ee8e400;  alias, 1 drivers
v0x5e0d3ee48ca0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8d020;  1 drivers
v0x5e0d3ee48e20_0 .net "bNot", 0 0, L_0x5e0d3ee8cc50;  1 drivers
v0x5e0d3ee48ec0_0 .net "out", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
S_0x5e0d3ee45d50 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee45b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8ce10 .functor NAND 1, L_0x5e0d3ee8e360, L_0x5e0d3ee8cc50, C4<1>, C4<1>;
v0x5e0d3ee46450_0 .net "a", 0 0, L_0x5e0d3ee8e360;  alias, 1 drivers
v0x5e0d3ee46520_0 .net "anandb", 0 0, L_0x5e0d3ee8ce10;  1 drivers
v0x5e0d3ee465f0_0 .net "b", 0 0, L_0x5e0d3ee8cc50;  alias, 1 drivers
v0x5e0d3ee466c0_0 .net "out", 0 0, L_0x5e0d3ee8cec0;  alias, 1 drivers
S_0x5e0d3ee45fe0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee45d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8cec0 .functor NAND 1, L_0x5e0d3ee8ce10, L_0x5e0d3ee8ce10, C4<1>, C4<1>;
v0x5e0d3ee46250_0 .net "in", 0 0, L_0x5e0d3ee8ce10;  alias, 1 drivers
v0x5e0d3ee46330_0 .net "out", 0 0, L_0x5e0d3ee8cec0;  alias, 1 drivers
S_0x5e0d3ee467b0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee45b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8cf70 .functor NAND 1, L_0x5e0d3ee8ca90, L_0x5e0d3ee8e400, C4<1>, C4<1>;
v0x5e0d3ee46e70_0 .net "a", 0 0, L_0x5e0d3ee8ca90;  alias, 1 drivers
v0x5e0d3ee46f30_0 .net "anandb", 0 0, L_0x5e0d3ee8cf70;  1 drivers
v0x5e0d3ee47020_0 .net "b", 0 0, L_0x5e0d3ee8e400;  alias, 1 drivers
v0x5e0d3ee47120_0 .net "out", 0 0, L_0x5e0d3ee8d020;  alias, 1 drivers
S_0x5e0d3ee46a00 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee467b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d020 .functor NAND 1, L_0x5e0d3ee8cf70, L_0x5e0d3ee8cf70, C4<1>, C4<1>;
v0x5e0d3ee46c70_0 .net "in", 0 0, L_0x5e0d3ee8cf70;  alias, 1 drivers
v0x5e0d3ee46d50_0 .net "out", 0 0, L_0x5e0d3ee8d020;  alias, 1 drivers
S_0x5e0d3ee471f0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee45b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ca90 .functor NAND 1, L_0x5e0d3ee8e360, L_0x5e0d3ee8e360, C4<1>, C4<1>;
v0x5e0d3ee47450_0 .net "in", 0 0, L_0x5e0d3ee8e360;  alias, 1 drivers
v0x5e0d3ee47540_0 .net "out", 0 0, L_0x5e0d3ee8ca90;  alias, 1 drivers
S_0x5e0d3ee47600 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee45b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8cc50 .functor NAND 1, L_0x5e0d3ee8e400, L_0x5e0d3ee8e400, C4<1>, C4<1>;
v0x5e0d3ee47830_0 .net "in", 0 0, L_0x5e0d3ee8e400;  alias, 1 drivers
v0x5e0d3ee47940_0 .net "out", 0 0, L_0x5e0d3ee8cc50;  alias, 1 drivers
S_0x5e0d3ee47a20 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee45b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8d2c0 .functor NAND 1, L_0x5e0d3ee8d160, L_0x5e0d3ee8d210, C4<1>, C4<1>;
v0x5e0d3ee485c0_0 .net "a", 0 0, L_0x5e0d3ee8cec0;  alias, 1 drivers
v0x5e0d3ee48660_0 .net "aNot", 0 0, L_0x5e0d3ee8d160;  1 drivers
v0x5e0d3ee48720_0 .net "b", 0 0, L_0x5e0d3ee8d020;  alias, 1 drivers
v0x5e0d3ee487c0_0 .net "bNot", 0 0, L_0x5e0d3ee8d210;  1 drivers
v0x5e0d3ee48860_0 .net "out", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
S_0x5e0d3ee47cc0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee47a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d160 .functor NAND 1, L_0x5e0d3ee8cec0, L_0x5e0d3ee8cec0, C4<1>, C4<1>;
v0x5e0d3ee47f30_0 .net "in", 0 0, L_0x5e0d3ee8cec0;  alias, 1 drivers
v0x5e0d3ee48040_0 .net "out", 0 0, L_0x5e0d3ee8d160;  alias, 1 drivers
S_0x5e0d3ee48160 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee47a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d210 .functor NAND 1, L_0x5e0d3ee8d020, L_0x5e0d3ee8d020, C4<1>, C4<1>;
v0x5e0d3ee48390_0 .net "in", 0 0, L_0x5e0d3ee8d020;  alias, 1 drivers
v0x5e0d3ee484a0_0 .net "out", 0 0, L_0x5e0d3ee8d210;  alias, 1 drivers
S_0x5e0d3ee49380 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee44bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee4d470_0 .net "a", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
v0x5e0d3ee4d510_0 .net "b", 0 0, L_0x5e0d3ee8e5c0;  alias, 1 drivers
v0x5e0d3ee4d660_0 .net "carry", 0 0, L_0x5e0d3ee8d420;  alias, 1 drivers
v0x5e0d3ee4d700_0 .net "sum", 0 0, L_0x5e0d3ee8dda0;  alias, 1 drivers
S_0x5e0d3ee49610 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee49380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8d370 .functor NAND 1, L_0x5e0d3ee8d2c0, L_0x5e0d3ee8e5c0, C4<1>, C4<1>;
v0x5e0d3ee49cf0_0 .net "a", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
v0x5e0d3ee49d90_0 .net "anandb", 0 0, L_0x5e0d3ee8d370;  1 drivers
v0x5e0d3ee49e50_0 .net "b", 0 0, L_0x5e0d3ee8e5c0;  alias, 1 drivers
v0x5e0d3ee49ef0_0 .net "out", 0 0, L_0x5e0d3ee8d420;  alias, 1 drivers
S_0x5e0d3ee49880 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee49610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d420 .functor NAND 1, L_0x5e0d3ee8d370, L_0x5e0d3ee8d370, C4<1>, C4<1>;
v0x5e0d3ee49af0_0 .net "in", 0 0, L_0x5e0d3ee8d370;  alias, 1 drivers
v0x5e0d3ee49bd0_0 .net "out", 0 0, L_0x5e0d3ee8d420;  alias, 1 drivers
S_0x5e0d3ee49fe0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee49380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee4ce60_0 .net "a", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
v0x5e0d3ee4cf00_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8d880;  1 drivers
v0x5e0d3ee4d050_0 .net "aNot", 0 0, L_0x5e0d3ee8d560;  1 drivers
v0x5e0d3ee4d0f0_0 .net "b", 0 0, L_0x5e0d3ee8e5c0;  alias, 1 drivers
v0x5e0d3ee4d190_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8db00;  1 drivers
v0x5e0d3ee4d310_0 .net "bNot", 0 0, L_0x5e0d3ee8d610;  1 drivers
v0x5e0d3ee4d3b0_0 .net "out", 0 0, L_0x5e0d3ee8dda0;  alias, 1 drivers
S_0x5e0d3ee4a230 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee49fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8d7d0 .functor NAND 1, L_0x5e0d3ee8d2c0, L_0x5e0d3ee8d610, C4<1>, C4<1>;
v0x5e0d3ee4a930_0 .net "a", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
v0x5e0d3ee4aa60_0 .net "anandb", 0 0, L_0x5e0d3ee8d7d0;  1 drivers
v0x5e0d3ee4ab50_0 .net "b", 0 0, L_0x5e0d3ee8d610;  alias, 1 drivers
v0x5e0d3ee4ac20_0 .net "out", 0 0, L_0x5e0d3ee8d880;  alias, 1 drivers
S_0x5e0d3ee4a4c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee4a230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d880 .functor NAND 1, L_0x5e0d3ee8d7d0, L_0x5e0d3ee8d7d0, C4<1>, C4<1>;
v0x5e0d3ee4a730_0 .net "in", 0 0, L_0x5e0d3ee8d7d0;  alias, 1 drivers
v0x5e0d3ee4a810_0 .net "out", 0 0, L_0x5e0d3ee8d880;  alias, 1 drivers
S_0x5e0d3ee4ad10 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee49fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8d9c0 .functor NAND 1, L_0x5e0d3ee8d560, L_0x5e0d3ee8e5c0, C4<1>, C4<1>;
v0x5e0d3ee4b380_0 .net "a", 0 0, L_0x5e0d3ee8d560;  alias, 1 drivers
v0x5e0d3ee4b440_0 .net "anandb", 0 0, L_0x5e0d3ee8d9c0;  1 drivers
v0x5e0d3ee4b530_0 .net "b", 0 0, L_0x5e0d3ee8e5c0;  alias, 1 drivers
v0x5e0d3ee4b630_0 .net "out", 0 0, L_0x5e0d3ee8db00;  alias, 1 drivers
S_0x5e0d3ee4af10 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee4ad10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8db00 .functor NAND 1, L_0x5e0d3ee8d9c0, L_0x5e0d3ee8d9c0, C4<1>, C4<1>;
v0x5e0d3ee4b180_0 .net "in", 0 0, L_0x5e0d3ee8d9c0;  alias, 1 drivers
v0x5e0d3ee4b260_0 .net "out", 0 0, L_0x5e0d3ee8db00;  alias, 1 drivers
S_0x5e0d3ee4b700 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee49fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d560 .functor NAND 1, L_0x5e0d3ee8d2c0, L_0x5e0d3ee8d2c0, C4<1>, C4<1>;
v0x5e0d3ee4b960_0 .net "in", 0 0, L_0x5e0d3ee8d2c0;  alias, 1 drivers
v0x5e0d3ee4ba00_0 .net "out", 0 0, L_0x5e0d3ee8d560;  alias, 1 drivers
S_0x5e0d3ee4baf0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee49fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8d610 .functor NAND 1, L_0x5e0d3ee8e5c0, L_0x5e0d3ee8e5c0, C4<1>, C4<1>;
v0x5e0d3ee4bd20_0 .net "in", 0 0, L_0x5e0d3ee8e5c0;  alias, 1 drivers
v0x5e0d3ee4be30_0 .net "out", 0 0, L_0x5e0d3ee8d610;  alias, 1 drivers
S_0x5e0d3ee4bf10 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee49fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8dda0 .functor NAND 1, L_0x5e0d3ee8dc40, L_0x5e0d3ee8dcf0, C4<1>, C4<1>;
v0x5e0d3ee4cab0_0 .net "a", 0 0, L_0x5e0d3ee8d880;  alias, 1 drivers
v0x5e0d3ee4cb50_0 .net "aNot", 0 0, L_0x5e0d3ee8dc40;  1 drivers
v0x5e0d3ee4cc10_0 .net "b", 0 0, L_0x5e0d3ee8db00;  alias, 1 drivers
v0x5e0d3ee4ccb0_0 .net "bNot", 0 0, L_0x5e0d3ee8dcf0;  1 drivers
v0x5e0d3ee4cd50_0 .net "out", 0 0, L_0x5e0d3ee8dda0;  alias, 1 drivers
S_0x5e0d3ee4c1b0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee4bf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8dc40 .functor NAND 1, L_0x5e0d3ee8d880, L_0x5e0d3ee8d880, C4<1>, C4<1>;
v0x5e0d3ee4c420_0 .net "in", 0 0, L_0x5e0d3ee8d880;  alias, 1 drivers
v0x5e0d3ee4c530_0 .net "out", 0 0, L_0x5e0d3ee8dc40;  alias, 1 drivers
S_0x5e0d3ee4c650 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee4bf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8dcf0 .functor NAND 1, L_0x5e0d3ee8db00, L_0x5e0d3ee8db00, C4<1>, C4<1>;
v0x5e0d3ee4c880_0 .net "in", 0 0, L_0x5e0d3ee8db00;  alias, 1 drivers
v0x5e0d3ee4c990_0 .net "out", 0 0, L_0x5e0d3ee8dcf0;  alias, 1 drivers
S_0x5e0d3ee4d830 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee44bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8e260 .functor NAND 1, L_0x5e0d3ee8dee0, L_0x5e0d3ee8e0a0, C4<1>, C4<1>;
v0x5e0d3ee4e2e0_0 .net "a", 0 0, L_0x5e0d3ee8c9e0;  alias, 1 drivers
v0x5e0d3ee4e410_0 .net "aNot", 0 0, L_0x5e0d3ee8dee0;  1 drivers
v0x5e0d3ee4e4d0_0 .net "b", 0 0, L_0x5e0d3ee8d420;  alias, 1 drivers
v0x5e0d3ee4e600_0 .net "bNot", 0 0, L_0x5e0d3ee8e0a0;  1 drivers
v0x5e0d3ee4e6d0_0 .net "out", 0 0, L_0x5e0d3ee8e260;  alias, 1 drivers
S_0x5e0d3ee4da80 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee4d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8dee0 .functor NAND 1, L_0x5e0d3ee8c9e0, L_0x5e0d3ee8c9e0, C4<1>, C4<1>;
v0x5e0d3ee4dcf0_0 .net "in", 0 0, L_0x5e0d3ee8c9e0;  alias, 1 drivers
v0x5e0d3ee4ddb0_0 .net "out", 0 0, L_0x5e0d3ee8dee0;  alias, 1 drivers
S_0x5e0d3ee4ded0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee4d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8e0a0 .functor NAND 1, L_0x5e0d3ee8d420, L_0x5e0d3ee8d420, C4<1>, C4<1>;
v0x5e0d3ee4e100_0 .net "in", 0 0, L_0x5e0d3ee8d420;  alias, 1 drivers
v0x5e0d3ee4e1c0_0 .net "out", 0 0, L_0x5e0d3ee8e0a0;  alias, 1 drivers
S_0x5e0d3ee4ee30 .scope generate, "genblk1[12]" "genblk1[12]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee4f030 .param/l "i" 1 3 32, +C4<01100>;
S_0x5e0d3ee4f110 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee4ee30;
 .timescale 0 0;
S_0x5e0d3ee4f2f0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee4f110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee58ed0_0 .net "a", 0 0, L_0x5e0d3ee8ffd0;  1 drivers
v0x5e0d3ee58f70_0 .net "b", 0 0, L_0x5e0d3ee901a0;  1 drivers
v0x5e0d3ee59030_0 .net "c", 0 0, L_0x5e0d3ee90240;  1 drivers
v0x5e0d3ee590d0_0 .net "carry", 0 0, L_0x5e0d3ee8fed0;  1 drivers
v0x5e0d3ee591a0_0 .net "carryab", 0 0, L_0x5e0d3ee8e760;  1 drivers
v0x5e0d3ee59240_0 .net "carrysumabc", 0 0, L_0x5e0d3ee8f090;  1 drivers
v0x5e0d3ee592e0_0 .net "sum", 0 0, L_0x5e0d3ee8fa10;  1 drivers
v0x5e0d3ee59380_0 .net "sumab", 0 0, L_0x5e0d3ee8ef30;  1 drivers
S_0x5e0d3ee4f5a0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee4f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee536c0_0 .net "a", 0 0, L_0x5e0d3ee8ffd0;  alias, 1 drivers
v0x5e0d3ee537f0_0 .net "b", 0 0, L_0x5e0d3ee901a0;  alias, 1 drivers
v0x5e0d3ee53940_0 .net "carry", 0 0, L_0x5e0d3ee8e760;  alias, 1 drivers
v0x5e0d3ee539e0_0 .net "sum", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
S_0x5e0d3ee4f7d0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee4f5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8e660 .functor NAND 1, L_0x5e0d3ee8ffd0, L_0x5e0d3ee901a0, C4<1>, C4<1>;
v0x5e0d3ee4fed0_0 .net "a", 0 0, L_0x5e0d3ee8ffd0;  alias, 1 drivers
v0x5e0d3ee4ff90_0 .net "anandb", 0 0, L_0x5e0d3ee8e660;  1 drivers
v0x5e0d3ee50080_0 .net "b", 0 0, L_0x5e0d3ee901a0;  alias, 1 drivers
v0x5e0d3ee50150_0 .net "out", 0 0, L_0x5e0d3ee8e760;  alias, 1 drivers
S_0x5e0d3ee4fa60 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee4f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8e760 .functor NAND 1, L_0x5e0d3ee8e660, L_0x5e0d3ee8e660, C4<1>, C4<1>;
v0x5e0d3ee4fcd0_0 .net "in", 0 0, L_0x5e0d3ee8e660;  alias, 1 drivers
v0x5e0d3ee4fdb0_0 .net "out", 0 0, L_0x5e0d3ee8e760;  alias, 1 drivers
S_0x5e0d3ee50240 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee4f5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee530b0_0 .net "a", 0 0, L_0x5e0d3ee8ffd0;  alias, 1 drivers
v0x5e0d3ee53150_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8eb30;  1 drivers
v0x5e0d3ee532a0_0 .net "aNot", 0 0, L_0x5e0d3ee8e810;  1 drivers
v0x5e0d3ee53340_0 .net "b", 0 0, L_0x5e0d3ee901a0;  alias, 1 drivers
v0x5e0d3ee533e0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8ec90;  1 drivers
v0x5e0d3ee53560_0 .net "bNot", 0 0, L_0x5e0d3ee8e8c0;  1 drivers
v0x5e0d3ee53600_0 .net "out", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
S_0x5e0d3ee50490 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee50240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8ea80 .functor NAND 1, L_0x5e0d3ee8ffd0, L_0x5e0d3ee8e8c0, C4<1>, C4<1>;
v0x5e0d3ee50b90_0 .net "a", 0 0, L_0x5e0d3ee8ffd0;  alias, 1 drivers
v0x5e0d3ee50c60_0 .net "anandb", 0 0, L_0x5e0d3ee8ea80;  1 drivers
v0x5e0d3ee50d30_0 .net "b", 0 0, L_0x5e0d3ee8e8c0;  alias, 1 drivers
v0x5e0d3ee50e00_0 .net "out", 0 0, L_0x5e0d3ee8eb30;  alias, 1 drivers
S_0x5e0d3ee50720 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee50490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8eb30 .functor NAND 1, L_0x5e0d3ee8ea80, L_0x5e0d3ee8ea80, C4<1>, C4<1>;
v0x5e0d3ee50990_0 .net "in", 0 0, L_0x5e0d3ee8ea80;  alias, 1 drivers
v0x5e0d3ee50a70_0 .net "out", 0 0, L_0x5e0d3ee8eb30;  alias, 1 drivers
S_0x5e0d3ee50ef0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee50240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8ebe0 .functor NAND 1, L_0x5e0d3ee8e810, L_0x5e0d3ee901a0, C4<1>, C4<1>;
v0x5e0d3ee515b0_0 .net "a", 0 0, L_0x5e0d3ee8e810;  alias, 1 drivers
v0x5e0d3ee51670_0 .net "anandb", 0 0, L_0x5e0d3ee8ebe0;  1 drivers
v0x5e0d3ee51760_0 .net "b", 0 0, L_0x5e0d3ee901a0;  alias, 1 drivers
v0x5e0d3ee51860_0 .net "out", 0 0, L_0x5e0d3ee8ec90;  alias, 1 drivers
S_0x5e0d3ee51140 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee50ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ec90 .functor NAND 1, L_0x5e0d3ee8ebe0, L_0x5e0d3ee8ebe0, C4<1>, C4<1>;
v0x5e0d3ee513b0_0 .net "in", 0 0, L_0x5e0d3ee8ebe0;  alias, 1 drivers
v0x5e0d3ee51490_0 .net "out", 0 0, L_0x5e0d3ee8ec90;  alias, 1 drivers
S_0x5e0d3ee51930 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee50240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8e810 .functor NAND 1, L_0x5e0d3ee8ffd0, L_0x5e0d3ee8ffd0, C4<1>, C4<1>;
v0x5e0d3ee51b90_0 .net "in", 0 0, L_0x5e0d3ee8ffd0;  alias, 1 drivers
v0x5e0d3ee51c80_0 .net "out", 0 0, L_0x5e0d3ee8e810;  alias, 1 drivers
S_0x5e0d3ee51d40 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee50240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8e8c0 .functor NAND 1, L_0x5e0d3ee901a0, L_0x5e0d3ee901a0, C4<1>, C4<1>;
v0x5e0d3ee51f70_0 .net "in", 0 0, L_0x5e0d3ee901a0;  alias, 1 drivers
v0x5e0d3ee52080_0 .net "out", 0 0, L_0x5e0d3ee8e8c0;  alias, 1 drivers
S_0x5e0d3ee52160 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee50240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8ef30 .functor NAND 1, L_0x5e0d3ee8edd0, L_0x5e0d3ee8ee80, C4<1>, C4<1>;
v0x5e0d3ee52d00_0 .net "a", 0 0, L_0x5e0d3ee8eb30;  alias, 1 drivers
v0x5e0d3ee52da0_0 .net "aNot", 0 0, L_0x5e0d3ee8edd0;  1 drivers
v0x5e0d3ee52e60_0 .net "b", 0 0, L_0x5e0d3ee8ec90;  alias, 1 drivers
v0x5e0d3ee52f00_0 .net "bNot", 0 0, L_0x5e0d3ee8ee80;  1 drivers
v0x5e0d3ee52fa0_0 .net "out", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
S_0x5e0d3ee52400 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee52160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8edd0 .functor NAND 1, L_0x5e0d3ee8eb30, L_0x5e0d3ee8eb30, C4<1>, C4<1>;
v0x5e0d3ee52670_0 .net "in", 0 0, L_0x5e0d3ee8eb30;  alias, 1 drivers
v0x5e0d3ee52780_0 .net "out", 0 0, L_0x5e0d3ee8edd0;  alias, 1 drivers
S_0x5e0d3ee528a0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee52160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8ee80 .functor NAND 1, L_0x5e0d3ee8ec90, L_0x5e0d3ee8ec90, C4<1>, C4<1>;
v0x5e0d3ee52ad0_0 .net "in", 0 0, L_0x5e0d3ee8ec90;  alias, 1 drivers
v0x5e0d3ee52be0_0 .net "out", 0 0, L_0x5e0d3ee8ee80;  alias, 1 drivers
S_0x5e0d3ee53ac0 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee4f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee57bb0_0 .net "a", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
v0x5e0d3ee57c50_0 .net "b", 0 0, L_0x5e0d3ee90240;  alias, 1 drivers
v0x5e0d3ee57da0_0 .net "carry", 0 0, L_0x5e0d3ee8f090;  alias, 1 drivers
v0x5e0d3ee57e40_0 .net "sum", 0 0, L_0x5e0d3ee8fa10;  alias, 1 drivers
S_0x5e0d3ee53d50 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee53ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8efe0 .functor NAND 1, L_0x5e0d3ee8ef30, L_0x5e0d3ee90240, C4<1>, C4<1>;
v0x5e0d3ee54430_0 .net "a", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
v0x5e0d3ee544d0_0 .net "anandb", 0 0, L_0x5e0d3ee8efe0;  1 drivers
v0x5e0d3ee54590_0 .net "b", 0 0, L_0x5e0d3ee90240;  alias, 1 drivers
v0x5e0d3ee54630_0 .net "out", 0 0, L_0x5e0d3ee8f090;  alias, 1 drivers
S_0x5e0d3ee53fc0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee53d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f090 .functor NAND 1, L_0x5e0d3ee8efe0, L_0x5e0d3ee8efe0, C4<1>, C4<1>;
v0x5e0d3ee54230_0 .net "in", 0 0, L_0x5e0d3ee8efe0;  alias, 1 drivers
v0x5e0d3ee54310_0 .net "out", 0 0, L_0x5e0d3ee8f090;  alias, 1 drivers
S_0x5e0d3ee54720 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee53ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee575a0_0 .net "a", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
v0x5e0d3ee57640_0 .net "aAndbNot", 0 0, L_0x5e0d3ee8f4f0;  1 drivers
v0x5e0d3ee57790_0 .net "aNot", 0 0, L_0x5e0d3ee8f1d0;  1 drivers
v0x5e0d3ee57830_0 .net "b", 0 0, L_0x5e0d3ee90240;  alias, 1 drivers
v0x5e0d3ee578d0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee8f770;  1 drivers
v0x5e0d3ee57a50_0 .net "bNot", 0 0, L_0x5e0d3ee8f280;  1 drivers
v0x5e0d3ee57af0_0 .net "out", 0 0, L_0x5e0d3ee8fa10;  alias, 1 drivers
S_0x5e0d3ee54970 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee54720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8f440 .functor NAND 1, L_0x5e0d3ee8ef30, L_0x5e0d3ee8f280, C4<1>, C4<1>;
v0x5e0d3ee55070_0 .net "a", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
v0x5e0d3ee551a0_0 .net "anandb", 0 0, L_0x5e0d3ee8f440;  1 drivers
v0x5e0d3ee55290_0 .net "b", 0 0, L_0x5e0d3ee8f280;  alias, 1 drivers
v0x5e0d3ee55360_0 .net "out", 0 0, L_0x5e0d3ee8f4f0;  alias, 1 drivers
S_0x5e0d3ee54c00 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee54970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f4f0 .functor NAND 1, L_0x5e0d3ee8f440, L_0x5e0d3ee8f440, C4<1>, C4<1>;
v0x5e0d3ee54e70_0 .net "in", 0 0, L_0x5e0d3ee8f440;  alias, 1 drivers
v0x5e0d3ee54f50_0 .net "out", 0 0, L_0x5e0d3ee8f4f0;  alias, 1 drivers
S_0x5e0d3ee55450 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee54720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8f630 .functor NAND 1, L_0x5e0d3ee8f1d0, L_0x5e0d3ee90240, C4<1>, C4<1>;
v0x5e0d3ee55ac0_0 .net "a", 0 0, L_0x5e0d3ee8f1d0;  alias, 1 drivers
v0x5e0d3ee55b80_0 .net "anandb", 0 0, L_0x5e0d3ee8f630;  1 drivers
v0x5e0d3ee55c70_0 .net "b", 0 0, L_0x5e0d3ee90240;  alias, 1 drivers
v0x5e0d3ee55d70_0 .net "out", 0 0, L_0x5e0d3ee8f770;  alias, 1 drivers
S_0x5e0d3ee55650 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee55450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f770 .functor NAND 1, L_0x5e0d3ee8f630, L_0x5e0d3ee8f630, C4<1>, C4<1>;
v0x5e0d3ee558c0_0 .net "in", 0 0, L_0x5e0d3ee8f630;  alias, 1 drivers
v0x5e0d3ee559a0_0 .net "out", 0 0, L_0x5e0d3ee8f770;  alias, 1 drivers
S_0x5e0d3ee55e40 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee54720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f1d0 .functor NAND 1, L_0x5e0d3ee8ef30, L_0x5e0d3ee8ef30, C4<1>, C4<1>;
v0x5e0d3ee560a0_0 .net "in", 0 0, L_0x5e0d3ee8ef30;  alias, 1 drivers
v0x5e0d3ee56140_0 .net "out", 0 0, L_0x5e0d3ee8f1d0;  alias, 1 drivers
S_0x5e0d3ee56230 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee54720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f280 .functor NAND 1, L_0x5e0d3ee90240, L_0x5e0d3ee90240, C4<1>, C4<1>;
v0x5e0d3ee56460_0 .net "in", 0 0, L_0x5e0d3ee90240;  alias, 1 drivers
v0x5e0d3ee56570_0 .net "out", 0 0, L_0x5e0d3ee8f280;  alias, 1 drivers
S_0x5e0d3ee56650 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee54720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8fa10 .functor NAND 1, L_0x5e0d3ee8f8b0, L_0x5e0d3ee8f960, C4<1>, C4<1>;
v0x5e0d3ee571f0_0 .net "a", 0 0, L_0x5e0d3ee8f4f0;  alias, 1 drivers
v0x5e0d3ee57290_0 .net "aNot", 0 0, L_0x5e0d3ee8f8b0;  1 drivers
v0x5e0d3ee57350_0 .net "b", 0 0, L_0x5e0d3ee8f770;  alias, 1 drivers
v0x5e0d3ee573f0_0 .net "bNot", 0 0, L_0x5e0d3ee8f960;  1 drivers
v0x5e0d3ee57490_0 .net "out", 0 0, L_0x5e0d3ee8fa10;  alias, 1 drivers
S_0x5e0d3ee568f0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee56650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f8b0 .functor NAND 1, L_0x5e0d3ee8f4f0, L_0x5e0d3ee8f4f0, C4<1>, C4<1>;
v0x5e0d3ee56b60_0 .net "in", 0 0, L_0x5e0d3ee8f4f0;  alias, 1 drivers
v0x5e0d3ee56c70_0 .net "out", 0 0, L_0x5e0d3ee8f8b0;  alias, 1 drivers
S_0x5e0d3ee56d90 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee56650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8f960 .functor NAND 1, L_0x5e0d3ee8f770, L_0x5e0d3ee8f770, C4<1>, C4<1>;
v0x5e0d3ee56fc0_0 .net "in", 0 0, L_0x5e0d3ee8f770;  alias, 1 drivers
v0x5e0d3ee570d0_0 .net "out", 0 0, L_0x5e0d3ee8f960;  alias, 1 drivers
S_0x5e0d3ee57f70 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee4f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee8fed0 .functor NAND 1, L_0x5e0d3ee8fb50, L_0x5e0d3ee8fd10, C4<1>, C4<1>;
v0x5e0d3ee58a20_0 .net "a", 0 0, L_0x5e0d3ee8e760;  alias, 1 drivers
v0x5e0d3ee58b50_0 .net "aNot", 0 0, L_0x5e0d3ee8fb50;  1 drivers
v0x5e0d3ee58c10_0 .net "b", 0 0, L_0x5e0d3ee8f090;  alias, 1 drivers
v0x5e0d3ee58d40_0 .net "bNot", 0 0, L_0x5e0d3ee8fd10;  1 drivers
v0x5e0d3ee58e10_0 .net "out", 0 0, L_0x5e0d3ee8fed0;  alias, 1 drivers
S_0x5e0d3ee581c0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee57f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8fb50 .functor NAND 1, L_0x5e0d3ee8e760, L_0x5e0d3ee8e760, C4<1>, C4<1>;
v0x5e0d3ee58430_0 .net "in", 0 0, L_0x5e0d3ee8e760;  alias, 1 drivers
v0x5e0d3ee584f0_0 .net "out", 0 0, L_0x5e0d3ee8fb50;  alias, 1 drivers
S_0x5e0d3ee58610 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee57f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee8fd10 .functor NAND 1, L_0x5e0d3ee8f090, L_0x5e0d3ee8f090, C4<1>, C4<1>;
v0x5e0d3ee58840_0 .net "in", 0 0, L_0x5e0d3ee8f090;  alias, 1 drivers
v0x5e0d3ee58900_0 .net "out", 0 0, L_0x5e0d3ee8fd10;  alias, 1 drivers
S_0x5e0d3ee59570 .scope generate, "genblk1[13]" "genblk1[13]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee59770 .param/l "i" 1 3 32, +C4<01101>;
S_0x5e0d3ee59850 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee59570;
 .timescale 0 0;
S_0x5e0d3ee59a30 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee59850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee63610_0 .net "a", 0 0, L_0x5e0d3ee91d80;  1 drivers
v0x5e0d3ee636b0_0 .net "b", 0 0, L_0x5e0d3ee92030;  1 drivers
v0x5e0d3ee63770_0 .net "c", 0 0, L_0x5e0d3ee92220;  1 drivers
v0x5e0d3ee63810_0 .net "carry", 0 0, L_0x5e0d3ee91c80;  1 drivers
v0x5e0d3ee638e0_0 .net "carryab", 0 0, L_0x5e0d3ee90420;  1 drivers
v0x5e0d3ee63980_0 .net "carrysumabc", 0 0, L_0x5e0d3ee90e40;  1 drivers
v0x5e0d3ee63a20_0 .net "sum", 0 0, L_0x5e0d3ee917c0;  1 drivers
v0x5e0d3ee63ac0_0 .net "sumab", 0 0, L_0x5e0d3ee90ce0;  1 drivers
S_0x5e0d3ee59ce0 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee59a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee5de00_0 .net "a", 0 0, L_0x5e0d3ee91d80;  alias, 1 drivers
v0x5e0d3ee5df30_0 .net "b", 0 0, L_0x5e0d3ee92030;  alias, 1 drivers
v0x5e0d3ee5e080_0 .net "carry", 0 0, L_0x5e0d3ee90420;  alias, 1 drivers
v0x5e0d3ee5e120_0 .net "sum", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
S_0x5e0d3ee59f10 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee59ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee90070 .functor NAND 1, L_0x5e0d3ee91d80, L_0x5e0d3ee92030, C4<1>, C4<1>;
v0x5e0d3ee5a610_0 .net "a", 0 0, L_0x5e0d3ee91d80;  alias, 1 drivers
v0x5e0d3ee5a6d0_0 .net "anandb", 0 0, L_0x5e0d3ee90070;  1 drivers
v0x5e0d3ee5a7c0_0 .net "b", 0 0, L_0x5e0d3ee92030;  alias, 1 drivers
v0x5e0d3ee5a890_0 .net "out", 0 0, L_0x5e0d3ee90420;  alias, 1 drivers
S_0x5e0d3ee5a1a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee59f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90420 .functor NAND 1, L_0x5e0d3ee90070, L_0x5e0d3ee90070, C4<1>, C4<1>;
v0x5e0d3ee5a410_0 .net "in", 0 0, L_0x5e0d3ee90070;  alias, 1 drivers
v0x5e0d3ee5a4f0_0 .net "out", 0 0, L_0x5e0d3ee90420;  alias, 1 drivers
S_0x5e0d3ee5a980 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee59ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee5d7f0_0 .net "a", 0 0, L_0x5e0d3ee91d80;  alias, 1 drivers
v0x5e0d3ee5d890_0 .net "aAndbNot", 0 0, L_0x5e0d3ee908e0;  1 drivers
v0x5e0d3ee5d9e0_0 .net "aNot", 0 0, L_0x5e0d3ee904b0;  1 drivers
v0x5e0d3ee5da80_0 .net "b", 0 0, L_0x5e0d3ee92030;  alias, 1 drivers
v0x5e0d3ee5db20_0 .net "bAndaNot", 0 0, L_0x5e0d3ee90a40;  1 drivers
v0x5e0d3ee5dca0_0 .net "bNot", 0 0, L_0x5e0d3ee90670;  1 drivers
v0x5e0d3ee5dd40_0 .net "out", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
S_0x5e0d3ee5abd0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee5a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee90830 .functor NAND 1, L_0x5e0d3ee91d80, L_0x5e0d3ee90670, C4<1>, C4<1>;
v0x5e0d3ee5b2d0_0 .net "a", 0 0, L_0x5e0d3ee91d80;  alias, 1 drivers
v0x5e0d3ee5b3a0_0 .net "anandb", 0 0, L_0x5e0d3ee90830;  1 drivers
v0x5e0d3ee5b470_0 .net "b", 0 0, L_0x5e0d3ee90670;  alias, 1 drivers
v0x5e0d3ee5b540_0 .net "out", 0 0, L_0x5e0d3ee908e0;  alias, 1 drivers
S_0x5e0d3ee5ae60 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee5abd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee908e0 .functor NAND 1, L_0x5e0d3ee90830, L_0x5e0d3ee90830, C4<1>, C4<1>;
v0x5e0d3ee5b0d0_0 .net "in", 0 0, L_0x5e0d3ee90830;  alias, 1 drivers
v0x5e0d3ee5b1b0_0 .net "out", 0 0, L_0x5e0d3ee908e0;  alias, 1 drivers
S_0x5e0d3ee5b630 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee5a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee90990 .functor NAND 1, L_0x5e0d3ee904b0, L_0x5e0d3ee92030, C4<1>, C4<1>;
v0x5e0d3ee5bcf0_0 .net "a", 0 0, L_0x5e0d3ee904b0;  alias, 1 drivers
v0x5e0d3ee5bdb0_0 .net "anandb", 0 0, L_0x5e0d3ee90990;  1 drivers
v0x5e0d3ee5bea0_0 .net "b", 0 0, L_0x5e0d3ee92030;  alias, 1 drivers
v0x5e0d3ee5bfa0_0 .net "out", 0 0, L_0x5e0d3ee90a40;  alias, 1 drivers
S_0x5e0d3ee5b880 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee5b630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90a40 .functor NAND 1, L_0x5e0d3ee90990, L_0x5e0d3ee90990, C4<1>, C4<1>;
v0x5e0d3ee5baf0_0 .net "in", 0 0, L_0x5e0d3ee90990;  alias, 1 drivers
v0x5e0d3ee5bbd0_0 .net "out", 0 0, L_0x5e0d3ee90a40;  alias, 1 drivers
S_0x5e0d3ee5c070 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee5a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee904b0 .functor NAND 1, L_0x5e0d3ee91d80, L_0x5e0d3ee91d80, C4<1>, C4<1>;
v0x5e0d3ee5c2d0_0 .net "in", 0 0, L_0x5e0d3ee91d80;  alias, 1 drivers
v0x5e0d3ee5c3c0_0 .net "out", 0 0, L_0x5e0d3ee904b0;  alias, 1 drivers
S_0x5e0d3ee5c480 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee5a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90670 .functor NAND 1, L_0x5e0d3ee92030, L_0x5e0d3ee92030, C4<1>, C4<1>;
v0x5e0d3ee5c6b0_0 .net "in", 0 0, L_0x5e0d3ee92030;  alias, 1 drivers
v0x5e0d3ee5c7c0_0 .net "out", 0 0, L_0x5e0d3ee90670;  alias, 1 drivers
S_0x5e0d3ee5c8a0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee5a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee90ce0 .functor NAND 1, L_0x5e0d3ee90b80, L_0x5e0d3ee90c30, C4<1>, C4<1>;
v0x5e0d3ee5d440_0 .net "a", 0 0, L_0x5e0d3ee908e0;  alias, 1 drivers
v0x5e0d3ee5d4e0_0 .net "aNot", 0 0, L_0x5e0d3ee90b80;  1 drivers
v0x5e0d3ee5d5a0_0 .net "b", 0 0, L_0x5e0d3ee90a40;  alias, 1 drivers
v0x5e0d3ee5d640_0 .net "bNot", 0 0, L_0x5e0d3ee90c30;  1 drivers
v0x5e0d3ee5d6e0_0 .net "out", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
S_0x5e0d3ee5cb40 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee5c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90b80 .functor NAND 1, L_0x5e0d3ee908e0, L_0x5e0d3ee908e0, C4<1>, C4<1>;
v0x5e0d3ee5cdb0_0 .net "in", 0 0, L_0x5e0d3ee908e0;  alias, 1 drivers
v0x5e0d3ee5cec0_0 .net "out", 0 0, L_0x5e0d3ee90b80;  alias, 1 drivers
S_0x5e0d3ee5cfe0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee5c8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90c30 .functor NAND 1, L_0x5e0d3ee90a40, L_0x5e0d3ee90a40, C4<1>, C4<1>;
v0x5e0d3ee5d210_0 .net "in", 0 0, L_0x5e0d3ee90a40;  alias, 1 drivers
v0x5e0d3ee5d320_0 .net "out", 0 0, L_0x5e0d3ee90c30;  alias, 1 drivers
S_0x5e0d3ee5e200 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee59a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee622f0_0 .net "a", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
v0x5e0d3ee62390_0 .net "b", 0 0, L_0x5e0d3ee92220;  alias, 1 drivers
v0x5e0d3ee624e0_0 .net "carry", 0 0, L_0x5e0d3ee90e40;  alias, 1 drivers
v0x5e0d3ee62580_0 .net "sum", 0 0, L_0x5e0d3ee917c0;  alias, 1 drivers
S_0x5e0d3ee5e490 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee5e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee90d90 .functor NAND 1, L_0x5e0d3ee90ce0, L_0x5e0d3ee92220, C4<1>, C4<1>;
v0x5e0d3ee5eb70_0 .net "a", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
v0x5e0d3ee5ec10_0 .net "anandb", 0 0, L_0x5e0d3ee90d90;  1 drivers
v0x5e0d3ee5ecd0_0 .net "b", 0 0, L_0x5e0d3ee92220;  alias, 1 drivers
v0x5e0d3ee5ed70_0 .net "out", 0 0, L_0x5e0d3ee90e40;  alias, 1 drivers
S_0x5e0d3ee5e700 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee5e490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90e40 .functor NAND 1, L_0x5e0d3ee90d90, L_0x5e0d3ee90d90, C4<1>, C4<1>;
v0x5e0d3ee5e970_0 .net "in", 0 0, L_0x5e0d3ee90d90;  alias, 1 drivers
v0x5e0d3ee5ea50_0 .net "out", 0 0, L_0x5e0d3ee90e40;  alias, 1 drivers
S_0x5e0d3ee5ee60 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee5e200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee61ce0_0 .net "a", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
v0x5e0d3ee61d80_0 .net "aAndbNot", 0 0, L_0x5e0d3ee912a0;  1 drivers
v0x5e0d3ee61ed0_0 .net "aNot", 0 0, L_0x5e0d3ee90f80;  1 drivers
v0x5e0d3ee61f70_0 .net "b", 0 0, L_0x5e0d3ee92220;  alias, 1 drivers
v0x5e0d3ee62010_0 .net "bAndaNot", 0 0, L_0x5e0d3ee91520;  1 drivers
v0x5e0d3ee62190_0 .net "bNot", 0 0, L_0x5e0d3ee91030;  1 drivers
v0x5e0d3ee62230_0 .net "out", 0 0, L_0x5e0d3ee917c0;  alias, 1 drivers
S_0x5e0d3ee5f0b0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee5ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee911f0 .functor NAND 1, L_0x5e0d3ee90ce0, L_0x5e0d3ee91030, C4<1>, C4<1>;
v0x5e0d3ee5f7b0_0 .net "a", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
v0x5e0d3ee5f8e0_0 .net "anandb", 0 0, L_0x5e0d3ee911f0;  1 drivers
v0x5e0d3ee5f9d0_0 .net "b", 0 0, L_0x5e0d3ee91030;  alias, 1 drivers
v0x5e0d3ee5faa0_0 .net "out", 0 0, L_0x5e0d3ee912a0;  alias, 1 drivers
S_0x5e0d3ee5f340 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee5f0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee912a0 .functor NAND 1, L_0x5e0d3ee911f0, L_0x5e0d3ee911f0, C4<1>, C4<1>;
v0x5e0d3ee5f5b0_0 .net "in", 0 0, L_0x5e0d3ee911f0;  alias, 1 drivers
v0x5e0d3ee5f690_0 .net "out", 0 0, L_0x5e0d3ee912a0;  alias, 1 drivers
S_0x5e0d3ee5fb90 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee5ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee913e0 .functor NAND 1, L_0x5e0d3ee90f80, L_0x5e0d3ee92220, C4<1>, C4<1>;
v0x5e0d3ee60200_0 .net "a", 0 0, L_0x5e0d3ee90f80;  alias, 1 drivers
v0x5e0d3ee602c0_0 .net "anandb", 0 0, L_0x5e0d3ee913e0;  1 drivers
v0x5e0d3ee603b0_0 .net "b", 0 0, L_0x5e0d3ee92220;  alias, 1 drivers
v0x5e0d3ee604b0_0 .net "out", 0 0, L_0x5e0d3ee91520;  alias, 1 drivers
S_0x5e0d3ee5fd90 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee5fb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91520 .functor NAND 1, L_0x5e0d3ee913e0, L_0x5e0d3ee913e0, C4<1>, C4<1>;
v0x5e0d3ee60000_0 .net "in", 0 0, L_0x5e0d3ee913e0;  alias, 1 drivers
v0x5e0d3ee600e0_0 .net "out", 0 0, L_0x5e0d3ee91520;  alias, 1 drivers
S_0x5e0d3ee60580 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee5ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee90f80 .functor NAND 1, L_0x5e0d3ee90ce0, L_0x5e0d3ee90ce0, C4<1>, C4<1>;
v0x5e0d3ee607e0_0 .net "in", 0 0, L_0x5e0d3ee90ce0;  alias, 1 drivers
v0x5e0d3ee60880_0 .net "out", 0 0, L_0x5e0d3ee90f80;  alias, 1 drivers
S_0x5e0d3ee60970 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee5ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91030 .functor NAND 1, L_0x5e0d3ee92220, L_0x5e0d3ee92220, C4<1>, C4<1>;
v0x5e0d3ee60ba0_0 .net "in", 0 0, L_0x5e0d3ee92220;  alias, 1 drivers
v0x5e0d3ee60cb0_0 .net "out", 0 0, L_0x5e0d3ee91030;  alias, 1 drivers
S_0x5e0d3ee60d90 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee5ee60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee917c0 .functor NAND 1, L_0x5e0d3ee91660, L_0x5e0d3ee91710, C4<1>, C4<1>;
v0x5e0d3ee61930_0 .net "a", 0 0, L_0x5e0d3ee912a0;  alias, 1 drivers
v0x5e0d3ee619d0_0 .net "aNot", 0 0, L_0x5e0d3ee91660;  1 drivers
v0x5e0d3ee61a90_0 .net "b", 0 0, L_0x5e0d3ee91520;  alias, 1 drivers
v0x5e0d3ee61b30_0 .net "bNot", 0 0, L_0x5e0d3ee91710;  1 drivers
v0x5e0d3ee61bd0_0 .net "out", 0 0, L_0x5e0d3ee917c0;  alias, 1 drivers
S_0x5e0d3ee61030 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee60d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91660 .functor NAND 1, L_0x5e0d3ee912a0, L_0x5e0d3ee912a0, C4<1>, C4<1>;
v0x5e0d3ee612a0_0 .net "in", 0 0, L_0x5e0d3ee912a0;  alias, 1 drivers
v0x5e0d3ee613b0_0 .net "out", 0 0, L_0x5e0d3ee91660;  alias, 1 drivers
S_0x5e0d3ee614d0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee60d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91710 .functor NAND 1, L_0x5e0d3ee91520, L_0x5e0d3ee91520, C4<1>, C4<1>;
v0x5e0d3ee61700_0 .net "in", 0 0, L_0x5e0d3ee91520;  alias, 1 drivers
v0x5e0d3ee61810_0 .net "out", 0 0, L_0x5e0d3ee91710;  alias, 1 drivers
S_0x5e0d3ee626b0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee59a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee91c80 .functor NAND 1, L_0x5e0d3ee91900, L_0x5e0d3ee91ac0, C4<1>, C4<1>;
v0x5e0d3ee63160_0 .net "a", 0 0, L_0x5e0d3ee90420;  alias, 1 drivers
v0x5e0d3ee63290_0 .net "aNot", 0 0, L_0x5e0d3ee91900;  1 drivers
v0x5e0d3ee63350_0 .net "b", 0 0, L_0x5e0d3ee90e40;  alias, 1 drivers
v0x5e0d3ee63480_0 .net "bNot", 0 0, L_0x5e0d3ee91ac0;  1 drivers
v0x5e0d3ee63550_0 .net "out", 0 0, L_0x5e0d3ee91c80;  alias, 1 drivers
S_0x5e0d3ee62900 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee626b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91900 .functor NAND 1, L_0x5e0d3ee90420, L_0x5e0d3ee90420, C4<1>, C4<1>;
v0x5e0d3ee62b70_0 .net "in", 0 0, L_0x5e0d3ee90420;  alias, 1 drivers
v0x5e0d3ee62c30_0 .net "out", 0 0, L_0x5e0d3ee91900;  alias, 1 drivers
S_0x5e0d3ee62d50 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee626b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee91ac0 .functor NAND 1, L_0x5e0d3ee90e40, L_0x5e0d3ee90e40, C4<1>, C4<1>;
v0x5e0d3ee62f80_0 .net "in", 0 0, L_0x5e0d3ee90e40;  alias, 1 drivers
v0x5e0d3ee63040_0 .net "out", 0 0, L_0x5e0d3ee91ac0;  alias, 1 drivers
S_0x5e0d3ee63cb0 .scope generate, "genblk1[14]" "genblk1[14]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee63eb0 .param/l "i" 1 3 32, +C4<01110>;
S_0x5e0d3ee63f90 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee63cb0;
 .timescale 0 0;
S_0x5e0d3ee64170 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee63f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee6dd50_0 .net "a", 0 0, L_0x5e0d3ee93c30;  1 drivers
v0x5e0d3ee6ddf0_0 .net "b", 0 0, L_0x5e0d3ee93e30;  1 drivers
v0x5e0d3ee6deb0_0 .net "c", 0 0, L_0x5e0d3ee93ed0;  1 drivers
v0x5e0d3ee6df50_0 .net "carry", 0 0, L_0x5e0d3ee93b30;  1 drivers
v0x5e0d3ee6e020_0 .net "carryab", 0 0, L_0x5e0d3ee923c0;  1 drivers
v0x5e0d3ee6e0c0_0 .net "carrysumabc", 0 0, L_0x5e0d3ee92cf0;  1 drivers
v0x5e0d3ee6e160_0 .net "sum", 0 0, L_0x5e0d3ee93670;  1 drivers
v0x5e0d3ee6e200_0 .net "sumab", 0 0, L_0x5e0d3ee92b90;  1 drivers
S_0x5e0d3ee64420 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee64170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee68540_0 .net "a", 0 0, L_0x5e0d3ee93c30;  alias, 1 drivers
v0x5e0d3ee68670_0 .net "b", 0 0, L_0x5e0d3ee93e30;  alias, 1 drivers
v0x5e0d3ee687c0_0 .net "carry", 0 0, L_0x5e0d3ee923c0;  alias, 1 drivers
v0x5e0d3ee68860_0 .net "sum", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
S_0x5e0d3ee64650 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee64420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee922c0 .functor NAND 1, L_0x5e0d3ee93c30, L_0x5e0d3ee93e30, C4<1>, C4<1>;
v0x5e0d3ee64d50_0 .net "a", 0 0, L_0x5e0d3ee93c30;  alias, 1 drivers
v0x5e0d3ee64e10_0 .net "anandb", 0 0, L_0x5e0d3ee922c0;  1 drivers
v0x5e0d3ee64f00_0 .net "b", 0 0, L_0x5e0d3ee93e30;  alias, 1 drivers
v0x5e0d3ee64fd0_0 .net "out", 0 0, L_0x5e0d3ee923c0;  alias, 1 drivers
S_0x5e0d3ee648e0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee64650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee923c0 .functor NAND 1, L_0x5e0d3ee922c0, L_0x5e0d3ee922c0, C4<1>, C4<1>;
v0x5e0d3ee64b50_0 .net "in", 0 0, L_0x5e0d3ee922c0;  alias, 1 drivers
v0x5e0d3ee64c30_0 .net "out", 0 0, L_0x5e0d3ee923c0;  alias, 1 drivers
S_0x5e0d3ee650c0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee64420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee67f30_0 .net "a", 0 0, L_0x5e0d3ee93c30;  alias, 1 drivers
v0x5e0d3ee67fd0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee92790;  1 drivers
v0x5e0d3ee68120_0 .net "aNot", 0 0, L_0x5e0d3ee92470;  1 drivers
v0x5e0d3ee681c0_0 .net "b", 0 0, L_0x5e0d3ee93e30;  alias, 1 drivers
v0x5e0d3ee68260_0 .net "bAndaNot", 0 0, L_0x5e0d3ee928f0;  1 drivers
v0x5e0d3ee683e0_0 .net "bNot", 0 0, L_0x5e0d3ee92520;  1 drivers
v0x5e0d3ee68480_0 .net "out", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
S_0x5e0d3ee65310 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee650c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee926e0 .functor NAND 1, L_0x5e0d3ee93c30, L_0x5e0d3ee92520, C4<1>, C4<1>;
v0x5e0d3ee65a10_0 .net "a", 0 0, L_0x5e0d3ee93c30;  alias, 1 drivers
v0x5e0d3ee65ae0_0 .net "anandb", 0 0, L_0x5e0d3ee926e0;  1 drivers
v0x5e0d3ee65bb0_0 .net "b", 0 0, L_0x5e0d3ee92520;  alias, 1 drivers
v0x5e0d3ee65c80_0 .net "out", 0 0, L_0x5e0d3ee92790;  alias, 1 drivers
S_0x5e0d3ee655a0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee65310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92790 .functor NAND 1, L_0x5e0d3ee926e0, L_0x5e0d3ee926e0, C4<1>, C4<1>;
v0x5e0d3ee65810_0 .net "in", 0 0, L_0x5e0d3ee926e0;  alias, 1 drivers
v0x5e0d3ee658f0_0 .net "out", 0 0, L_0x5e0d3ee92790;  alias, 1 drivers
S_0x5e0d3ee65d70 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee650c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee92840 .functor NAND 1, L_0x5e0d3ee92470, L_0x5e0d3ee93e30, C4<1>, C4<1>;
v0x5e0d3ee66430_0 .net "a", 0 0, L_0x5e0d3ee92470;  alias, 1 drivers
v0x5e0d3ee664f0_0 .net "anandb", 0 0, L_0x5e0d3ee92840;  1 drivers
v0x5e0d3ee665e0_0 .net "b", 0 0, L_0x5e0d3ee93e30;  alias, 1 drivers
v0x5e0d3ee666e0_0 .net "out", 0 0, L_0x5e0d3ee928f0;  alias, 1 drivers
S_0x5e0d3ee65fc0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee65d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee928f0 .functor NAND 1, L_0x5e0d3ee92840, L_0x5e0d3ee92840, C4<1>, C4<1>;
v0x5e0d3ee66230_0 .net "in", 0 0, L_0x5e0d3ee92840;  alias, 1 drivers
v0x5e0d3ee66310_0 .net "out", 0 0, L_0x5e0d3ee928f0;  alias, 1 drivers
S_0x5e0d3ee667b0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee650c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92470 .functor NAND 1, L_0x5e0d3ee93c30, L_0x5e0d3ee93c30, C4<1>, C4<1>;
v0x5e0d3ee66a10_0 .net "in", 0 0, L_0x5e0d3ee93c30;  alias, 1 drivers
v0x5e0d3ee66b00_0 .net "out", 0 0, L_0x5e0d3ee92470;  alias, 1 drivers
S_0x5e0d3ee66bc0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee650c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92520 .functor NAND 1, L_0x5e0d3ee93e30, L_0x5e0d3ee93e30, C4<1>, C4<1>;
v0x5e0d3ee66df0_0 .net "in", 0 0, L_0x5e0d3ee93e30;  alias, 1 drivers
v0x5e0d3ee66f00_0 .net "out", 0 0, L_0x5e0d3ee92520;  alias, 1 drivers
S_0x5e0d3ee66fe0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee650c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee92b90 .functor NAND 1, L_0x5e0d3ee92a30, L_0x5e0d3ee92ae0, C4<1>, C4<1>;
v0x5e0d3ee67b80_0 .net "a", 0 0, L_0x5e0d3ee92790;  alias, 1 drivers
v0x5e0d3ee67c20_0 .net "aNot", 0 0, L_0x5e0d3ee92a30;  1 drivers
v0x5e0d3ee67ce0_0 .net "b", 0 0, L_0x5e0d3ee928f0;  alias, 1 drivers
v0x5e0d3ee67d80_0 .net "bNot", 0 0, L_0x5e0d3ee92ae0;  1 drivers
v0x5e0d3ee67e20_0 .net "out", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
S_0x5e0d3ee67280 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee66fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92a30 .functor NAND 1, L_0x5e0d3ee92790, L_0x5e0d3ee92790, C4<1>, C4<1>;
v0x5e0d3ee674f0_0 .net "in", 0 0, L_0x5e0d3ee92790;  alias, 1 drivers
v0x5e0d3ee67600_0 .net "out", 0 0, L_0x5e0d3ee92a30;  alias, 1 drivers
S_0x5e0d3ee67720 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee66fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92ae0 .functor NAND 1, L_0x5e0d3ee928f0, L_0x5e0d3ee928f0, C4<1>, C4<1>;
v0x5e0d3ee67950_0 .net "in", 0 0, L_0x5e0d3ee928f0;  alias, 1 drivers
v0x5e0d3ee67a60_0 .net "out", 0 0, L_0x5e0d3ee92ae0;  alias, 1 drivers
S_0x5e0d3ee68940 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee64170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee6ca30_0 .net "a", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
v0x5e0d3ee6cad0_0 .net "b", 0 0, L_0x5e0d3ee93ed0;  alias, 1 drivers
v0x5e0d3ee6cc20_0 .net "carry", 0 0, L_0x5e0d3ee92cf0;  alias, 1 drivers
v0x5e0d3ee6ccc0_0 .net "sum", 0 0, L_0x5e0d3ee93670;  alias, 1 drivers
S_0x5e0d3ee68bd0 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee68940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee92c40 .functor NAND 1, L_0x5e0d3ee92b90, L_0x5e0d3ee93ed0, C4<1>, C4<1>;
v0x5e0d3ee692b0_0 .net "a", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
v0x5e0d3ee69350_0 .net "anandb", 0 0, L_0x5e0d3ee92c40;  1 drivers
v0x5e0d3ee69410_0 .net "b", 0 0, L_0x5e0d3ee93ed0;  alias, 1 drivers
v0x5e0d3ee694b0_0 .net "out", 0 0, L_0x5e0d3ee92cf0;  alias, 1 drivers
S_0x5e0d3ee68e40 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee68bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92cf0 .functor NAND 1, L_0x5e0d3ee92c40, L_0x5e0d3ee92c40, C4<1>, C4<1>;
v0x5e0d3ee690b0_0 .net "in", 0 0, L_0x5e0d3ee92c40;  alias, 1 drivers
v0x5e0d3ee69190_0 .net "out", 0 0, L_0x5e0d3ee92cf0;  alias, 1 drivers
S_0x5e0d3ee695a0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee68940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee6c420_0 .net "a", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
v0x5e0d3ee6c4c0_0 .net "aAndbNot", 0 0, L_0x5e0d3ee93150;  1 drivers
v0x5e0d3ee6c610_0 .net "aNot", 0 0, L_0x5e0d3ee92e30;  1 drivers
v0x5e0d3ee6c6b0_0 .net "b", 0 0, L_0x5e0d3ee93ed0;  alias, 1 drivers
v0x5e0d3ee6c750_0 .net "bAndaNot", 0 0, L_0x5e0d3ee933d0;  1 drivers
v0x5e0d3ee6c8d0_0 .net "bNot", 0 0, L_0x5e0d3ee92ee0;  1 drivers
v0x5e0d3ee6c970_0 .net "out", 0 0, L_0x5e0d3ee93670;  alias, 1 drivers
S_0x5e0d3ee697f0 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee695a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee930a0 .functor NAND 1, L_0x5e0d3ee92b90, L_0x5e0d3ee92ee0, C4<1>, C4<1>;
v0x5e0d3ee69ef0_0 .net "a", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
v0x5e0d3ee6a020_0 .net "anandb", 0 0, L_0x5e0d3ee930a0;  1 drivers
v0x5e0d3ee6a110_0 .net "b", 0 0, L_0x5e0d3ee92ee0;  alias, 1 drivers
v0x5e0d3ee6a1e0_0 .net "out", 0 0, L_0x5e0d3ee93150;  alias, 1 drivers
S_0x5e0d3ee69a80 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee697f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee93150 .functor NAND 1, L_0x5e0d3ee930a0, L_0x5e0d3ee930a0, C4<1>, C4<1>;
v0x5e0d3ee69cf0_0 .net "in", 0 0, L_0x5e0d3ee930a0;  alias, 1 drivers
v0x5e0d3ee69dd0_0 .net "out", 0 0, L_0x5e0d3ee93150;  alias, 1 drivers
S_0x5e0d3ee6a2d0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee695a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee93290 .functor NAND 1, L_0x5e0d3ee92e30, L_0x5e0d3ee93ed0, C4<1>, C4<1>;
v0x5e0d3ee6a940_0 .net "a", 0 0, L_0x5e0d3ee92e30;  alias, 1 drivers
v0x5e0d3ee6aa00_0 .net "anandb", 0 0, L_0x5e0d3ee93290;  1 drivers
v0x5e0d3ee6aaf0_0 .net "b", 0 0, L_0x5e0d3ee93ed0;  alias, 1 drivers
v0x5e0d3ee6abf0_0 .net "out", 0 0, L_0x5e0d3ee933d0;  alias, 1 drivers
S_0x5e0d3ee6a4d0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee6a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee933d0 .functor NAND 1, L_0x5e0d3ee93290, L_0x5e0d3ee93290, C4<1>, C4<1>;
v0x5e0d3ee6a740_0 .net "in", 0 0, L_0x5e0d3ee93290;  alias, 1 drivers
v0x5e0d3ee6a820_0 .net "out", 0 0, L_0x5e0d3ee933d0;  alias, 1 drivers
S_0x5e0d3ee6acc0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee695a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92e30 .functor NAND 1, L_0x5e0d3ee92b90, L_0x5e0d3ee92b90, C4<1>, C4<1>;
v0x5e0d3ee6af20_0 .net "in", 0 0, L_0x5e0d3ee92b90;  alias, 1 drivers
v0x5e0d3ee6afc0_0 .net "out", 0 0, L_0x5e0d3ee92e30;  alias, 1 drivers
S_0x5e0d3ee6b0b0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee695a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee92ee0 .functor NAND 1, L_0x5e0d3ee93ed0, L_0x5e0d3ee93ed0, C4<1>, C4<1>;
v0x5e0d3ee6b2e0_0 .net "in", 0 0, L_0x5e0d3ee93ed0;  alias, 1 drivers
v0x5e0d3ee6b3f0_0 .net "out", 0 0, L_0x5e0d3ee92ee0;  alias, 1 drivers
S_0x5e0d3ee6b4d0 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee695a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee93670 .functor NAND 1, L_0x5e0d3ee93510, L_0x5e0d3ee935c0, C4<1>, C4<1>;
v0x5e0d3ee6c070_0 .net "a", 0 0, L_0x5e0d3ee93150;  alias, 1 drivers
v0x5e0d3ee6c110_0 .net "aNot", 0 0, L_0x5e0d3ee93510;  1 drivers
v0x5e0d3ee6c1d0_0 .net "b", 0 0, L_0x5e0d3ee933d0;  alias, 1 drivers
v0x5e0d3ee6c270_0 .net "bNot", 0 0, L_0x5e0d3ee935c0;  1 drivers
v0x5e0d3ee6c310_0 .net "out", 0 0, L_0x5e0d3ee93670;  alias, 1 drivers
S_0x5e0d3ee6b770 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee6b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee93510 .functor NAND 1, L_0x5e0d3ee93150, L_0x5e0d3ee93150, C4<1>, C4<1>;
v0x5e0d3ee6b9e0_0 .net "in", 0 0, L_0x5e0d3ee93150;  alias, 1 drivers
v0x5e0d3ee6baf0_0 .net "out", 0 0, L_0x5e0d3ee93510;  alias, 1 drivers
S_0x5e0d3ee6bc10 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee6b4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee935c0 .functor NAND 1, L_0x5e0d3ee933d0, L_0x5e0d3ee933d0, C4<1>, C4<1>;
v0x5e0d3ee6be40_0 .net "in", 0 0, L_0x5e0d3ee933d0;  alias, 1 drivers
v0x5e0d3ee6bf50_0 .net "out", 0 0, L_0x5e0d3ee935c0;  alias, 1 drivers
S_0x5e0d3ee6cdf0 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee64170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee93b30 .functor NAND 1, L_0x5e0d3ee937b0, L_0x5e0d3ee93970, C4<1>, C4<1>;
v0x5e0d3ee6d8a0_0 .net "a", 0 0, L_0x5e0d3ee923c0;  alias, 1 drivers
v0x5e0d3ee6d9d0_0 .net "aNot", 0 0, L_0x5e0d3ee937b0;  1 drivers
v0x5e0d3ee6da90_0 .net "b", 0 0, L_0x5e0d3ee92cf0;  alias, 1 drivers
v0x5e0d3ee6dbc0_0 .net "bNot", 0 0, L_0x5e0d3ee93970;  1 drivers
v0x5e0d3ee6dc90_0 .net "out", 0 0, L_0x5e0d3ee93b30;  alias, 1 drivers
S_0x5e0d3ee6d040 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee6cdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee937b0 .functor NAND 1, L_0x5e0d3ee923c0, L_0x5e0d3ee923c0, C4<1>, C4<1>;
v0x5e0d3ee6d2b0_0 .net "in", 0 0, L_0x5e0d3ee923c0;  alias, 1 drivers
v0x5e0d3ee6d370_0 .net "out", 0 0, L_0x5e0d3ee937b0;  alias, 1 drivers
S_0x5e0d3ee6d490 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee6cdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee93970 .functor NAND 1, L_0x5e0d3ee92cf0, L_0x5e0d3ee92cf0, C4<1>, C4<1>;
v0x5e0d3ee6d6c0_0 .net "in", 0 0, L_0x5e0d3ee92cf0;  alias, 1 drivers
v0x5e0d3ee6d780_0 .net "out", 0 0, L_0x5e0d3ee93970;  alias, 1 drivers
S_0x5e0d3ee6e3f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 32, 3 32 0, S_0x5e0d3edb9580;
 .timescale 0 0;
P_0x5e0d3ee6e5f0 .param/l "i" 1 3 32, +C4<01111>;
S_0x5e0d3ee6e6d0 .scope generate, "genblk1" "genblk1" 3 33, 3 33 0, S_0x5e0d3ee6e3f0;
 .timescale 0 0;
S_0x5e0d3ee6e8b0 .scope module, "fa" "full_adder" 3 36, 3 11 0, S_0x5e0d3ee6e6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
v0x5e0d3ee78490_0 .net "a", 0 0, L_0x5e0d3ee95e20;  1 drivers
v0x5e0d3ee78530_0 .net "b", 0 0, L_0x5e0d3ee95ec0;  1 drivers
v0x5e0d3ee785f0_0 .net "c", 0 0, L_0x5e0d3ee96300;  1 drivers
v0x5e0d3ee78690_0 .net "carry", 0 0, L_0x5e0d3ee95a60;  1 drivers
v0x5e0d3ee78760_0 .net "carryab", 0 0, L_0x5e0d3ee941e0;  1 drivers
v0x5e0d3ee78800_0 .net "carrysumabc", 0 0, L_0x5e0d3ee94c20;  1 drivers
v0x5e0d3ee788a0_0 .net "sum", 0 0, L_0x5e0d3ee955a0;  1 drivers
v0x5e0d3ee78940_0 .net "sumab", 0 0, L_0x5e0d3ee94ac0;  1 drivers
S_0x5e0d3ee6eb60 .scope module, "ha1" "half_adder" 3 17, 3 3 0, S_0x5e0d3ee6e8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee72c80_0 .net "a", 0 0, L_0x5e0d3ee95e20;  alias, 1 drivers
v0x5e0d3ee72db0_0 .net "b", 0 0, L_0x5e0d3ee95ec0;  alias, 1 drivers
v0x5e0d3ee72f00_0 .net "carry", 0 0, L_0x5e0d3ee941e0;  alias, 1 drivers
v0x5e0d3ee72fa0_0 .net "sum", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
S_0x5e0d3ee6ed90 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee6eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee940e0 .functor NAND 1, L_0x5e0d3ee95e20, L_0x5e0d3ee95ec0, C4<1>, C4<1>;
v0x5e0d3ee6f490_0 .net "a", 0 0, L_0x5e0d3ee95e20;  alias, 1 drivers
v0x5e0d3ee6f550_0 .net "anandb", 0 0, L_0x5e0d3ee940e0;  1 drivers
v0x5e0d3ee6f640_0 .net "b", 0 0, L_0x5e0d3ee95ec0;  alias, 1 drivers
v0x5e0d3ee6f710_0 .net "out", 0 0, L_0x5e0d3ee941e0;  alias, 1 drivers
S_0x5e0d3ee6f020 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee6ed90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee941e0 .functor NAND 1, L_0x5e0d3ee940e0, L_0x5e0d3ee940e0, C4<1>, C4<1>;
v0x5e0d3ee6f290_0 .net "in", 0 0, L_0x5e0d3ee940e0;  alias, 1 drivers
v0x5e0d3ee6f370_0 .net "out", 0 0, L_0x5e0d3ee941e0;  alias, 1 drivers
S_0x5e0d3ee6f800 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee6eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee72670_0 .net "a", 0 0, L_0x5e0d3ee95e20;  alias, 1 drivers
v0x5e0d3ee72710_0 .net "aAndbNot", 0 0, L_0x5e0d3ee946c0;  1 drivers
v0x5e0d3ee72860_0 .net "aNot", 0 0, L_0x5e0d3ee94290;  1 drivers
v0x5e0d3ee72900_0 .net "b", 0 0, L_0x5e0d3ee95ec0;  alias, 1 drivers
v0x5e0d3ee729a0_0 .net "bAndaNot", 0 0, L_0x5e0d3ee94820;  1 drivers
v0x5e0d3ee72b20_0 .net "bNot", 0 0, L_0x5e0d3ee94450;  1 drivers
v0x5e0d3ee72bc0_0 .net "out", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
S_0x5e0d3ee6fa50 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee6f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee94610 .functor NAND 1, L_0x5e0d3ee95e20, L_0x5e0d3ee94450, C4<1>, C4<1>;
v0x5e0d3ee70150_0 .net "a", 0 0, L_0x5e0d3ee95e20;  alias, 1 drivers
v0x5e0d3ee70220_0 .net "anandb", 0 0, L_0x5e0d3ee94610;  1 drivers
v0x5e0d3ee702f0_0 .net "b", 0 0, L_0x5e0d3ee94450;  alias, 1 drivers
v0x5e0d3ee703c0_0 .net "out", 0 0, L_0x5e0d3ee946c0;  alias, 1 drivers
S_0x5e0d3ee6fce0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee6fa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee946c0 .functor NAND 1, L_0x5e0d3ee94610, L_0x5e0d3ee94610, C4<1>, C4<1>;
v0x5e0d3ee6ff50_0 .net "in", 0 0, L_0x5e0d3ee94610;  alias, 1 drivers
v0x5e0d3ee70030_0 .net "out", 0 0, L_0x5e0d3ee946c0;  alias, 1 drivers
S_0x5e0d3ee704b0 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee6f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee94770 .functor NAND 1, L_0x5e0d3ee94290, L_0x5e0d3ee95ec0, C4<1>, C4<1>;
v0x5e0d3ee70b70_0 .net "a", 0 0, L_0x5e0d3ee94290;  alias, 1 drivers
v0x5e0d3ee70c30_0 .net "anandb", 0 0, L_0x5e0d3ee94770;  1 drivers
v0x5e0d3ee70d20_0 .net "b", 0 0, L_0x5e0d3ee95ec0;  alias, 1 drivers
v0x5e0d3ee70e20_0 .net "out", 0 0, L_0x5e0d3ee94820;  alias, 1 drivers
S_0x5e0d3ee70700 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee704b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94820 .functor NAND 1, L_0x5e0d3ee94770, L_0x5e0d3ee94770, C4<1>, C4<1>;
v0x5e0d3ee70970_0 .net "in", 0 0, L_0x5e0d3ee94770;  alias, 1 drivers
v0x5e0d3ee70a50_0 .net "out", 0 0, L_0x5e0d3ee94820;  alias, 1 drivers
S_0x5e0d3ee70ef0 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee6f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94290 .functor NAND 1, L_0x5e0d3ee95e20, L_0x5e0d3ee95e20, C4<1>, C4<1>;
v0x5e0d3ee71150_0 .net "in", 0 0, L_0x5e0d3ee95e20;  alias, 1 drivers
v0x5e0d3ee71240_0 .net "out", 0 0, L_0x5e0d3ee94290;  alias, 1 drivers
S_0x5e0d3ee71300 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee6f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94450 .functor NAND 1, L_0x5e0d3ee95ec0, L_0x5e0d3ee95ec0, C4<1>, C4<1>;
v0x5e0d3ee71530_0 .net "in", 0 0, L_0x5e0d3ee95ec0;  alias, 1 drivers
v0x5e0d3ee71640_0 .net "out", 0 0, L_0x5e0d3ee94450;  alias, 1 drivers
S_0x5e0d3ee71720 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee6f800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee94ac0 .functor NAND 1, L_0x5e0d3ee94960, L_0x5e0d3ee94a10, C4<1>, C4<1>;
v0x5e0d3ee722c0_0 .net "a", 0 0, L_0x5e0d3ee946c0;  alias, 1 drivers
v0x5e0d3ee72360_0 .net "aNot", 0 0, L_0x5e0d3ee94960;  1 drivers
v0x5e0d3ee72420_0 .net "b", 0 0, L_0x5e0d3ee94820;  alias, 1 drivers
v0x5e0d3ee724c0_0 .net "bNot", 0 0, L_0x5e0d3ee94a10;  1 drivers
v0x5e0d3ee72560_0 .net "out", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
S_0x5e0d3ee719c0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee71720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94960 .functor NAND 1, L_0x5e0d3ee946c0, L_0x5e0d3ee946c0, C4<1>, C4<1>;
v0x5e0d3ee71c30_0 .net "in", 0 0, L_0x5e0d3ee946c0;  alias, 1 drivers
v0x5e0d3ee71d40_0 .net "out", 0 0, L_0x5e0d3ee94960;  alias, 1 drivers
S_0x5e0d3ee71e60 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee71720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94a10 .functor NAND 1, L_0x5e0d3ee94820, L_0x5e0d3ee94820, C4<1>, C4<1>;
v0x5e0d3ee72090_0 .net "in", 0 0, L_0x5e0d3ee94820;  alias, 1 drivers
v0x5e0d3ee721a0_0 .net "out", 0 0, L_0x5e0d3ee94a10;  alias, 1 drivers
S_0x5e0d3ee73080 .scope module, "ha2" "half_adder" 3 18, 3 3 0, S_0x5e0d3ee6e8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x5e0d3ee77170_0 .net "a", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
v0x5e0d3ee77210_0 .net "b", 0 0, L_0x5e0d3ee96300;  alias, 1 drivers
v0x5e0d3ee77360_0 .net "carry", 0 0, L_0x5e0d3ee94c20;  alias, 1 drivers
v0x5e0d3ee77400_0 .net "sum", 0 0, L_0x5e0d3ee955a0;  alias, 1 drivers
S_0x5e0d3ee73310 .scope module, "a1" "and_gate" 3 7, 4 8 0, S_0x5e0d3ee73080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee94b70 .functor NAND 1, L_0x5e0d3ee94ac0, L_0x5e0d3ee96300, C4<1>, C4<1>;
v0x5e0d3ee739f0_0 .net "a", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
v0x5e0d3ee73a90_0 .net "anandb", 0 0, L_0x5e0d3ee94b70;  1 drivers
v0x5e0d3ee73b50_0 .net "b", 0 0, L_0x5e0d3ee96300;  alias, 1 drivers
v0x5e0d3ee73bf0_0 .net "out", 0 0, L_0x5e0d3ee94c20;  alias, 1 drivers
S_0x5e0d3ee73580 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee73310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94c20 .functor NAND 1, L_0x5e0d3ee94b70, L_0x5e0d3ee94b70, C4<1>, C4<1>;
v0x5e0d3ee737f0_0 .net "in", 0 0, L_0x5e0d3ee94b70;  alias, 1 drivers
v0x5e0d3ee738d0_0 .net "out", 0 0, L_0x5e0d3ee94c20;  alias, 1 drivers
S_0x5e0d3ee73ce0 .scope module, "x1" "xor_gate" 3 8, 4 30 0, S_0x5e0d3ee73080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
v0x5e0d3ee76b60_0 .net "a", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
v0x5e0d3ee76c00_0 .net "aAndbNot", 0 0, L_0x5e0d3ee95080;  1 drivers
v0x5e0d3ee76d50_0 .net "aNot", 0 0, L_0x5e0d3ee94d60;  1 drivers
v0x5e0d3ee76df0_0 .net "b", 0 0, L_0x5e0d3ee96300;  alias, 1 drivers
v0x5e0d3ee76e90_0 .net "bAndaNot", 0 0, L_0x5e0d3ee95300;  1 drivers
v0x5e0d3ee77010_0 .net "bNot", 0 0, L_0x5e0d3ee94e10;  1 drivers
v0x5e0d3ee770b0_0 .net "out", 0 0, L_0x5e0d3ee955a0;  alias, 1 drivers
S_0x5e0d3ee73f30 .scope module, "and1" "and_gate" 4 39, 4 8 0, S_0x5e0d3ee73ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee94fd0 .functor NAND 1, L_0x5e0d3ee94ac0, L_0x5e0d3ee94e10, C4<1>, C4<1>;
v0x5e0d3ee74630_0 .net "a", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
v0x5e0d3ee74760_0 .net "anandb", 0 0, L_0x5e0d3ee94fd0;  1 drivers
v0x5e0d3ee74850_0 .net "b", 0 0, L_0x5e0d3ee94e10;  alias, 1 drivers
v0x5e0d3ee74920_0 .net "out", 0 0, L_0x5e0d3ee95080;  alias, 1 drivers
S_0x5e0d3ee741c0 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee73f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee95080 .functor NAND 1, L_0x5e0d3ee94fd0, L_0x5e0d3ee94fd0, C4<1>, C4<1>;
v0x5e0d3ee74430_0 .net "in", 0 0, L_0x5e0d3ee94fd0;  alias, 1 drivers
v0x5e0d3ee74510_0 .net "out", 0 0, L_0x5e0d3ee95080;  alias, 1 drivers
S_0x5e0d3ee74a10 .scope module, "and2" "and_gate" 4 40, 4 8 0, S_0x5e0d3ee73ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee951c0 .functor NAND 1, L_0x5e0d3ee94d60, L_0x5e0d3ee96300, C4<1>, C4<1>;
v0x5e0d3ee75080_0 .net "a", 0 0, L_0x5e0d3ee94d60;  alias, 1 drivers
v0x5e0d3ee75140_0 .net "anandb", 0 0, L_0x5e0d3ee951c0;  1 drivers
v0x5e0d3ee75230_0 .net "b", 0 0, L_0x5e0d3ee96300;  alias, 1 drivers
v0x5e0d3ee75330_0 .net "out", 0 0, L_0x5e0d3ee95300;  alias, 1 drivers
S_0x5e0d3ee74c10 .scope module, "not1" "not_gate" 4 15, 4 1 0, S_0x5e0d3ee74a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee95300 .functor NAND 1, L_0x5e0d3ee951c0, L_0x5e0d3ee951c0, C4<1>, C4<1>;
v0x5e0d3ee74e80_0 .net "in", 0 0, L_0x5e0d3ee951c0;  alias, 1 drivers
v0x5e0d3ee74f60_0 .net "out", 0 0, L_0x5e0d3ee95300;  alias, 1 drivers
S_0x5e0d3ee75400 .scope module, "not1" "not_gate" 4 36, 4 1 0, S_0x5e0d3ee73ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94d60 .functor NAND 1, L_0x5e0d3ee94ac0, L_0x5e0d3ee94ac0, C4<1>, C4<1>;
v0x5e0d3ee75660_0 .net "in", 0 0, L_0x5e0d3ee94ac0;  alias, 1 drivers
v0x5e0d3ee75700_0 .net "out", 0 0, L_0x5e0d3ee94d60;  alias, 1 drivers
S_0x5e0d3ee757f0 .scope module, "not2" "not_gate" 4 37, 4 1 0, S_0x5e0d3ee73ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee94e10 .functor NAND 1, L_0x5e0d3ee96300, L_0x5e0d3ee96300, C4<1>, C4<1>;
v0x5e0d3ee75a20_0 .net "in", 0 0, L_0x5e0d3ee96300;  alias, 1 drivers
v0x5e0d3ee75b30_0 .net "out", 0 0, L_0x5e0d3ee94e10;  alias, 1 drivers
S_0x5e0d3ee75c10 .scope module, "or1" "or_gate" 4 42, 4 18 0, S_0x5e0d3ee73ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee955a0 .functor NAND 1, L_0x5e0d3ee95440, L_0x5e0d3ee954f0, C4<1>, C4<1>;
v0x5e0d3ee767b0_0 .net "a", 0 0, L_0x5e0d3ee95080;  alias, 1 drivers
v0x5e0d3ee76850_0 .net "aNot", 0 0, L_0x5e0d3ee95440;  1 drivers
v0x5e0d3ee76910_0 .net "b", 0 0, L_0x5e0d3ee95300;  alias, 1 drivers
v0x5e0d3ee769b0_0 .net "bNot", 0 0, L_0x5e0d3ee954f0;  1 drivers
v0x5e0d3ee76a50_0 .net "out", 0 0, L_0x5e0d3ee955a0;  alias, 1 drivers
S_0x5e0d3ee75eb0 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee75c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee95440 .functor NAND 1, L_0x5e0d3ee95080, L_0x5e0d3ee95080, C4<1>, C4<1>;
v0x5e0d3ee76120_0 .net "in", 0 0, L_0x5e0d3ee95080;  alias, 1 drivers
v0x5e0d3ee76230_0 .net "out", 0 0, L_0x5e0d3ee95440;  alias, 1 drivers
S_0x5e0d3ee76350 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee75c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee954f0 .functor NAND 1, L_0x5e0d3ee95300, L_0x5e0d3ee95300, C4<1>, C4<1>;
v0x5e0d3ee76580_0 .net "in", 0 0, L_0x5e0d3ee95300;  alias, 1 drivers
v0x5e0d3ee76690_0 .net "out", 0 0, L_0x5e0d3ee954f0;  alias, 1 drivers
S_0x5e0d3ee77530 .scope module, "or1" "or_gate" 3 20, 4 18 0, S_0x5e0d3ee6e8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_0x5e0d3ee95a60 .functor NAND 1, L_0x5e0d3ee956e0, L_0x5e0d3ee958a0, C4<1>, C4<1>;
v0x5e0d3ee77fe0_0 .net "a", 0 0, L_0x5e0d3ee941e0;  alias, 1 drivers
v0x5e0d3ee78110_0 .net "aNot", 0 0, L_0x5e0d3ee956e0;  1 drivers
v0x5e0d3ee781d0_0 .net "b", 0 0, L_0x5e0d3ee94c20;  alias, 1 drivers
v0x5e0d3ee78300_0 .net "bNot", 0 0, L_0x5e0d3ee958a0;  1 drivers
v0x5e0d3ee783d0_0 .net "out", 0 0, L_0x5e0d3ee95a60;  alias, 1 drivers
S_0x5e0d3ee77780 .scope module, "not1" "not_gate" 4 24, 4 1 0, S_0x5e0d3ee77530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee956e0 .functor NAND 1, L_0x5e0d3ee941e0, L_0x5e0d3ee941e0, C4<1>, C4<1>;
v0x5e0d3ee779f0_0 .net "in", 0 0, L_0x5e0d3ee941e0;  alias, 1 drivers
v0x5e0d3ee77ab0_0 .net "out", 0 0, L_0x5e0d3ee956e0;  alias, 1 drivers
S_0x5e0d3ee77bd0 .scope module, "not2" "not_gate" 4 25, 4 1 0, S_0x5e0d3ee77530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
L_0x5e0d3ee958a0 .functor NAND 1, L_0x5e0d3ee94c20, L_0x5e0d3ee94c20, C4<1>, C4<1>;
v0x5e0d3ee77e00_0 .net "in", 0 0, L_0x5e0d3ee94c20;  alias, 1 drivers
v0x5e0d3ee77ec0_0 .net "out", 0 0, L_0x5e0d3ee958a0;  alias, 1 drivers
    .scope S_0x5e0d3ed9c300;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "inc16.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5e0d3ed9c300 {0 0 0};
    %pushi/vec4 100, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 14 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5e0d3ee79130_0, 0, 16;
    %delay 10, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "circuits/inc16_tb.v";
    "./circuits/adders.v";
    "./basics/elementary_gates.v";
