Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep 12 18:52:20 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   94          inf        0.000                      0                   94           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.844ns (55.025%)  route 3.959ns (44.975%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.973     4.276    compressor/chain2_0/lut6_2_inst7/I0
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst7/LUT6/I0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.234     4.510 r  compressor/chain2_0/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[7]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.809 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.809    compressor/chain2_0/carryout[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.043 r  compressor/chain2_0/carry4_inst2/O[3]
                         net (fo=1, routed)           1.353     6.396    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.803 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.803    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 4.838ns (55.093%)  route 3.944ns (44.907%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.973     4.276    compressor/chain2_0/lut6_2_inst7/I0
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst7/LUT6/I0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.234     4.510 r  compressor/chain2_0/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[7]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.809 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.809    compressor/chain2_0/carryout[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.039 r  compressor/chain2_0/carry4_inst2/O[1]
                         net (fo=1, routed)           1.337     6.377    dst9_OBUF[0]
    T11                                                               r  dst9_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.405     8.782 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.782    dst9[0]
    T11                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.808ns (54.875%)  route 3.954ns (45.125%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.973     4.276    compressor/chain2_0/lut6_2_inst7/I0
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst7/LUT6/I0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.234     4.510 r  compressor/chain2_0/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[7]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.809 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.809    compressor/chain2_0/carryout[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.990 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=1, routed)           1.347     6.338    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.761 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.761    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.662ns  (logic 4.770ns (55.067%)  route 3.892ns (44.933%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.973     4.276    compressor/chain2_0/lut6_2_inst7/I0
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst7/LUT6/I0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.234     4.510 r  compressor/chain2_0/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[7]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.809 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.809    compressor/chain2_0/carryout[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.968 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.286     6.254    dst8_OBUF[0]
    U11                                                               r  dst8_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     8.662 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.662    dst8[0]
    U11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 4.564ns (52.880%)  route 4.067ns (47.120%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.973     4.276    compressor/chain2_0/lut6_2_inst7/I0
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut6_2_inst7/LUT6/I0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.234     4.510 r  compressor/chain2_0/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     4.510    compressor/chain2_0/prop[7]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[3]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.809 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.809    compressor/chain2_0/carryout[7]
    SLICE_X1Y59                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.898 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.461     6.359    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.272     8.631 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.631    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.813ns (56.599%)  route 3.690ns (43.401%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.857     4.160    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.234     4.394 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.394    compressor/chain2_0/prop[5]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.871 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.201     6.071    dst7_OBUF[0]
    U12                                                               r  dst7_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     8.503 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.503    dst7[0]
    U12                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.756ns (56.366%)  route 3.682ns (43.634%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.857     4.160    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.234     4.394 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.394    compressor/chain2_0/prop[5]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.826 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.192     6.018    dst6_OBUF[0]
    V12                                                               r  dst6_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420     8.437 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.437    dst6[0]
    V12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.496ns (54.967%)  route 3.684ns (45.033%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.303 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.857     4.160    compressor/chain2_0/lut6_2_inst6_0[3]
    SLICE_X1Y58                                                       r  compressor/chain2_0/lut4_prop5/I0
    SLICE_X1Y58          LUT4 (Prop_lut4_I0_O)        0.234     4.394 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.394    compressor/chain2_0/prop[5]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     4.563 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.194     5.757    dst5_OBUF[0]
    V10                                                               r  dst5_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     8.180 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.180    dst5[0]
    V10                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.457ns (56.867%)  route 3.381ns (43.133%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.995 r  compressor/chain1_0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.553     3.548    compressor/chain2_0/lut6_2_inst6_0[1]
    SLICE_X1Y57                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.225     3.773 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.773    compressor/chain2_0/prop[3]
    SLICE_X1Y57                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.072 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     4.072    compressor/chain2_0/carryout[3]
    SLICE_X1Y58                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.231 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.195     5.426    dst4_OBUF[0]
    V11                                                               r  dst4_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     7.838 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.838    dst4[0]
    V11                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 4.180ns (55.150%)  route 3.399ns (44.850%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.815     1.208    compressor/chain0_0/lut6_2_inst1/I0
    SLICE_X2Y63                                                       r  compressor/chain0_0/lut6_2_inst1/LUT6/I0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.097     1.305 r  compressor/chain0_0/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.305    compressor/chain0_0/prop[1]
    SLICE_X2Y63                                                       r  compressor/chain0_0/carry4_inst0/S[1]
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     1.786 r  compressor/chain0_0/carry4_inst0/O[3]
                         net (fo=6, routed)           0.818     2.604    compressor/chain1_0/dst[0]
    SLICE_X1Y60                                                       r  compressor/chain1_0/lut5_prop1/I2
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.222     2.826 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.826    compressor/chain1_0/lut5_prop1_n_0
    SLICE_X1Y60                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     2.995 r  compressor/chain1_0/carry4_inst0/O[1]
                         net (fo=2, routed)           0.553     3.548    compressor/chain2_0/lut6_2_inst6_0[1]
    SLICE_X1Y57                                                       r  compressor/chain2_0/lut2_prop3/I0
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.225     3.773 r  compressor/chain2_0/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.773    compressor/chain2_0/prop[3]
    SLICE_X1Y57                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     3.960 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.213     5.173    dst3_OBUF[0]
    U14                                                               r  dst3_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     7.579 r  dst3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.579    dst3[0]
    U14                                                               r  dst3[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.164ns (69.737%)  route 0.071ns (30.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE                         0.000     0.000 r  src0_reg[2]/C
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src0_reg[2]/Q
                         net (fo=5, routed)           0.071     0.235    src0[2]
    SLICE_X3Y63          FDRE                                         r  src0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[2]/Q
                         net (fo=2, routed)           0.109     0.250    src3[2]
    SLICE_X3Y60          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.211%)  route 0.110ns (43.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src0_reg[0]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    src0[0]
    SLICE_X2Y63          FDRE                                         r  src0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  src5_reg[3]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src5[3]
    SLICE_X4Y60          FDRE                                         r  src5_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.737%)  route 0.117ns (45.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src3_reg[0]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[0]/Q
                         net (fo=2, routed)           0.117     0.258    src3[0]
    SLICE_X3Y63          FDRE                                         r  src3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.337%)  route 0.131ns (50.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  src5_reg[4]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[4]/Q
                         net (fo=5, routed)           0.131     0.259    src5[4]
    SLICE_X4Y61          FDRE                                         r  src5_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.054%)  route 0.133ns (50.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  src3_reg[6]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[6]/Q
                         net (fo=5, routed)           0.133     0.261    src3[6]
    SLICE_X3Y60          FDRE                                         r  src3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.045%)  route 0.133ns (50.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.133     0.261    src6[4]
    SLICE_X3Y64          FDRE                                         r  src6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.870%)  route 0.121ns (46.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.121     0.262    src5[1]
    SLICE_X4Y61          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.369%)  route 0.137ns (51.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.137     0.265    src7[4]
    SLICE_X4Y61          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------





