all: TB

TB: TestBench.v ../Collaterals.v ../Definitions.v ../ROM.v ../IF/InstructionFetch.v ../ID/InstructionDecode.v ../EXC/execution.v ../MEM/Memory.v
	iverilog -o Pipeline.test ../Collaterals.v ../Definitions.v ../ROM.v ../IF/InstructionFetch.v ../ID/InstructionDecode.v ../EXC/execution.v ../MEM/Memory.v TestBench.v
	./Pipeline.test
	gtkwave Pipeline.vcd Pipeline.gtkw
