INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/rndGaussGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rndGaussGen2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rndGaussGen2'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'rndgaussgen2' [C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen2_TB.vhd:6]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rndGaussGen_TB'
ERROR: [VRFC 10-719] formal port/generic <enable> is not declared in <rndgaussgen2> [C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd:17]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd:10]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen_TB.vhd' ignored due to errors
