$date
	Sun Oct 02 00:20:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module divideby13_tb $end
$var event 1 ! watchdog $end
$var event 1 " tb_cycle_update $end
$var event 1 # reset_divby13 $end
$var event 1 $ error $end
$var event 1 % case_2 $end
$var wire 1 & sys_clock_by_13 $end
$var reg 1 ' reset $end
$var reg 1 ( sys_clock $end
$var integer 32 ) tb_cycle_number [31:0] $end
$var integer 32 * total_errors [31:0] $end
$scope module dvt $end
$var wire 1 ' reset $end
$var wire 1 ( sys_clock $end
$var wire 1 & sys_clock_by_13 $end
$var wire 1 + clk_2 $end
$var wire 1 , clk_1 $end
$var reg 4 - temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
0,
0+
b0 *
b1 )
0(
0'
0&
1%
1$
1#
1"
1!
$end
#5
1(
#10
1%
b11 )
0(
1"
1'
#15
b1 -
1(
#20
0(
#25
b10 -
1(
#30
0(
#35
b11 -
1(
#40
0(
#45
b100 -
1(
#50
0(
#55
b101 -
1(
#60
0(
#65
b110 -
1(
#70
0(
#75
1+
b111 -
1(
#80
0(
#85
1&
b1000 -
1(
#90
0(
#95
b1001 -
1(
#100
0(
#105
b1010 -
1(
#110
0(
#115
b1011 -
1(
#120
0(
#125
1,
b1100 -
1(
#130
0(
#135
0&
0,
0+
b0 -
1(
#140
0(
#145
b1 -
1(
#150
0(
#155
b10 -
1(
#160
0(
#165
b11 -
1(
#170
0(
#175
b100 -
1(
#180
0(
#185
b101 -
1(
#190
0(
#195
b110 -
1(
#200
0(
#205
1+
b111 -
1(
#210
0(
#215
1&
b1000 -
1(
#220
0(
#225
b1001 -
1(
#230
0(
#235
b1010 -
1(
#240
0(
#245
b1011 -
1(
#250
0(
#255
1,
b1100 -
1(
#260
0(
#265
0&
0,
0+
b0 -
1(
#270
0(
#275
b1 -
1(
#280
0(
#285
b10 -
1(
#290
0(
#295
b11 -
1(
#300
0(
1!
