vendor_name = ModelSim
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/bcd.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaAnd.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr2.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr3.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr4.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr6.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/Waveform.vwf
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/PortaOr7.vhd
source_file = 1, C:/Users/enioa/Desktop/Aulas/Lab-2-SD/circuito_bcd/db/bcd.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = bcd
instance = comp, \a~I , a, bcd, 1
instance = comp, \d~I , d, bcd, 1
instance = comp, \b~I , b, bcd, 1
instance = comp, \c~I , c, bcd, 1
instance = comp, \u3|saida~0 , u3|saida~0, bcd, 1
instance = comp, \u6|saida~0 , u6|saida~0, bcd, 1
instance = comp, \u70|saida~0 , u70|saida~0, bcd, 1
instance = comp, \u11|saida~0 , u11|saida~0, bcd, 1
instance = comp, \u18|saida~0 , u18|saida~0, bcd, 1
instance = comp, \u23|saida~0 , u23|saida~0, bcd, 1
instance = comp, \u27|saida~0 , u27|saida~0, bcd, 1
instance = comp, \s0~I , s0, bcd, 1
instance = comp, \s1~I , s1, bcd, 1
instance = comp, \s2~I , s2, bcd, 1
instance = comp, \s3~I , s3, bcd, 1
instance = comp, \s4~I , s4, bcd, 1
instance = comp, \s5~I , s5, bcd, 1
instance = comp, \s6~I , s6, bcd, 1
