config,None,data_width,256
config,None,depth,4096
signal,0,__main___reset_n,1
signal,0,__main___error,1
signal,0,__main___halt,1
signal,0,__main___debug,1
signal,0,__main___regs0,64
signal,0,__main___regs1,64
signal,0,__main___ethmac_source_valid,1
signal,0,__main___ethmac_source_ready,1
signal,0,__main___ethmac_source_first,1
signal,0,__main___ethmac_source_last,1
signal,0,__main___ethmac_source_payload_data,8
signal,0,__main___ethmac_source_payload_last_be,1
signal,0,__main___ethmac_source_payload_error,1
signal,0,__main___ethmac_sink_valid,1
signal,0,__main___ethmac_sink_ready,1
signal,0,__main___ethmac_sink_first,1
signal,0,__main___ethmac_sink_last,1
signal,0,__main___ethmac_sink_payload_data,8
signal,0,__main___ethmac_sink_payload_last_be,1
signal,0,__main___ethmac_sink_payload_error,1
signal,0,__main___sink_sink_valid,1
signal,0,__main___sink_sink_ready,1
signal,0,__main___sink_sink_first,1
signal,0,__main___sink_sink_last,1
signal,0,__main___sink_sink_payload_data,8
signal,0,__main___sink_sink_payload_last_be,1
signal,0,__main___sink_sink_payload_error,1
signal,0,__main___data_stb,1
signal,0,__main___data_ack1,1
signal,0,__main___data_dat_w0,64
signal,0,__main___data_ww,4
signal,0,__main___data_we0,1
signal,0,__main___data_adr1,11
