# Design: Design CAD Proejct2 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/main.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/main.vhd
# Compile Entity "Single_port_RAM_VHDL"
# Compile Architecture "Behavioral" of Entity "Single_port_RAM_VHDL"
# Top-level unit(s) detected:
# Entity => Single_port_RAM_VHDL
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/TestBench/single_port_ram_vhdl_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/TestBench/single_port_ram_vhdl_TB.vhd
# Compile Entity "Single_port_RAM_VHDL_TB"
# Compile Architecture "Behavioral" of Entity "Single_port_RAM_VHDL_TB"
# Error: COMP96_0078: TestBench/single_port_ram_vhdl_TB.vhd : (19, 23): Unknown identifier "unsigned".
# Error: COMP96_0064: TestBench/single_port_ram_vhdl_TB.vhd : (19, 23): Unknown type.
# Error: COMP96_0078: TestBench/single_port_ram_vhdl_TB.vhd : (71, 20): Unknown identifier "to_unsigned".
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/TestBench/single_port_ram_vhdl_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/TestBench/single_port_ram_vhdl_TB.vhd
# Compile Entity "single_port_ram_vhdl_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "single_port_ram_vhdl_tb"
# Compile Configuration "TESTBENCH_FOR_single_port_ram_vhdl"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/TestBench/single_port_ram_vhdl_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/TestBench/single_port_ram_vhdl_TB.vhd
# Compile Entity "Single_port_RAM_TB"
# Compile Architecture "Behavioral" of Entity "Single_port_RAM_TB"
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (19, 3): Keyword 'begin' expected.
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (20, 3): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (88, 19): Keyword 'is' expected.
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (88, 19): Keyword 'end' expected.
# Error: COMP96_0015: TestBench/single_port_ram_vhdl_TB.vhd : (88, 19): ';' expected.
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (88, 20): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/TestBench/single_port_ram_vhdl_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/TestBench/single_port_ram_vhdl_TB.vhd
# Compile Entity "Single_port_RAM_TB"
# Compile Architecture "Behavioral" of Entity "Single_port_RAM_TB"
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (87, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (89, 3): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): Keyword 'is' expected.
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): Keyword 'end' expected.
# Error: COMP96_0015: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): ';' expected.
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (89, 20): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work CAD_Proejct2 -2002  $dsn/src/TestBench/single_port_ram_vhdl_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/lenovo/Desktop/cad final/CAD Project 2/Project2/CAD Proejct2/src/TestBench/single_port_ram_vhdl_TB.vhd
# Compile Entity "Single_port_RAM_TB"
# Compile Architecture "Behavioral" of Entity "Single_port_RAM_TB"
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (87, 1): Design unit declaration expected.
# Compile Entity "work"
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): Keyword 'is' expected.
# Error: COMP96_0019: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): Keyword 'end' expected.
# Error: COMP96_0015: TestBench/single_port_ram_vhdl_TB.vhd : (89, 19): ';' expected.
# Error: COMP96_0016: TestBench/single_port_ram_vhdl_TB.vhd : (89, 20): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  63.0 [ms]
