ARM GAS  /tmp/ccELDzym.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB216:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccELDzym.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccELDzym.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE216:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB217:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccELDzym.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 88 3 is_stmt 1 view .LVU16
 110              		.loc 1 88 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 89 3 is_stmt 1 view .LVU18
 118              		.loc 1 89 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 89 5 view .LVU20
 121 0012 03F18043 		add	r3, r3, #1073741824
 122 0016 03F59033 		add	r3, r3, #73728
 123 001a 9A42     		cmp	r2, r3
 124 001c 01D0     		beq	.L9
 125              	.LVL1:
 126              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 100:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 101:Core/Src/stm32f4xx_hal_msp.c ****     */
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/ccELDzym.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 119:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 120:Core/Src/stm32f4xx_hal_msp.c ****     {
 121:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 122:Core/Src/stm32f4xx_hal_msp.c ****     }
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 129:Core/Src/stm32f4xx_hal_msp.c ****   }
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 131 1 view .LVU21
 128 001e 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL2:
 135              	.L9:
 136              	.LCFI5:
 137              		.cfi_restore_state
 138              		.loc 1 131 1 view .LVU22
 139 0022 0446     		mov	r4, r0
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 95 5 is_stmt 1 view .LVU23
 141              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 95 5 view .LVU24
 143 0024 0025     		movs	r5, #0
 144 0026 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU25
 146 0028 03F58C33 		add	r3, r3, #71680
 147 002c 5A6C     		ldr	r2, [r3, #68]
 148 002e 42F48072 		orr	r2, r2, #256
 149 0032 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU26
 151 0034 5A6C     		ldr	r2, [r3, #68]
 152 0036 02F48072 		and	r2, r2, #256
 153 003a 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccELDzym.s 			page 6


  95:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 95 5 view .LVU27
 155 003c 019A     		ldr	r2, [sp, #4]
 156              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 95 5 view .LVU28
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 97 5 view .LVU29
 159              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU30
 161 003e 0295     		str	r5, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 97 5 view .LVU31
 163 0040 1A6B     		ldr	r2, [r3, #48]
 164 0042 42F00102 		orr	r2, r2, #1
 165 0046 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 97 5 view .LVU32
 167 0048 1B6B     		ldr	r3, [r3, #48]
 168 004a 03F00103 		and	r3, r3, #1
 169 004e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 97 5 view .LVU33
 171 0050 029B     		ldr	r3, [sp, #8]
 172              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 97 5 view .LVU34
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 175              		.loc 1 102 25 is_stmt 0 view .LVU36
 176 0052 0323     		movs	r3, #3
 177 0054 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 103 5 is_stmt 1 view .LVU37
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 103 26 is_stmt 0 view .LVU38
 180 0056 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 104 5 is_stmt 1 view .LVU39
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 104 26 is_stmt 0 view .LVU40
 183 0058 0595     		str	r5, [sp, #20]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 184              		.loc 1 105 5 is_stmt 1 view .LVU41
 185 005a 03A9     		add	r1, sp, #12
 186 005c 1048     		ldr	r0, .L11
 187              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 188              		.loc 1 105 5 is_stmt 0 view .LVU42
 189 005e FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 191              		.loc 1 109 5 is_stmt 1 view .LVU43
 109:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 192              		.loc 1 109 24 is_stmt 0 view .LVU44
ARM GAS  /tmp/ccELDzym.s 			page 7


 193 0062 1048     		ldr	r0, .L11+4
 194 0064 104B     		ldr	r3, .L11+8
 195 0066 0360     		str	r3, [r0]
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 196              		.loc 1 110 5 is_stmt 1 view .LVU45
 110:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 197              		.loc 1 110 28 is_stmt 0 view .LVU46
 198 0068 4560     		str	r5, [r0, #4]
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 199              		.loc 1 111 5 is_stmt 1 view .LVU47
 111:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 200              		.loc 1 111 30 is_stmt 0 view .LVU48
 201 006a 8560     		str	r5, [r0, #8]
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 202              		.loc 1 112 5 is_stmt 1 view .LVU49
 112:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 203              		.loc 1 112 30 is_stmt 0 view .LVU50
 204 006c C560     		str	r5, [r0, #12]
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 205              		.loc 1 113 5 is_stmt 1 view .LVU51
 113:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 206              		.loc 1 113 27 is_stmt 0 view .LVU52
 207 006e 4FF48063 		mov	r3, #1024
 208 0072 0361     		str	r3, [r0, #16]
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 209              		.loc 1 114 5 is_stmt 1 view .LVU53
 114:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 210              		.loc 1 114 40 is_stmt 0 view .LVU54
 211 0074 4FF40063 		mov	r3, #2048
 212 0078 4361     		str	r3, [r0, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 213              		.loc 1 115 5 is_stmt 1 view .LVU55
 115:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 214              		.loc 1 115 37 is_stmt 0 view .LVU56
 215 007a 4FF40053 		mov	r3, #8192
 216 007e 8361     		str	r3, [r0, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 217              		.loc 1 116 5 is_stmt 1 view .LVU57
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 218              		.loc 1 116 25 is_stmt 0 view .LVU58
 219 0080 4FF48073 		mov	r3, #256
 220 0084 C361     		str	r3, [r0, #28]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 221              		.loc 1 117 5 is_stmt 1 view .LVU59
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 222              		.loc 1 117 29 is_stmt 0 view .LVU60
 223 0086 0562     		str	r5, [r0, #32]
 118:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 224              		.loc 1 118 5 is_stmt 1 view .LVU61
 118:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 225              		.loc 1 118 29 is_stmt 0 view .LVU62
 226 0088 4562     		str	r5, [r0, #36]
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 227              		.loc 1 119 5 is_stmt 1 view .LVU63
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 228              		.loc 1 119 9 is_stmt 0 view .LVU64
 229 008a FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  /tmp/ccELDzym.s 			page 8


 230              	.LVL5:
 119:Core/Src/stm32f4xx_hal_msp.c ****     {
 231              		.loc 1 119 8 view .LVU65
 232 008e 18B9     		cbnz	r0, .L10
 233              	.L7:
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 234              		.loc 1 124 5 is_stmt 1 view .LVU66
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 124 5 view .LVU67
 236 0090 044B     		ldr	r3, .L11+4
 237 0092 A363     		str	r3, [r4, #56]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 238              		.loc 1 124 5 view .LVU68
 239 0094 9C63     		str	r4, [r3, #56]
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 124 5 view .LVU69
 241              		.loc 1 131 1 is_stmt 0 view .LVU70
 242 0096 C2E7     		b	.L5
 243              	.L10:
 121:Core/Src/stm32f4xx_hal_msp.c ****     }
 244              		.loc 1 121 7 is_stmt 1 view .LVU71
 245 0098 FFF7FEFF 		bl	Error_Handler
 246              	.LVL6:
 247 009c F8E7     		b	.L7
 248              	.L12:
 249 009e 00BF     		.align	2
 250              	.L11:
 251 00a0 00000240 		.word	1073872896
 252 00a4 00000000 		.word	hdma_adc1
 253 00a8 10640240 		.word	1073898512
 254              		.cfi_endproc
 255              	.LFE217:
 257              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_ADC_MspDeInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv4-sp-d16
 265              	HAL_ADC_MspDeInit:
 266              	.LVL7:
 267              	.LFB218:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c **** /**
 134:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 135:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 136:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 137:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 138:Core/Src/stm32f4xx_hal_msp.c **** */
 139:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 140:Core/Src/stm32f4xx_hal_msp.c **** {
 268              		.loc 1 140 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 141:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 272              		.loc 1 141 3 view .LVU73
ARM GAS  /tmp/ccELDzym.s 			page 9


 273              		.loc 1 141 10 is_stmt 0 view .LVU74
 274 0000 0268     		ldr	r2, [r0]
 275              		.loc 1 141 5 view .LVU75
 276 0002 094B     		ldr	r3, .L20
 277 0004 9A42     		cmp	r2, r3
 278 0006 00D0     		beq	.L19
 279 0008 7047     		bx	lr
 280              	.L19:
 140:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 281              		.loc 1 140 1 view .LVU76
 282 000a 10B5     		push	{r4, lr}
 283              	.LCFI6:
 284              		.cfi_def_cfa_offset 8
 285              		.cfi_offset 4, -8
 286              		.cfi_offset 14, -4
 287 000c 0446     		mov	r4, r0
 142:Core/Src/stm32f4xx_hal_msp.c ****   {
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 288              		.loc 1 147 5 is_stmt 1 view .LVU77
 289 000e 074A     		ldr	r2, .L20+4
 290 0010 536C     		ldr	r3, [r2, #68]
 291 0012 23F48073 		bic	r3, r3, #256
 292 0016 5364     		str	r3, [r2, #68]
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 150:Core/Src/stm32f4xx_hal_msp.c ****     PA0     ------> ADC1_IN0
 151:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 152:Core/Src/stm32f4xx_hal_msp.c ****     */
 153:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 293              		.loc 1 153 5 view .LVU78
 294 0018 0321     		movs	r1, #3
 295 001a 0548     		ldr	r0, .L20+8
 296              	.LVL8:
 297              		.loc 1 153 5 is_stmt 0 view .LVU79
 298 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 299              	.LVL9:
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 300              		.loc 1 156 5 is_stmt 1 view .LVU80
 301 0020 A06B     		ldr	r0, [r4, #56]
 302 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 303              	.LVL10:
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c ****   }
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c **** }
 304              		.loc 1 162 1 is_stmt 0 view .LVU81
 305 0026 10BD     		pop	{r4, pc}
 306              	.LVL11:
 307              	.L21:
ARM GAS  /tmp/ccELDzym.s 			page 10


 308              		.loc 1 162 1 view .LVU82
 309              		.align	2
 310              	.L20:
 311 0028 00200140 		.word	1073815552
 312 002c 00380240 		.word	1073887232
 313 0030 00000240 		.word	1073872896
 314              		.cfi_endproc
 315              	.LFE218:
 317              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 318              		.align	1
 319              		.global	HAL_CAN_MspInit
 320              		.syntax unified
 321              		.thumb
 322              		.thumb_func
 323              		.fpu fpv4-sp-d16
 325              	HAL_CAN_MspInit:
 326              	.LVL12:
 327              	.LFB219:
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** /**
 165:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 166:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 167:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 168:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 169:Core/Src/stm32f4xx_hal_msp.c **** */
 170:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 171:Core/Src/stm32f4xx_hal_msp.c **** {
 328              		.loc 1 171 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 32
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		.loc 1 171 1 is_stmt 0 view .LVU84
 333 0000 10B5     		push	{r4, lr}
 334              	.LCFI7:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 4, -8
 337              		.cfi_offset 14, -4
 338 0002 88B0     		sub	sp, sp, #32
 339              	.LCFI8:
 340              		.cfi_def_cfa_offset 40
 172:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 341              		.loc 1 172 3 is_stmt 1 view .LVU85
 342              		.loc 1 172 20 is_stmt 0 view .LVU86
 343 0004 0023     		movs	r3, #0
 344 0006 0393     		str	r3, [sp, #12]
 345 0008 0493     		str	r3, [sp, #16]
 346 000a 0593     		str	r3, [sp, #20]
 347 000c 0693     		str	r3, [sp, #24]
 348 000e 0793     		str	r3, [sp, #28]
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 349              		.loc 1 173 3 is_stmt 1 view .LVU87
 350              		.loc 1 173 10 is_stmt 0 view .LVU88
 351 0010 0268     		ldr	r2, [r0]
 352              		.loc 1 173 5 view .LVU89
 353 0012 1D4B     		ldr	r3, .L26
 354 0014 9A42     		cmp	r2, r3
 355 0016 01D0     		beq	.L25
ARM GAS  /tmp/ccELDzym.s 			page 11


 356              	.LVL13:
 357              	.L22:
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 183:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 184:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 190:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 200:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 201:Core/Src/stm32f4xx_hal_msp.c ****   }
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c **** }
 358              		.loc 1 203 1 view .LVU90
 359 0018 08B0     		add	sp, sp, #32
 360              	.LCFI9:
 361              		.cfi_remember_state
 362              		.cfi_def_cfa_offset 8
 363              		@ sp needed
 364 001a 10BD     		pop	{r4, pc}
 365              	.LVL14:
 366              	.L25:
 367              	.LCFI10:
 368              		.cfi_restore_state
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 369              		.loc 1 179 5 is_stmt 1 view .LVU91
 370              	.LBB6:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 371              		.loc 1 179 5 view .LVU92
 372 001c 0024     		movs	r4, #0
 373 001e 0194     		str	r4, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 374              		.loc 1 179 5 view .LVU93
 375 0020 03F5EA33 		add	r3, r3, #119808
 376 0024 1A6C     		ldr	r2, [r3, #64]
 377 0026 42F00072 		orr	r2, r2, #33554432
 378 002a 1A64     		str	r2, [r3, #64]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccELDzym.s 			page 12


 379              		.loc 1 179 5 view .LVU94
 380 002c 1A6C     		ldr	r2, [r3, #64]
 381 002e 02F00072 		and	r2, r2, #33554432
 382 0032 0192     		str	r2, [sp, #4]
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 383              		.loc 1 179 5 view .LVU95
 384 0034 019A     		ldr	r2, [sp, #4]
 385              	.LBE6:
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 386              		.loc 1 179 5 view .LVU96
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 387              		.loc 1 181 5 view .LVU97
 388              	.LBB7:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 389              		.loc 1 181 5 view .LVU98
 390 0036 0294     		str	r4, [sp, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 391              		.loc 1 181 5 view .LVU99
 392 0038 1A6B     		ldr	r2, [r3, #48]
 393 003a 42F00102 		orr	r2, r2, #1
 394 003e 1A63     		str	r2, [r3, #48]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 395              		.loc 1 181 5 view .LVU100
 396 0040 1B6B     		ldr	r3, [r3, #48]
 397 0042 03F00103 		and	r3, r3, #1
 398 0046 0293     		str	r3, [sp, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 399              		.loc 1 181 5 view .LVU101
 400 0048 029B     		ldr	r3, [sp, #8]
 401              	.LBE7:
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 402              		.loc 1 181 5 view .LVU102
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 403              		.loc 1 186 5 view .LVU103
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 186 25 is_stmt 0 view .LVU104
 405 004a 4FF4C053 		mov	r3, #6144
 406 004e 0393     		str	r3, [sp, #12]
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 187 5 is_stmt 1 view .LVU105
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 187 26 is_stmt 0 view .LVU106
 409 0050 0223     		movs	r3, #2
 410 0052 0493     		str	r3, [sp, #16]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 411              		.loc 1 188 5 is_stmt 1 view .LVU107
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 412              		.loc 1 188 26 is_stmt 0 view .LVU108
 413 0054 0594     		str	r4, [sp, #20]
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 414              		.loc 1 189 5 is_stmt 1 view .LVU109
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 415              		.loc 1 189 27 is_stmt 0 view .LVU110
 416 0056 0323     		movs	r3, #3
 417 0058 0693     		str	r3, [sp, #24]
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 418              		.loc 1 190 5 is_stmt 1 view .LVU111
ARM GAS  /tmp/ccELDzym.s 			page 13


 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 419              		.loc 1 190 31 is_stmt 0 view .LVU112
 420 005a 0923     		movs	r3, #9
 421 005c 0793     		str	r3, [sp, #28]
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 422              		.loc 1 191 5 is_stmt 1 view .LVU113
 423 005e 03A9     		add	r1, sp, #12
 424 0060 0A48     		ldr	r0, .L26+4
 425              	.LVL15:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 426              		.loc 1 191 5 is_stmt 0 view .LVU114
 427 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 428              	.LVL16:
 194:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 429              		.loc 1 194 5 is_stmt 1 view .LVU115
 430 0066 2246     		mov	r2, r4
 431 0068 2146     		mov	r1, r4
 432 006a 1320     		movs	r0, #19
 433 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 434              	.LVL17:
 195:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 435              		.loc 1 195 5 view .LVU116
 436 0070 1320     		movs	r0, #19
 437 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 438              	.LVL18:
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 439              		.loc 1 196 5 view .LVU117
 440 0076 2246     		mov	r2, r4
 441 0078 2146     		mov	r1, r4
 442 007a 1420     		movs	r0, #20
 443 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 444              	.LVL19:
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 445              		.loc 1 197 5 view .LVU118
 446 0080 1420     		movs	r0, #20
 447 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 448              	.LVL20:
 449              		.loc 1 203 1 is_stmt 0 view .LVU119
 450 0086 C7E7     		b	.L22
 451              	.L27:
 452              		.align	2
 453              	.L26:
 454 0088 00640040 		.word	1073767424
 455 008c 00000240 		.word	1073872896
 456              		.cfi_endproc
 457              	.LFE219:
 459              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 460              		.align	1
 461              		.global	HAL_CAN_MspDeInit
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu fpv4-sp-d16
 467              	HAL_CAN_MspDeInit:
 468              	.LVL21:
 469              	.LFB220:
 204:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccELDzym.s 			page 14


 205:Core/Src/stm32f4xx_hal_msp.c **** /**
 206:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 207:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 208:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 209:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 210:Core/Src/stm32f4xx_hal_msp.c **** */
 211:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 212:Core/Src/stm32f4xx_hal_msp.c **** {
 470              		.loc 1 212 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		.loc 1 212 1 is_stmt 0 view .LVU121
 475 0000 08B5     		push	{r3, lr}
 476              	.LCFI11:
 477              		.cfi_def_cfa_offset 8
 478              		.cfi_offset 3, -8
 479              		.cfi_offset 14, -4
 213:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 480              		.loc 1 213 3 is_stmt 1 view .LVU122
 481              		.loc 1 213 10 is_stmt 0 view .LVU123
 482 0002 0268     		ldr	r2, [r0]
 483              		.loc 1 213 5 view .LVU124
 484 0004 0A4B     		ldr	r3, .L32
 485 0006 9A42     		cmp	r2, r3
 486 0008 00D0     		beq	.L31
 487              	.LVL22:
 488              	.L28:
 214:Core/Src/stm32f4xx_hal_msp.c ****   {
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 218:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 219:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 222:Core/Src/stm32f4xx_hal_msp.c ****     PA11     ------> CAN1_RX
 223:Core/Src/stm32f4xx_hal_msp.c ****     PA12     ------> CAN1_TX
 224:Core/Src/stm32f4xx_hal_msp.c ****     */
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c ****   }
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** }
 489              		.loc 1 235 1 view .LVU125
 490 000a 08BD     		pop	{r3, pc}
 491              	.LVL23:
 492              	.L31:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 493              		.loc 1 219 5 is_stmt 1 view .LVU126
 494 000c 094A     		ldr	r2, .L32+4
ARM GAS  /tmp/ccELDzym.s 			page 15


 495 000e 136C     		ldr	r3, [r2, #64]
 496 0010 23F00073 		bic	r3, r3, #33554432
 497 0014 1364     		str	r3, [r2, #64]
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 498              		.loc 1 225 5 view .LVU127
 499 0016 4FF4C051 		mov	r1, #6144
 500 001a 0748     		ldr	r0, .L32+8
 501              	.LVL24:
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 502              		.loc 1 225 5 is_stmt 0 view .LVU128
 503 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 504              	.LVL25:
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 505              		.loc 1 228 5 is_stmt 1 view .LVU129
 506 0020 1320     		movs	r0, #19
 507 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 508              	.LVL26:
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 509              		.loc 1 229 5 view .LVU130
 510 0026 1420     		movs	r0, #20
 511 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 512              	.LVL27:
 513              		.loc 1 235 1 is_stmt 0 view .LVU131
 514 002c EDE7     		b	.L28
 515              	.L33:
 516 002e 00BF     		.align	2
 517              	.L32:
 518 0030 00640040 		.word	1073767424
 519 0034 00380240 		.word	1073887232
 520 0038 00000240 		.word	1073872896
 521              		.cfi_endproc
 522              	.LFE220:
 524              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 525              		.align	1
 526              		.global	HAL_TIM_Base_MspInit
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu fpv4-sp-d16
 532              	HAL_TIM_Base_MspInit:
 533              	.LVL28:
 534              	.LFB221:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** /**
 238:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 239:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 240:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 241:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 242:Core/Src/stm32f4xx_hal_msp.c **** */
 243:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 244:Core/Src/stm32f4xx_hal_msp.c **** {
 535              		.loc 1 244 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 8
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		.loc 1 244 1 is_stmt 0 view .LVU133
 540 0000 00B5     		push	{lr}
ARM GAS  /tmp/ccELDzym.s 			page 16


 541              	.LCFI12:
 542              		.cfi_def_cfa_offset 4
 543              		.cfi_offset 14, -4
 544 0002 83B0     		sub	sp, sp, #12
 545              	.LCFI13:
 546              		.cfi_def_cfa_offset 16
 245:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 547              		.loc 1 245 3 is_stmt 1 view .LVU134
 548              		.loc 1 245 15 is_stmt 0 view .LVU135
 549 0004 0368     		ldr	r3, [r0]
 550              		.loc 1 245 5 view .LVU136
 551 0006 184A     		ldr	r2, .L40
 552 0008 9342     		cmp	r3, r2
 553 000a 05D0     		beq	.L38
 246:Core/Src/stm32f4xx_hal_msp.c ****   {
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 251:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 252:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 253:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 254:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 255:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 1 */
 258:Core/Src/stm32f4xx_hal_msp.c ****   }
 259:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 554              		.loc 1 259 8 is_stmt 1 view .LVU137
 555              		.loc 1 259 10 is_stmt 0 view .LVU138
 556 000c 174A     		ldr	r2, .L40+4
 557 000e 9342     		cmp	r3, r2
 558 0010 16D0     		beq	.L39
 559              	.LVL29:
 560              	.L34:
 260:Core/Src/stm32f4xx_hal_msp.c ****   {
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 264:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 265:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c ****   }
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c **** }
 561              		.loc 1 274 1 view .LVU139
 562 0012 03B0     		add	sp, sp, #12
 563              	.LCFI14:
 564              		.cfi_remember_state
 565              		.cfi_def_cfa_offset 4
 566              		@ sp needed
 567 0014 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccELDzym.s 			page 17


 568              	.LVL30:
 569              	.L38:
 570              	.LCFI15:
 571              		.cfi_restore_state
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 572              		.loc 1 251 5 is_stmt 1 view .LVU140
 573              	.LBB8:
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 574              		.loc 1 251 5 view .LVU141
 575 0018 0021     		movs	r1, #0
 576 001a 0091     		str	r1, [sp]
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 577              		.loc 1 251 5 view .LVU142
 578 001c 144B     		ldr	r3, .L40+8
 579 001e 1A6C     		ldr	r2, [r3, #64]
 580 0020 42F08002 		orr	r2, r2, #128
 581 0024 1A64     		str	r2, [r3, #64]
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 582              		.loc 1 251 5 view .LVU143
 583 0026 1B6C     		ldr	r3, [r3, #64]
 584 0028 03F08003 		and	r3, r3, #128
 585 002c 0093     		str	r3, [sp]
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 586              		.loc 1 251 5 view .LVU144
 587 002e 009B     		ldr	r3, [sp]
 588              	.LBE8:
 251:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt Init */
 589              		.loc 1 251 5 view .LVU145
 253:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 590              		.loc 1 253 5 view .LVU146
 591 0030 0A46     		mov	r2, r1
 592 0032 2C20     		movs	r0, #44
 593              	.LVL31:
 253:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 594              		.loc 1 253 5 is_stmt 0 view .LVU147
 595 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 596              	.LVL32:
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 597              		.loc 1 254 5 is_stmt 1 view .LVU148
 598 0038 2C20     		movs	r0, #44
 599 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 600              	.LVL33:
 601 003e E8E7     		b	.L34
 602              	.LVL34:
 603              	.L39:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 604              		.loc 1 265 5 view .LVU149
 605              	.LBB9:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 606              		.loc 1 265 5 view .LVU150
 607 0040 0021     		movs	r1, #0
 608 0042 0191     		str	r1, [sp, #4]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 609              		.loc 1 265 5 view .LVU151
 610 0044 0A4B     		ldr	r3, .L40+8
 611 0046 1A6C     		ldr	r2, [r3, #64]
 612 0048 42F48072 		orr	r2, r2, #256
ARM GAS  /tmp/ccELDzym.s 			page 18


 613 004c 1A64     		str	r2, [r3, #64]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 614              		.loc 1 265 5 view .LVU152
 615 004e 1B6C     		ldr	r3, [r3, #64]
 616 0050 03F48073 		and	r3, r3, #256
 617 0054 0193     		str	r3, [sp, #4]
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 618              		.loc 1 265 5 view .LVU153
 619 0056 019B     		ldr	r3, [sp, #4]
 620              	.LBE9:
 265:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt Init */
 621              		.loc 1 265 5 view .LVU154
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 622              		.loc 1 267 5 view .LVU155
 623 0058 0A46     		mov	r2, r1
 624 005a 2D20     		movs	r0, #45
 625              	.LVL35:
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 626              		.loc 1 267 5 is_stmt 0 view .LVU156
 627 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 628              	.LVL36:
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 629              		.loc 1 268 5 is_stmt 1 view .LVU157
 630 0060 2D20     		movs	r0, #45
 631 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 632              	.LVL37:
 633              		.loc 1 274 1 is_stmt 0 view .LVU158
 634 0066 D4E7     		b	.L34
 635              	.L41:
 636              		.align	2
 637              	.L40:
 638 0068 001C0040 		.word	1073748992
 639 006c 00200040 		.word	1073750016
 640 0070 00380240 		.word	1073887232
 641              		.cfi_endproc
 642              	.LFE221:
 644              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 645              		.align	1
 646              		.global	HAL_TIM_Base_MspDeInit
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 650              		.fpu fpv4-sp-d16
 652              	HAL_TIM_Base_MspDeInit:
 653              	.LVL38:
 654              	.LFB222:
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c **** /**
 277:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 278:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 279:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 280:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 281:Core/Src/stm32f4xx_hal_msp.c **** */
 282:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 283:Core/Src/stm32f4xx_hal_msp.c **** {
 655              		.loc 1 283 1 is_stmt 1 view -0
 656              		.cfi_startproc
ARM GAS  /tmp/ccELDzym.s 			page 19


 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		.loc 1 283 1 is_stmt 0 view .LVU160
 660 0000 08B5     		push	{r3, lr}
 661              	.LCFI16:
 662              		.cfi_def_cfa_offset 8
 663              		.cfi_offset 3, -8
 664              		.cfi_offset 14, -4
 284:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM13)
 665              		.loc 1 284 3 is_stmt 1 view .LVU161
 666              		.loc 1 284 15 is_stmt 0 view .LVU162
 667 0002 0368     		ldr	r3, [r0]
 668              		.loc 1 284 5 view .LVU163
 669 0004 0D4A     		ldr	r2, .L48
 670 0006 9342     		cmp	r3, r2
 671 0008 03D0     		beq	.L46
 285:Core/Src/stm32f4xx_hal_msp.c ****   {
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 290:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM13 interrupt DeInit */
 293:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 294:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 297:Core/Src/stm32f4xx_hal_msp.c ****   }
 298:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 672              		.loc 1 298 8 is_stmt 1 view .LVU164
 673              		.loc 1 298 10 is_stmt 0 view .LVU165
 674 000a 0D4A     		ldr	r2, .L48+4
 675 000c 9342     		cmp	r3, r2
 676 000e 0AD0     		beq	.L47
 677              	.LVL39:
 678              	.L42:
 299:Core/Src/stm32f4xx_hal_msp.c ****   {
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 303:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 304:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 307:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c **** 
 310:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 311:Core/Src/stm32f4xx_hal_msp.c ****   }
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c **** }
 679              		.loc 1 313 1 view .LVU166
 680 0010 08BD     		pop	{r3, pc}
 681              	.LVL40:
 682              	.L46:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccELDzym.s 			page 20


 683              		.loc 1 290 5 is_stmt 1 view .LVU167
 684 0012 02F50732 		add	r2, r2, #138240
 685 0016 136C     		ldr	r3, [r2, #64]
 686 0018 23F08003 		bic	r3, r3, #128
 687 001c 1364     		str	r3, [r2, #64]
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 688              		.loc 1 293 5 view .LVU168
 689 001e 2C20     		movs	r0, #44
 690              	.LVL41:
 293:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 691              		.loc 1 293 5 is_stmt 0 view .LVU169
 692 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 693              	.LVL42:
 694 0024 F4E7     		b	.L42
 695              	.LVL43:
 696              	.L47:
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 697              		.loc 1 304 5 is_stmt 1 view .LVU170
 698 0026 02F50632 		add	r2, r2, #137216
 699 002a 136C     		ldr	r3, [r2, #64]
 700 002c 23F48073 		bic	r3, r3, #256
 701 0030 1364     		str	r3, [r2, #64]
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 702              		.loc 1 307 5 view .LVU171
 703 0032 2D20     		movs	r0, #45
 704              	.LVL44:
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 705              		.loc 1 307 5 is_stmt 0 view .LVU172
 706 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 707              	.LVL45:
 708              		.loc 1 313 1 view .LVU173
 709 0038 EAE7     		b	.L42
 710              	.L49:
 711 003a 00BF     		.align	2
 712              	.L48:
 713 003c 001C0040 		.word	1073748992
 714 0040 00200040 		.word	1073750016
 715              		.cfi_endproc
 716              	.LFE222:
 718              		.text
 719              	.Letext0:
 720              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 721              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 722              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 723              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 724              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 725              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 726              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 727              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 728              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 729              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 730              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 731              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 732              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 733              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccELDzym.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccELDzym.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccELDzym.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccELDzym.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccELDzym.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccELDzym.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccELDzym.s:251    .text.HAL_ADC_MspInit:00000000000000a0 $d
     /tmp/ccELDzym.s:258    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccELDzym.s:265    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccELDzym.s:311    .text.HAL_ADC_MspDeInit:0000000000000028 $d
     /tmp/ccELDzym.s:318    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccELDzym.s:325    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccELDzym.s:454    .text.HAL_CAN_MspInit:0000000000000088 $d
     /tmp/ccELDzym.s:460    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccELDzym.s:467    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccELDzym.s:518    .text.HAL_CAN_MspDeInit:0000000000000030 $d
     /tmp/ccELDzym.s:525    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccELDzym.s:532    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccELDzym.s:638    .text.HAL_TIM_Base_MspInit:0000000000000068 $d
     /tmp/ccELDzym.s:645    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccELDzym.s:652    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccELDzym.s:713    .text.HAL_TIM_Base_MspDeInit:000000000000003c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
