<profile>

<section name = "Vitis HLS Report for 'invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s'" level="0">
<item name = "Date">Thu Jan 27 12:48:05 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">fft2DKernel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.793 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">104, 104, 0.416 us, 0.416 us, 104, 104, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_138_1">103, 103, 13, -, -, 8, no</column>
<column name=" + invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2">3, 3, 1, 1, 1, 4, yes</column>
<column name=" + invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3">5, 5, 3, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, 16</column>
<column name="Multiplexer">-, -, -, 450, -</column>
<column name="Register">-, -, 45, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 5</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="l_memWidePipoBuff_superSample_M_real_V_0_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_1_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_2_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_3_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_4_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_5_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_6_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_7_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_0_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_1_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_2_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_3_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_4_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_5_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_6_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_7_U">invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s_l_memWbJp, 0, 0, 0, 1, 4, 32, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln144_1_fu_865_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln144_fu_877_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln149_fu_833_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln154_1_fu_943_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln154_fu_955_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln159_fu_911_p2">+, 0, 0, 9, 2, 2</column>
<column name="blk_fu_635_p2">+, 0, 0, 10, 3, 1</column>
<column name="c_3_fu_937_p2">+, 0, 0, 9, 2, 1</column>
<column name="r_fu_859_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln138_fu_1004_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln144_fu_883_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln145_fu_871_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln154_fu_961_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln155_fu_949_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="c_fu_649_p3">select, 0, 0, 2, 1, 2</column>
<column name="r_19_fu_897_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln144_fu_641_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln154_fu_889_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_ln144207_reg_525">9, 2, 2, 4</column>
<column name="add_ln154202_reg_580">9, 2, 2, 4</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_add_ln154202_phi_fu_584_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_c_3200_phi_fu_606_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_icmp_ln155201_phi_fu_595_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten7198_phi_fu_628_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_r199_phi_fu_617_p4">9, 2, 2, 4</column>
<column name="blk208_reg_513">9, 2, 3, 6</column>
<column name="c204_reg_558">9, 2, 2, 4</column>
<column name="c_3200_reg_602">9, 2, 2, 4</column>
<column name="icmp_ln145206_reg_536">9, 2, 1, 2</column>
<column name="icmp_ln155201_reg_591">9, 2, 1, 2</column>
<column name="indvar_flatten203_reg_569">9, 2, 2, 4</column>
<column name="indvar_flatten7198_reg_624">9, 2, 2, 4</column>
<column name="l_colProcOutStream_blk_n">9, 2, 1, 2</column>
<column name="l_invTranspBlkMatrixStream2_blk_n">9, 2, 1, 2</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_0_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_1_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_2_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_3_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_4_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_5_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_6_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_imag_V_7_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_0_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_1_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_2_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_3_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_4_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_5_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_6_address0">14, 3, 2, 6</column>
<column name="l_memWidePipoBuff_superSample_M_real_V_7_address0">14, 3, 2, 6</column>
<column name="r199_reg_613">9, 2, 2, 4</column>
<column name="r_17205_reg_547">9, 2, 2, 4</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln144207_reg_525">2, 0, 2, 0</column>
<column name="add_ln154202_reg_580">2, 0, 2, 0</column>
<column name="add_ln154_1_reg_1133">2, 0, 2, 0</column>
<column name="add_ln154_reg_1143">2, 0, 2, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="blk208_reg_513">3, 0, 3, 0</column>
<column name="blk_reg_1010">3, 0, 3, 0</column>
<column name="c204_reg_558">2, 0, 2, 0</column>
<column name="c_3200_reg_602">2, 0, 2, 0</column>
<column name="c_3_reg_1128">2, 0, 2, 0</column>
<column name="icmp_ln145206_reg_536">1, 0, 1, 0</column>
<column name="icmp_ln154_reg_1148">1, 0, 1, 0</column>
<column name="icmp_ln155201_reg_591">1, 0, 1, 0</column>
<column name="icmp_ln155_reg_1138">1, 0, 1, 0</column>
<column name="indvar_flatten203_reg_569">2, 0, 2, 0</column>
<column name="indvar_flatten7198_reg_624">2, 0, 2, 0</column>
<column name="r199_reg_613">2, 0, 2, 0</column>
<column name="r_17205_reg_547">2, 0, 2, 0</column>
<column name="r_19_reg_1043">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, invTranspWideBlksInMatrix&lt;16u, 16u, 2u, 8u, complex&lt;ap_fixed&lt;32, 18, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="l_colProcOutStream_dout">in, 512, ap_fifo, l_colProcOutStream, pointer</column>
<column name="l_colProcOutStream_empty_n">in, 1, ap_fifo, l_colProcOutStream, pointer</column>
<column name="l_colProcOutStream_read">out, 1, ap_fifo, l_colProcOutStream, pointer</column>
<column name="l_invTranspBlkMatrixStream2_din">out, 512, ap_fifo, l_invTranspBlkMatrixStream2, pointer</column>
<column name="l_invTranspBlkMatrixStream2_full_n">in, 1, ap_fifo, l_invTranspBlkMatrixStream2, pointer</column>
<column name="l_invTranspBlkMatrixStream2_write">out, 1, ap_fifo, l_invTranspBlkMatrixStream2, pointer</column>
</table>
</item>
</section>
</profile>
