# TCL_WORKSHOP_SANJANA
## DAY1
#### Toolbox usage scenario:
- CSV file not provided
- Incorrect CSV file
- "-help" for user guidance

### Output

<img width="553" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/dc8c4e88-007f-44e6-9155-bae5ee71f9c0">

## DAY2 
####
- Autocreation of variables
- Convertiing .csv to matrix object
- Computing row numbers of all constraints

### Output

  <img width="852" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/36617733-4e4c-4420-9dcf-ae8363bb8d3b">
                                                                                                                                                           																					    
## DAY3 
####
- CSV to SDC
- Clock latency constraints and clock slew constraints in sdc file
- Categorizing input ports as bits and bus
- File access and pattern creation
- Reformatting for fixed space and grepping input ports
- Input constraints generation

### Output

 <img width="921" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/b99238c5-08ba-461f-afa0-68b673d4d03f">
 
### SDC files for input, clock and output

 <img width="928" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/bde6dec4-a3c9-49ef-9366-082709b68374">
 <img width="904" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/b77d04ff-ebfa-4871-9731-0a21ee89ff90">
 <img width="930" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/a9e3252d-3c2e-4028-ac99-41f0895611b1">
 <img width="830" alt="image" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/c349a332-5345-4279-a6cf-e4601a8757ff">


## DAY4
#### 
- Yosys sunthesis tool usage
- Memory module RTL description
- Memory functionality and yosys synthesis
- Hierarchy check and hierarchy check script generation
- Error handling

### Output
####
Memory RTL description\
<img width="330" alt="3 4" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/4fe12d99-501e-40ee-8cbd-494d6b62277d">

Synthesis output\
<img width="927" alt="Screenshot 2023-06-19 230547" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/e6be8b80-a3c9-4b93-817a-7469d2b39806">
<img width="923" alt="3 2" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/07228542-220f-40fb-96f5-cbb83b8606b0">

Netlist\
<img width="512" alt="3 6" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/f11d01ae-c7a2-455c-87c1-b049daf16a78">

Hierarchy check\
<img width="928" alt="3 3" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/6f47407c-c560-45bc-9548-90ec281ff2b9">

Hierarchy check script generation\
<img width="926" alt="3 5" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/d9cd1636-3c62-4dd1-bfab-9bd09091f496">

Error handling\
<img width="524" alt="3 9" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/0db8d587-c548-427c-ac75-d9784e2cef06">
<img width="554" alt="3 8" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/0f2fc369-5af3-4055-a5b1-8e9e2a274e76">

## DAY5
####  
- Synthesis main file scripting
- Output netlist editing (to remove * and / )
- Procs and viewing .conf

  ### Output
  <img width="890" alt="5 1" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/10387ce2-90d0-4ea8-9acc-daedc1d35aab">
#### 
  Editing output netlist
  <img width="926" alt="5 2" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/eaba5367-f25e-4623-bba7-33e924534b06">
  Comaprison with edited output netlist
  <img width="925" alt="5 3" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/468d6d43-c0e5-4ba0-af44-6f0ff4b3d0b4">\
  procs\
  <img width="698" alt="5 4" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/b67a3445-268f-481c-a59d-f51cbf642824">\
  Timing analysis\
  <img width="831" alt="5 5" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/080eec2b-bfa0-47b1-b021-4f5e9d7ade7e">

  <img width="323" alt="5 6" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/9375e23a-a25d-4cc7-9f92-2b161782013a">

  <img width="439" alt="5 7" src="https://github.com/SanjanaHoskote/TCL_WORKSHOP_SANJANA/assets/128903809/248e871f-a51a-4651-9fc3-7e67434b48d2">




