

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               adda8e58574106fd26e85d273a499eea  /home/pli11/Desktop/re_test/megakv/delete/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/delete/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_deleteP7ielem_sP8bucket_sii : hostFun 0x0x40246f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_deleteP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' : regs=15, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40231f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402225, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmuP7ielem_sP8bucket_sii : hostFun 0x0x402108, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmoP7ielem_sP8bucket_sii : hostFun 0x0x401f95, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmbP7ielem_sP8bucket_sii : hostFun 0x0x401e22, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ab324d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff6ab324d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff6ab324cc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff6ab324c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x401f95 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_delete_nvmoP7ielem_sP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2d8 (run.1.sm_70.ptx:158) @%p4 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (run.1.sm_70.ptx:255) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x378 (run.1.sm_70.ptx:181) @%p6 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (run.1.sm_70.ptx:188) mov.u32 %r19, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3c0 (run.1.sm_70.ptx:193) @%p7 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (run.1.sm_70.ptx:212) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e0 (run.1.sm_70.ptx:198) @%p8 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (run.1.sm_70.ptx:212) shr.s32 %r25, %r6, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x430 (run.1.sm_70.ptx:215) @%p9 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (run.1.sm_70.ptx:249) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x498 (run.1.sm_70.ptx:229) @%p10 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (run.1.sm_70.ptx:249) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4b8 (run.1.sm_70.ptx:234) @%p11 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (run.1.sm_70.ptx:249) cvt.u32.u64%r37, %rd2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x510 (run.1.sm_70.ptx:252) @%p12 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (run.1.sm_70.ptx:255) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_delete_nvmoP7ielem_sP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_delete_nvmoP7ielem_sP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 174209
gpu_sim_insn = 16500398
gpu_ipc =      94.7161
gpu_tot_sim_cycle = 174209
gpu_tot_sim_insn = 16500398
gpu_tot_ipc =      94.7161
gpu_tot_issued_cta = 8
gpu_occupancy = 49.1371% 
gpu_tot_occupancy = 49.1371% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7508
partiton_level_parallism_total  =       2.7508
partiton_level_parallism_util =       3.1740
partiton_level_parallism_util_total  =       3.1740
L2_BW  =      99.6441 GB/Sec
L2_BW_total  =      99.6441 GB/Sec
gpu_total_sim_rate=56897

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 52522, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 51680, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 51314, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 52364, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 51980, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 51688, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 52127, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 51089, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 414764
	L1D_total_cache_miss_rate = 0.8438
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.057
	L1D_cache_fill_port_util = 0.258
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 209464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 152063
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 28129
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2768, 2792, 2768, 2768, 2768, 2768, 2792, 2768, 2768, 
gpgpu_n_tot_thrd_icount = 22689280
gpgpu_n_tot_w_icount = 709040
gpgpu_n_stall_shd_mem = 376754
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 348138
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 49134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:22040	W0_Idle:35249	W0_Scoreboard:4625423	W1:198	W2:0	W3:234	W4:212758	W5:0	W6:0	W7:0	W8:234	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:495616
single_issue_nums: WS0:177248	WS1:177224	WS2:177272	WS3:177296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2785104 {8:348138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {8:65536,40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 13925520 {40:348138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 1071 
max_icnt2mem_latency = 31 
maxmrqlatency = 373 
max_icnt2sh_latency = 52 
averagemflatency = 316 
avg_icnt2mem_latency = 20 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 3 
mrq_lat_table:100047 	37697 	1378 	2206 	9864 	14020 	6504 	1397 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	341107 	42901 	95197 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56468 	8967 	101 	413674 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	368581 	86757 	20881 	2848 	143 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	264 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         3         3         3         4         3         4         5         9        12         8         9         3         3         3         3 
dram[1]:         3         3         3         3         3         3         6         3         5         7        12         7         5         3         3         6 
dram[2]:         3         3         3         3         3         3         4         7         6        10        12         6         3         3         3         3 
dram[3]:         3         4         3         3         3         3         6         4         8         6         8        12         3         3         3         5 
dram[4]:         3         3         2         3         3         3         4         3         8         8         9         7         3         3         3         3 
dram[5]:         3         3         3         3         3         3         4        10         6         8         7         8         3         3         3         3 
dram[6]:         3         3         3         3         3         3         4         6         4         6         6         6         3         3         3         3 
dram[7]:         3         3         3         3         3         3         3         3         6         7         7         7         3         3         3         3 
dram[8]:         3         3         3         3         2         3         4         4         4         6        11        11         3         3         4         3 
dram[9]:         3         3         3         3         3         3         4         8        13         5        12        13         3         3         3         3 
dram[10]:         3         3         3         3         3         3         4        12         8         7         5        12         3         3         3         3 
dram[11]:         3         3         3         3         3         3         3         6         6        10         7         9         3         3         3         3 
dram[12]:         3         3         3         3         4         2         3         6         7         8        10        10         3         3         3         3 
dram[13]:         3         3         3         3         3         3         5         5         6         5         8         5         3         3         3         3 
dram[14]:         3         3         5         3         3         4         3         4        16         6         7         8         3         3         3         5 
dram[15]:         3         3         3         5         3         3         4         4         9        10         9        16         3         3         3         3 
dram[16]:         3         3         3         3         3         3         4         5        13        10         7         7         3         3         3         3 
dram[17]:         3         3         3         3         3         3         3         6         5         6         5         6         3         3         3         4 
dram[18]:         3         3         3         3         3         3         3         6         4        11         5        12         3         3         3         3 
dram[19]:         3         3         3         3         3         3        10         4         9         9        16        13         3         3         3         3 
dram[20]:         3         3         3         3         3         3         4         7         7        10         5        14         3         3         3         3 
dram[21]:         3         3         3         3         3         3         3         3         8         7         8         8         3         3         3         3 
dram[22]:         3         3         3         3         3         4         6         5         5         7         8         6         3         3         3         3 
dram[23]:         3         3         3         2         3         3         7         5         5         6         7         9         3         3         3         3 
dram[24]:         3         3         3         3         3         3         4         8         9         8         7        11         3         3         3         3 
dram[25]:         3         3         3         3         3         3         4         4         8         5        10         8         3         3         3         3 
dram[26]:         3         3         3         3         3         3         8         6         7         9        13         7         3         3         3         3 
dram[27]:         3         3         3         3         3         3         4         4         5         5         6         8         3         3         3         3 
dram[28]:         3         3         3         3         3         3         6         5         7        12        12        11         3         3         3         3 
dram[29]:         2         3         3         3         3         4         8         5         7         5        11        11         3         3         3         3 
dram[30]:         3         3         3         3         3         3         4         4        12         8         5         5         3         3         3         4 
dram[31]:         3         3         3         3         3         3         8         6         9         8        17         9         3         3         3         3 
maximum service time to same row:
dram[0]:      5871      5867      8340      5872      5882      5870      5980      6674      6527      5855      7454      7161      7980      5843      8387      6077 
dram[1]:      5964      5859      5887      7695      5819      5891      7186      5816      5851      7996      5908      7956      6200      5955      5815      7893 
dram[2]:      6375      5968      7629      5902      5868      5969      6065      5935      6907      5812      5847      6546      5851      8225      7995      7992 
dram[3]:      8194      8003      7999      5860      5988      5887      7754      7701     10316      5864      5907      7976      8153      7101      5859     11673 
dram[4]:      5859      5867      9192      8142      8475      5811      7927      5887      6194      7814      5988      8882      6202      5819      7101      6054 
dram[5]:      5816      5976      5848      7805      5811      6996      6651      8511      5879      5892      5836      6166      5968      5895      5812     10470 
dram[6]:      5900      5996      5976      7934      5884      7995      5904      7409      6759      5898      5979      5855      5846      5981      6339      5843 
dram[7]:      5882      6089      7882      5976      6515      7730      6087      6699      5840      6283      7733      5873      7726      6016      5843      8072 
dram[8]:      5871      5900      5816      5859      6533      7739      5828      6769      7972      6973      5992      8511      5847      5888      6582      5907 
dram[9]:      6066      7258      5835      7971      8003      6981      5812      5855      7629      5847      8012      5851      6265      5907      8086      7051 
dram[10]:      5851      5835      5989      6090      7519     10030      7068      5940      5895      5820      6476      6016      6247      7128      6306      5862 
dram[11]:      5867      7980      6415      5859      6373      5856      9202      5895      5846      5851      5835      6337      8519      5812      5899      7913 
dram[12]:      5992      5848      5901      9835      5989      7705      6562      5884      6793      6924      5851     13555      5859      5932      8473      7992 
dram[13]:      8475      6811      6194      6432      5856      5976      9768      9244      5843      6897      9977      5838      5879      5836      5844      5910 
dram[14]:      6383      7718      6724      6102      5868      7277      5863      7329      5862      5871      8884      7988      5835      9090      5992      6546 
dram[15]:      5891      5844      7916      6920      5831      5940      8006      5859      5835      5852      5927      5856      5899      6617      5832      6777 
dram[16]:      5984      5811      8576      9481      9110      5927      5827      5903      5847      5852      5828     10053      5891      5819      7060      5836 
dram[17]:      6247      7636      9027      7012      6596      7992      5896      7988      5934      5890      5880      7942      5871      5883      5835      5811 
dram[18]:      5811      5836      5863      5923      6476      7722      7069      5900      5899      6244      9506      6950      5988      7723      7274      8012 
dram[19]:      5972      8075      8462      9097      5899      7308      5887      5839      7501      5843     10030      5976      9100      5831      5851      5943 
dram[20]:      5887      8006      6323      9500      8217      5819      5856      5980      5828      5812      5831      5970      7388      8011      5811      5896 
dram[21]:      9874      5859      5816      5856      5882      6387      6359      5862      5852      6893      7984      5840      7437      7731      7978      5926 
dram[22]:      6383      5851      5828      5843      7073      6035      6721      5926      5953      5935      5899      8419      5812      6116      6874      7727 
dram[23]:      8473      6699      7328      5859      8637      5901      7198      5903      8461      7714      5976      5891      5862      5812      6340      6301 
dram[24]:      7078      7094      5822      7204     10819     10206      8003      6197      8449      5848      6214      7065     10481      5820      5984      5846 
dram[25]:      7746      6828      5993      7102      5879      5856      7689      5847      5972      6958      8525      5828      5866      5892      7972      7964 
dram[26]:      5887      5880      6340      6610      5863      5924      5879      5859      5932      5839      5908      5811      5840      9405      8468      6612 
dram[27]:      5992      6036      6767      5840      5836      9431      5812      6987      7050      5943      5811      9592      7984     10260      5831      7356 
dram[28]:      5827      5835      5886      5887      5996      7636      6330      5900      5839      7998      5902      5936      5908      7212      5975      5984 
dram[29]:      5859      7971      5811      6865      7388      5870      6434      5900      7975      6343      5988      5953      7032      5860      5827      5851 
dram[30]:      7852      5828      5851      5927      5856      5855      7958      9372      5843      8471      5812      6491      5980      5820      5890      8757 
dram[31]:      5842      6350      5851      5892      5920      7861      7520      7266      5848      8279      6816      5831      5843      5840      6166      6925 
average row accesses per activate:
dram[0]:  1.144330  1.131833  1.162500  1.116071  1.149660  1.117647  1.185304  1.151703  1.200000  1.232727  1.264516  1.269091  1.063218  1.128931  1.165217  1.209302 
dram[1]:  1.100865  1.132404  1.124568  1.117647  1.097973  1.138047  1.151751  1.070845  1.203226  1.177778  1.148338  1.223729  1.135135  1.136364  1.161017  1.098413 
dram[2]:  1.124088  1.186957  1.076923  1.128713  1.092937  1.136364  1.181467  1.143266  1.211073  1.213058  1.216783  1.188034  1.059740  1.130769  1.122977  1.092652 
dram[3]:  1.155303  1.127586  1.109589  1.116788  1.088957  1.148410  1.127119  1.124579  1.222615  1.157576  1.239394  1.196481  1.211982  1.124088  1.122744  1.128571 
dram[4]:  1.149306  1.127090  1.120438  1.175115  1.096774  1.161290  1.141868  1.208333  1.140762  1.197802  1.228013  1.192000  1.211618  1.169355  1.171315  1.092715 
dram[5]:  1.085799  1.117845  1.094017  1.104027  1.111111  1.102041  1.131579  1.179054  1.202985  1.205298  1.225989  1.247273  1.098765  1.098802  1.117057  1.133333 
dram[6]:  1.135531  1.113924  1.118971  1.160173  1.102310  1.131783  1.107246  1.174274  1.217742  1.186782  1.261993  1.184848  1.121094  1.111111  1.138060  1.083333 
dram[7]:  1.113879  1.167331  1.095541  1.077882  1.110390  1.146617  1.123239  1.133333  1.196364  1.146707  1.272085  1.319231  1.123552  1.127148  1.134228  1.173729 
dram[8]:  1.117241  1.101538  1.123377  1.137037  1.112245  1.084142  1.129747  1.140794  1.181818  1.198676  1.188329  1.306818  1.117460  1.206478  1.137681  1.125850 
dram[9]:  1.113793  1.094801  1.138047  1.081169  1.085799  1.187215  1.147157  1.118902  1.202847  1.158358  1.231928  1.200608  1.092652  1.114478  1.128099  1.108696 
dram[10]:  1.127451  1.137681  1.172662  1.068047  1.095385  1.097403  1.240741  1.152027  1.220000  1.199301  1.156442  1.230508  1.160156  1.129496  1.115942  1.070740 
dram[11]:  1.166008  1.123711  1.150198  1.146067  1.108280  1.086687  1.185520  1.167883  1.188742  1.189873  1.185976  1.246094  1.140741  1.124579  1.152727  1.116981 
dram[12]:  1.106312  1.111111  1.114754  1.170940  1.122517  1.094463  1.167857  1.146667  1.168116  1.141141  1.243333  1.302239  1.104167  1.121622  1.145270  1.148936 
dram[13]:  1.123711  1.145833  1.151291  1.143396  1.171642  1.163265  1.150735  1.139535  1.201807  1.197026  1.160221  1.229299  1.121406  1.117857  1.155629  1.113879 
dram[14]:  1.108108  1.144981  1.130293  1.153543  1.128676  1.121622  1.125382  1.171533  1.190972  1.134771  1.213115  1.250814  1.094512  1.146667  1.148148  1.162963 
dram[15]:  1.128617  1.138889  1.143860  1.128405  1.102941  1.134545  1.107492  1.202247  1.271186  1.211039  1.348659  1.147632  1.126316  1.151852  1.118959  1.108772 
dram[16]:  1.108772  1.123418  1.092652  1.159664  1.135338  1.109215  1.117166  1.184116  1.200000  1.215909  1.251678  1.187683  1.108974  1.110738  1.138408  1.173913 
dram[17]:  1.169421  1.115625  1.158537  1.113281  1.107362  1.170290  1.129151  1.120000  1.179153  1.169811  1.226115  1.166234  1.100334  1.078035  1.134328  1.107955 
dram[18]:  1.151515  1.099042  1.129964  1.132812  1.155797  1.113014  1.151515  1.163424  1.214022  1.178571  1.185976  1.231231  1.155303  1.131387  1.124555  1.124161 
dram[19]:  1.132617  1.146341  1.153846  1.104167  1.092025  1.172691  1.154882  1.129693  1.208469  1.174927  1.232704  1.244068  1.115512  1.094512  1.108280  1.153846 
dram[20]:  1.128571  1.096154  1.270531  1.127273  1.129371  1.071875  1.130435  1.159420  1.201987  1.267206  1.177215  1.234114  1.147410  1.121107  1.108359  1.143333 
dram[21]:  1.174888  1.110032  1.132013  1.114286  1.119048  1.113074  1.105263  1.148734  1.222603  1.173771  1.233553  1.242038  1.127341  1.152344  1.097315  1.123028 
dram[22]:  1.101818  1.143382  1.097561  1.104762  1.048387  1.068966  1.190635  1.102273  1.150418  1.192926  1.215434  1.252669  1.112149  1.093750  1.137546  1.116608 
dram[23]:  1.151515  1.134426  1.117647  1.099689  1.111111  1.161538  1.114197  1.147368  1.214022  1.164794  1.200590  1.243507  1.074176  1.111111  1.105611  1.148014 
dram[24]:  1.076190  1.099071  1.152482  1.146617  1.109312  1.072414  1.196653  1.226054  1.247104  1.182724  1.281369  1.278169  1.132075  1.104575  1.099398  1.112903 
dram[25]:  1.107011  1.186992  1.146953  1.077640  1.145833  1.115646  1.093842  1.167235  1.205212  1.235772  1.191011  1.148052  1.096774  1.117438  1.194915  1.095238 
dram[26]:  1.160000  1.121951  1.157143  1.125000  1.122034  1.159696  1.193916  1.088083  1.237589  1.251572  1.274436  1.231746  1.104895  1.102310  1.106897  1.097264 
dram[27]:  1.098765  1.114187  1.174672  1.084084  1.105431  1.140152  1.124224  1.151515  1.185897  1.183391  1.211940  1.288321  1.152466  1.173228  1.110032  1.108844 
dram[28]:  1.147727  1.170543  1.161538  1.104730  1.069164  1.153543  1.127586  1.151079  1.235088  1.225256  1.173333  1.225705  1.092697  1.086957  1.120635  1.072539 
dram[29]:  1.101408  1.109589  1.109677  1.157447  1.100719  1.115385  1.193103  1.152027  1.209459  1.202020  1.235669  1.307692  1.134752  1.133987  1.137681  1.127517 
dram[30]:  1.157143  1.146758  1.077135  1.102310  1.133803  1.156146  1.144330  1.104046  1.194268  1.190311  1.194366  1.204142  1.075075  1.102273  1.131034  1.151291 
dram[31]:  1.091525  1.088525  1.101266  1.151724  1.109635  1.106383  1.139535  1.152824  1.179191  1.234483  1.205438  1.274306  1.085714  1.165493  1.150579  1.138462 
average row locality = 173141/150776 = 1.148333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       274       254       296       298       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       310       300       304       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       308       288       292       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       324       266       284       310       336       334       208       242       252       252 
dram[4]:       260       280       240       204       244       230       262       228       316       266       312       252       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       284       330       300       354       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       238       326       282       320       234       308       238       266 
dram[7]:       238       236       266       274       272       240       266       256       270       308       294       284       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       300       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       314       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       292       280       308       302       230       250       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       286       294       260       260       212 
dram[13]:       260       222       246       242       250       234       248       236       328       262       342       326       270       252       274       248 
dram[14]:       258       244       278       234       240       254       292       262       280       340       304       326       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       260       306       316       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       324       266       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       222       280       258       242       286       294       306       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       242       244       268       298       320       336       236       244       256       262 
dram[19]:       248       228       232       214       278       232       272       270       300       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       270       258       292       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       300       302       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       280       314       336       300       310       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       288       266       268       247       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       240       254       272       288       272       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       266       296       246       340       354       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       336       278       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       276       238       290       270       308       278       330       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       266       254       286       296       348       326       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       278       250       258 
dram[30]:       252       257       312       262       250       282       262       308       300       274       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       270       276       330       290       322       308       272       260       230       230 
total dram reads = 138099
bank skew: 360/202 = 1.78
chip skew: 4530/4044 = 1.12
number of total write accesses:
dram[0]:        71        74        61        77        64        69        75        74        50        69        74        53        78        83        54        58 
dram[1]:        78        69        71        72        59        74        64        83        73        67        93        67        70        72        56        66 
dram[2]:        68        59        78        72        66        62        58        91        62        61        64        75        87        65        83        82 
dram[3]:        69        63        68        70        85        73        75        68        62        72        73        74        55        66        60        64 
dram[4]:        71        57        67        51        62        58        68        62        75        61        65        46        60        62        64        70 
dram[5]:        81        70        86        73        88        60        73        65        74        64        80        61        74        79        80        56 
dram[6]:        68        78        72        52        68        66        76        59        64        87        60        71        53        83        67        72 
dram[7]:        75        57        78        72        70        65        53        67        60        75        66        59        63        63        68        57 
dram[8]:        72        72        70        61        67        73        73        64        71        62        94        61        68        63        72        73 
dram[9]:        67        80        70        71        75        50        65        75        64        81        74        81        74        69        55        62 
dram[10]:        75        60        64        65        74        66        46        71        74        63        69        61        67        64        64        83 
dram[11]:        67        63        63        62        74        73        48        60        55        78        71        61        66        68        67        60 
dram[12]:        69        74        80        52        71        74        73        68        71        68        67        63        77        72        79        58 
dram[13]:        67        53        66        61        64        51        65        58        71        60        78        60        81        61        75        65 
dram[14]:        70        64        69        59        67        79        76        59        63        81        66        59        75        54        68        68 
dram[15]:        69        53        76        64        81        62        72        61        69        57        60        70        63        71        61        74 
dram[16]:        64        79        72        56        62        67        86        62        64        86        73        76        76        69        73        67 
dram[17]:        57        73        53        63        81        65        64        78        69        66        71        89        71        87        66        91 
dram[18]:        62        76        65        62        67        77        62        55        61        65        69        74        69        66        60        73 
dram[19]:        68        54        68        51        78        60        71        61        71        73        64        63        76        75        72        53 
dram[20]:        62        70        55        64        65        69        68        62        71        53        62        67        60        72        76        73 
dram[21]:        58        79        73        69        63        71        78        61        59        70        63        70        65        57        67        76 
dram[22]:        61        71        67        76        86        78        76        74        77        71        69        56        77        73        68        70 
dram[23]:        60        72        61        71        70        58        74        61        61        64        71        67        87        62        72        62 
dram[24]:        73        69        69        59        59        67        46        66        51        68        65        65        64        70        79        71 
dram[25]:        62        52        72        75        74        70        77        76        74        58        84        88        82        68        58        70 
dram[26]:        66        86        66        58        73        69        68        85        71        84        55        70        59        68        67        79 
dram[27]:        72        66        53        73        70        63        72        72        62        64        76        53        53        64        75        79 
dram[28]:        59        62        64        77        79        61        61        66        66        63        92        65        87        70        75        90 
dram[29]:        87        76        70        50        66        68        68        77        64        67        74        68        72        69        64        78 
dram[30]:        72        79        79        72        72        66        71        74        75        70        84        75        76        84        68        68 
dram[31]:        66        70        76        72        72        70        73        71        78        69        77        59        70        71        68        66 
total dram writes = 35066
bank skew: 94/46 = 2.04
chip skew: 1185/999 = 1.19
average mf latency per bank:
dram[0]:        877       876       907       881       946       914       904       902       930       876       863       886       776       758       784       757
dram[1]:        888       901       925       914       971       914       912       899       865       917       850       851       792       745       781       805
dram[2]:        888       922       915       926       946       971       961       886       923       924       888       889       786       772       756       753
dram[3]:        888       931       930       911       867       922       921       928       897       891       875       874       752       765       788       789
dram[4]:        908       931       909       932       947       959       906       926       891       924       895       949       774       754       763       765
dram[5]:        892       924       884       917       900       963       914       933       888       905       879       895       802       788       745       789
dram[6]:        902       902       916       979       944       923       908       966       937       851       890       871       815       786       772       774
dram[7]:        859       928       887       914       932       938       985       943       919       890       898       890       768       791       786       786
dram[8]:        892       902       920       919       928       922       904       928       888       923       833       894       799       776       745       762
dram[9]:        906       885       934       929       934       991       928       924       925       881       868       862       774       798       819       798
dram[10]:        883       907       926       945       922       935       977       904       880       900       917       888       764       802       764       722
dram[11]:        886       901       910       917       914       890       976       931       960       870       874       900       760       767       760       789
dram[12]:        895       863       890       974       930       928       926       942       910       925       895       898       788       778       761       768
dram[13]:        900       922       920       928       930       975       918       947       892       890       863       901       769       794       791       761
dram[14]:        930       909       937       926       951       882       913       930       906       880       887       924       788       782       771       790
dram[15]:        899       918       870       908       910       937       926       938       876       909       889       894       813       741       768       752
dram[16]:        911       874       909       958       930       935       907       933       898       851       856       890       763       783       773       753
dram[17]:        931       916       972       944       909       933       939       927       905       901       860       847       766       752       779       752
dram[18]:        884       886       927       948       942       899       964       942       942       920       888       874       772       773       795       770
dram[19]:        890       929       905       970       923       970       904       950       892       889       888       890       756       785       789       779
dram[20]:        927       906       949       927       943       946       933       949       901       922       909       862       791       767       790       772
dram[21]:        909       872       911       913       941       912       905       937       923       892       896       871       776       784       775       777
dram[22]:        935       903       934       901       888       912       887       932       909       892       877       905       795       754       761       785
dram[23]:        918       924       925       911       922       951       914       930       917       917       890       893       761       773       757       790
dram[24]:        881       920       897       951       950       937      1016       905       953       870       876       877       768       790       769       778
dram[25]:        887       970       916       905       909       920       904       895       876       926       875       854       764       774       774       775
dram[26]:        896       856       922       946       899       911       909       891       889       843       916       871       801       774       782       764
dram[27]:        885       909       952       907       929       949       902       922       933       953       873       921       793       777       778       748
dram[28]:        926       929       915       882       915       966       944       944       886       901       836       888       774       805       779       773
dram[29]:        878       879       913       961       920       913       903       908       910       915       853       876       764       788       790       750
dram[30]:        886       876       910       907       931       939       914       933       880       871       843       884       772       768       792       768
dram[31]:        902       897       878       919       913       903       906       935       876       894       857       910       784       771       768       759
maximum mf latency per bank:
dram[0]:        904       912       888       877       890       973       926      1021       900       896       912       933       882       943       890       903
dram[1]:        897       910       952       891       959       881       921       918       895       913       993       898       884       975       874       945
dram[2]:        888       900       914       904       884       910       953       899       907       904       928       922       941       922       885       947
dram[3]:        901       946       886       883      1032       953       894       896       895       882       928       914       891       909       894       940
dram[4]:        898       891       898       903       890       980       884       883       952       891       938       893       947       942       880       949
dram[5]:        887       873       985       911       972       913       897       901       956       896       930       893       931       887       900       980
dram[6]:        939       979       934       887       895       893       941       934       881       928       895       895       889       897       893       909
dram[7]:        886       898       897       895       897       891       894       896       878       929       880       935       885       888       942       900
dram[8]:        938       896       974       879       885       945       907       902       922       920       963       959       891       895       896       890
dram[9]:        889       925       899       893       924       918       947       916       889       934       902       937       888       940       925       912
dram[10]:        894       913       903       887       898       925       890       902       932      1044       888       893       913       965       904       873
dram[11]:        893       885       918       884       944       886       894       890       922       877       924       896       886       887       922       928
dram[12]:        880       891       883       948       946       890       926       891       926       929      1019       906       932       939       895       882
dram[13]:        920       886       897       918       894       937       885       871       967       919      1004       912       913       934       965       875
dram[14]:        922       903       886       935       903       883       900       890       921       906       990       888       912       882       973       955
dram[15]:        985       933       896       894       916       888       892      1071       896       943       895       913       877       895       888       919
dram[16]:        899       933       893       887       894       900       918       879       920       895       896       921       869       891       902       901
dram[17]:        996      1001       899       879       884       958       896      1007       897       916       913       919       904       909       938       924
dram[18]:        887       905       908       903       890       893       911       892       931       899       945       981       896       930       896       934
dram[19]:        894       898       890       884       932       884      1021       895       928       894       897       909       907       940       892       878
dram[20]:        912       938       864       915       931       950       887       907       938       917       931       908       883       925       940       915
dram[21]:        893       916       881       926       898       896       895       933       886       986       912       908       921       892       940       943
dram[22]:        934       888       928       903       968       925       899       898       897       926       927       895       898       942       888       892
dram[23]:        898       927       888       937       968       900       945       951       889       897       945       892       903      1044       900       938
dram[24]:        893       971       943       880       923       884       893       918       935       912       976       891       895       888       881       890
dram[25]:        889       902       934       893       899       908       945       874       904       927       927       910       954       883       894       893
dram[26]:        891      1012       898       909       882       917       911       897       906       897       904       946       862       919       920       927
dram[27]:        897       901       889       894       892       888       921       891       989       976       943       894       889       901       891       960
dram[28]:        887       897       921       942       894       891       895       887       900       889       901       923       902       928       891      1020
dram[29]:        916       948       901       913       893       893       899       896       968       895       967       911       893       887       865       942
dram[30]:        972      1028       902       949       871       931       907       967       885       937       895       954       916       894       889       918
dram[31]:        935       897       913       891       913       881       929       931      1002       875       912       950       885       937       932       935
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117108 n_act=4643 n_pre=4627 n_ref_event=0 n_req=5410 n_rd=4326 n_rd_L2_A=0 n_write=0 n_wr_bk=1084 bw_util=0.04136
n_activity=69974 dram_eff=0.07731
bk0: 262a 122298i bk1: 278a 121640i bk2: 218a 123787i bk3: 298a 120742i bk4: 274a 122039i bk5: 254a 122128i bk6: 296a 121193i bk7: 298a 121101i bk8: 280a 122819i bk9: 270a 122762i bk10: 318a 121464i bk11: 296a 122813i bk12: 292a 120561i bk13: 276a 121303i bk14: 214a 124009i bk15: 202a 124119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141774
Row_Buffer_Locality_read = 0.145400
Row_Buffer_Locality_write = 0.127306
Bank_Level_Parallism = 2.773599
Bank_Level_Parallism_Col = 1.758721
Bank_Level_Parallism_Ready = 1.020887
write_to_read_ratio_blp_rw_average = 0.231137
GrpLevelPara = 1.547714 

BW Util details:
bwutil = 0.041358 
total_CMD = 130810 
util_bw = 5410 
Wasted_Col = 28465 
Wasted_Row = 17896 
Idle = 79039 

BW Util Bottlenecks: 
RCDc_limit = 38126 
RCDWRc_limit = 8165 
WTRc_limit = 6411 
RTWc_limit = 4017 
CCDLc_limit = 1509 
rwq = 0 
CCDLc_limit_alone = 1188 
WTRc_limit_alone = 6184 
RTWc_limit_alone = 3923 

Commands details: 
total_CMD = 130810 
n_nop = 117108 
Read = 4326 
Write = 0 
L2_Alloc = 0 
L2_WB = 1084 
n_act = 4643 
n_pre = 4627 
n_ref = 0 
n_req = 5410 
total_req = 5410 

Dual Bus Interface Util: 
issued_total_row = 9270 
issued_total_col = 5410 
Row_Bus_Util =  0.070866 
CoL_Bus_Util = 0.041358 
Either_Row_CoL_Bus_Util = 0.104747 
Issued_on_Two_Bus_Simul_Util = 0.007476 
issued_two_Eff = 0.071376 
queue_avg = 0.249408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.249408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116596 n_act=4868 n_pre=4852 n_ref_event=0 n_req=5536 n_rd=4402 n_rd_L2_A=0 n_write=0 n_wr_bk=1134 bw_util=0.04232
n_activity=72532 dram_eff=0.07632
bk0: 304a 120201i bk1: 256a 122204i bk2: 254a 122225i bk3: 270a 121809i bk4: 266a 121911i bk5: 264a 122059i bk6: 232a 122895i bk7: 310a 119724i bk8: 300a 121751i bk9: 304a 121410i bk10: 356a 118887i bk11: 294a 122012i bk12: 266a 121859i bk13: 228a 122910i bk14: 218a 123995i bk15: 280a 121365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120665
Row_Buffer_Locality_read = 0.121308
Row_Buffer_Locality_write = 0.118166
Bank_Level_Parallism = 2.796285
Bank_Level_Parallism_Col = 1.767738
Bank_Level_Parallism_Ready = 1.030708
write_to_read_ratio_blp_rw_average = 0.233933
GrpLevelPara = 1.548810 

BW Util details:
bwutil = 0.042321 
total_CMD = 130810 
util_bw = 5536 
Wasted_Col = 29999 
Wasted_Row = 18565 
Idle = 76710 

BW Util Bottlenecks: 
RCDc_limit = 40020 
RCDWRc_limit = 8608 
WTRc_limit = 6903 
RTWc_limit = 4695 
CCDLc_limit = 1627 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 6626 
RTWc_limit_alone = 4593 

Commands details: 
total_CMD = 130810 
n_nop = 116596 
Read = 4402 
Write = 0 
L2_Alloc = 0 
L2_WB = 1134 
n_act = 4868 
n_pre = 4852 
n_ref = 0 
n_req = 5536 
total_req = 5536 

Dual Bus Interface Util: 
issued_total_row = 9720 
issued_total_col = 5536 
Row_Bus_Util =  0.074306 
CoL_Bus_Util = 0.042321 
Either_Row_CoL_Bus_Util = 0.108661 
Issued_on_Two_Bus_Simul_Util = 0.007966 
issued_two_Eff = 0.073308 
queue_avg = 0.289466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.289466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116909 n_act=4770 n_pre=4754 n_ref_event=0 n_req=5445 n_rd=4314 n_rd_L2_A=0 n_write=0 n_wr_bk=1133 bw_util=0.04164
n_activity=70092 dram_eff=0.07771
bk0: 240a 122539i bk1: 214a 124049i bk2: 286a 120635i bk3: 270a 121985i bk4: 228a 122931i bk5: 238a 122667i bk6: 248a 123070i bk7: 308a 120083i bk8: 288a 121978i bk9: 292a 121810i bk10: 284a 122040i bk11: 342a 120186i bk12: 322a 119031i bk13: 230a 122957i bk14: 264a 121665i bk15: 260a 121397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123967
Row_Buffer_Locality_read = 0.125174
Row_Buffer_Locality_write = 0.119363
Bank_Level_Parallism = 2.863040
Bank_Level_Parallism_Col = 1.794341
Bank_Level_Parallism_Ready = 1.027538
write_to_read_ratio_blp_rw_average = 0.244146
GrpLevelPara = 1.553015 

BW Util details:
bwutil = 0.041641 
total_CMD = 130810 
util_bw = 5447 
Wasted_Col = 29109 
Wasted_Row = 17620 
Idle = 78634 

BW Util Bottlenecks: 
RCDc_limit = 38852 
RCDWRc_limit = 8553 
WTRc_limit = 6612 
RTWc_limit = 5343 
CCDLc_limit = 1693 
rwq = 0 
CCDLc_limit_alone = 1257 
WTRc_limit_alone = 6320 
RTWc_limit_alone = 5199 

Commands details: 
total_CMD = 130810 
n_nop = 116909 
Read = 4314 
Write = 0 
L2_Alloc = 0 
L2_WB = 1133 
n_act = 4770 
n_pre = 4754 
n_ref = 0 
n_req = 5445 
total_req = 5447 

Dual Bus Interface Util: 
issued_total_row = 9524 
issued_total_col = 5447 
Row_Bus_Util =  0.072808 
CoL_Bus_Util = 0.041641 
Either_Row_CoL_Bus_Util = 0.106269 
Issued_on_Two_Bus_Simul_Util = 0.008180 
issued_two_Eff = 0.076973 
queue_avg = 0.294022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.294022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116966 n_act=4712 n_pre=4696 n_ref_event=0 n_req=5418 n_rd=4322 n_rd_L2_A=0 n_write=0 n_wr_bk=1097 bw_util=0.04143
n_activity=71343 dram_eff=0.07596
bk0: 236a 122624i bk1: 264a 121943i bk2: 256a 122143i bk3: 236a 122820i bk4: 270a 120962i bk5: 252a 122443i bk6: 324a 119920i bk7: 266a 122172i bk8: 284a 121982i bk9: 310a 120974i bk10: 336a 120777i bk11: 334a 120629i bk12: 208a 124445i bk13: 242a 122754i bk14: 252a 122644i bk15: 252a 122469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130306
Row_Buffer_Locality_read = 0.131652
Row_Buffer_Locality_write = 0.125000
Bank_Level_Parallism = 2.778079
Bank_Level_Parallism_Col = 1.775155
Bank_Level_Parallism_Ready = 1.024728
write_to_read_ratio_blp_rw_average = 0.237655
GrpLevelPara = 1.550770 

BW Util details:
bwutil = 0.041426 
total_CMD = 130810 
util_bw = 5419 
Wasted_Col = 28824 
Wasted_Row = 18555 
Idle = 78012 

BW Util Bottlenecks: 
RCDc_limit = 38728 
RCDWRc_limit = 8323 
WTRc_limit = 6526 
RTWc_limit = 4352 
CCDLc_limit = 1604 
rwq = 0 
CCDLc_limit_alone = 1235 
WTRc_limit_alone = 6275 
RTWc_limit_alone = 4234 

Commands details: 
total_CMD = 130810 
n_nop = 116966 
Read = 4322 
Write = 0 
L2_Alloc = 0 
L2_WB = 1097 
n_act = 4712 
n_pre = 4696 
n_ref = 0 
n_req = 5418 
total_req = 5419 

Dual Bus Interface Util: 
issued_total_row = 9408 
issued_total_col = 5419 
Row_Bus_Util =  0.071921 
CoL_Bus_Util = 0.041426 
Either_Row_CoL_Bus_Util = 0.105833 
Issued_on_Two_Bus_Simul_Util = 0.007515 
issued_two_Eff = 0.071005 
queue_avg = 0.287715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.287715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117951 n_act=4347 n_pre=4331 n_ref_event=0 n_req=5041 n_rd=4044 n_rd_L2_A=0 n_write=0 n_wr_bk=999 bw_util=0.03855
n_activity=68441 dram_eff=0.07368
bk0: 260a 122230i bk1: 280a 122020i bk2: 240a 122672i bk3: 204a 124520i bk4: 244a 122627i bk5: 230a 123406i bk6: 262a 122199i bk7: 228a 123942i bk8: 316a 120646i bk9: 266a 122553i bk10: 312a 121185i bk11: 252a 123557i bk12: 232a 123667i bk13: 228a 123398i bk14: 230a 123076i bk15: 260a 121812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137671
Row_Buffer_Locality_read = 0.133284
Row_Buffer_Locality_write = 0.155466
Bank_Level_Parallism = 2.660396
Bank_Level_Parallism_Col = 1.717597
Bank_Level_Parallism_Ready = 1.020424
write_to_read_ratio_blp_rw_average = 0.217435
GrpLevelPara = 1.513812 

BW Util details:
bwutil = 0.038552 
total_CMD = 130810 
util_bw = 5043 
Wasted_Col = 27518 
Wasted_Row = 17992 
Idle = 80257 

BW Util Bottlenecks: 
RCDc_limit = 36498 
RCDWRc_limit = 7289 
WTRc_limit = 5743 
RTWc_limit = 3697 
CCDLc_limit = 1424 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 5525 
RTWc_limit_alone = 3590 

Commands details: 
total_CMD = 130810 
n_nop = 117951 
Read = 4044 
Write = 0 
L2_Alloc = 0 
L2_WB = 999 
n_act = 4347 
n_pre = 4331 
n_ref = 0 
n_req = 5041 
total_req = 5043 

Dual Bus Interface Util: 
issued_total_row = 8678 
issued_total_col = 5043 
Row_Bus_Util =  0.066340 
CoL_Bus_Util = 0.038552 
Either_Row_CoL_Bus_Util = 0.098303 
Issued_on_Two_Bus_Simul_Util = 0.006590 
issued_two_Eff = 0.067035 
queue_avg = 0.256204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.256204
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116327 n_act=4992 n_pre=4976 n_ref_event=0 n_req=5692 n_rd=4530 n_rd_L2_A=0 n_write=0 n_wr_bk=1164 bw_util=0.04353
n_activity=71532 dram_eff=0.0796
bk0: 286a 120393i bk1: 262a 121829i bk2: 298a 119881i bk3: 256a 122159i bk4: 302a 119983i bk5: 264a 122114i bk6: 272a 121554i bk7: 284a 121893i bk8: 330a 120786i bk9: 300a 121937i bk10: 354a 119991i bk11: 282a 122358i bk12: 282a 121193i bk13: 288a 120529i bk14: 254a 121947i bk15: 216a 123551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122980
Row_Buffer_Locality_read = 0.123841
Row_Buffer_Locality_write = 0.119621
Bank_Level_Parallism = 2.930406
Bank_Level_Parallism_Col = 1.808369
Bank_Level_Parallism_Ready = 1.030032
write_to_read_ratio_blp_rw_average = 0.233061
GrpLevelPara = 1.576460 

BW Util details:
bwutil = 0.043529 
total_CMD = 130810 
util_bw = 5694 
Wasted_Col = 29736 
Wasted_Row = 17994 
Idle = 77386 

BW Util Bottlenecks: 
RCDc_limit = 40703 
RCDWRc_limit = 8825 
WTRc_limit = 7290 
RTWc_limit = 4641 
CCDLc_limit = 1730 
rwq = 0 
CCDLc_limit_alone = 1303 
WTRc_limit_alone = 6980 
RTWc_limit_alone = 4524 

Commands details: 
total_CMD = 130810 
n_nop = 116327 
Read = 4530 
Write = 0 
L2_Alloc = 0 
L2_WB = 1164 
n_act = 4992 
n_pre = 4976 
n_ref = 0 
n_req = 5692 
total_req = 5694 

Dual Bus Interface Util: 
issued_total_row = 9968 
issued_total_col = 5694 
Row_Bus_Util =  0.076202 
CoL_Bus_Util = 0.043529 
Either_Row_CoL_Bus_Util = 0.110718 
Issued_on_Two_Bus_Simul_Util = 0.009013 
issued_two_Eff = 0.081406 
queue_avg = 0.315740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.31574
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117133 n_act=4662 n_pre=4646 n_ref_event=0 n_req=5337 n_rd=4242 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.04081
n_activity=69393 dram_eff=0.07692
bk0: 242a 122475i bk1: 274a 121506i bk2: 276a 121450i bk3: 216a 123937i bk4: 266a 121730i bk5: 226a 123173i bk6: 306a 120495i bk7: 224a 123446i bk8: 238a 123545i bk9: 326a 120273i bk10: 282a 122727i bk11: 320a 120572i bk12: 234a 123421i bk13: 308a 120246i bk14: 238a 122967i bk15: 266a 121473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126476
Row_Buffer_Locality_read = 0.125648
Row_Buffer_Locality_write = 0.129680
Bank_Level_Parallism = 2.818911
Bank_Level_Parallism_Col = 1.788553
Bank_Level_Parallism_Ready = 1.026976
write_to_read_ratio_blp_rw_average = 0.235064
GrpLevelPara = 1.565015 

BW Util details:
bwutil = 0.040807 
total_CMD = 130810 
util_bw = 5338 
Wasted_Col = 28222 
Wasted_Row = 17829 
Idle = 79421 

BW Util Bottlenecks: 
RCDc_limit = 38200 
RCDWRc_limit = 8242 
WTRc_limit = 6951 
RTWc_limit = 4415 
CCDLc_limit = 1508 
rwq = 0 
CCDLc_limit_alone = 1144 
WTRc_limit_alone = 6687 
RTWc_limit_alone = 4315 

Commands details: 
total_CMD = 130810 
n_nop = 117133 
Read = 4242 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 4662 
n_pre = 4646 
n_ref = 0 
n_req = 5337 
total_req = 5338 

Dual Bus Interface Util: 
issued_total_row = 9308 
issued_total_col = 5338 
Row_Bus_Util =  0.071157 
CoL_Bus_Util = 0.040807 
Either_Row_CoL_Bus_Util = 0.104556 
Issued_on_Two_Bus_Simul_Util = 0.007408 
issued_two_Eff = 0.070849 
queue_avg = 0.276745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.276745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117429 n_act=4546 n_pre=4530 n_ref_event=0 n_req=5234 n_rd=4188 n_rd_L2_A=0 n_write=0 n_wr_bk=1048 bw_util=0.04003
n_activity=70185 dram_eff=0.0746
bk0: 238a 122743i bk1: 236a 123305i bk2: 266a 121652i bk3: 274a 121617i bk4: 272a 121745i bk5: 240a 122883i bk6: 266a 122305i bk7: 256a 122378i bk8: 270a 122677i bk9: 308a 120557i bk10: 294a 122272i bk11: 284a 123019i bk12: 228a 123260i bk13: 266a 122055i bk14: 270a 121934i bk15: 220a 123758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131448
Row_Buffer_Locality_read = 0.134432
Row_Buffer_Locality_write = 0.119503
Bank_Level_Parallism = 2.711000
Bank_Level_Parallism_Col = 1.736934
Bank_Level_Parallism_Ready = 1.029030
write_to_read_ratio_blp_rw_average = 0.226006
GrpLevelPara = 1.530181 

BW Util details:
bwutil = 0.040028 
total_CMD = 130810 
util_bw = 5236 
Wasted_Col = 28443 
Wasted_Row = 17975 
Idle = 79156 

BW Util Bottlenecks: 
RCDc_limit = 37634 
RCDWRc_limit = 7973 
WTRc_limit = 6512 
RTWc_limit = 4236 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1088 
WTRc_limit_alone = 6274 
RTWc_limit_alone = 4134 

Commands details: 
total_CMD = 130810 
n_nop = 117429 
Read = 4188 
Write = 0 
L2_Alloc = 0 
L2_WB = 1048 
n_act = 4546 
n_pre = 4530 
n_ref = 0 
n_req = 5234 
total_req = 5236 

Dual Bus Interface Util: 
issued_total_row = 9076 
issued_total_col = 5236 
Row_Bus_Util =  0.069383 
CoL_Bus_Util = 0.040028 
Either_Row_CoL_Bus_Util = 0.102293 
Issued_on_Two_Bus_Simul_Util = 0.007117 
issued_two_Eff = 0.069576 
queue_avg = 0.234776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.234776
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116846 n_act=4761 n_pre=4745 n_ref_event=0 n_req=5471 n_rd=4356 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.04183
n_activity=70319 dram_eff=0.07782
bk0: 252a 122092i bk1: 286a 121058i bk2: 276a 121367i bk3: 246a 122662i bk4: 260a 121858i bk5: 262a 121671i bk6: 284a 121360i bk7: 252a 122582i bk8: 280a 121861i bk9: 300a 121580i bk10: 354a 119318i bk11: 284a 123054i bk12: 284a 121402i bk13: 236a 123568i bk14: 242a 122820i bk15: 258a 121996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129775
Row_Buffer_Locality_read = 0.130395
Row_Buffer_Locality_write = 0.127354
Bank_Level_Parallism = 2.860270
Bank_Level_Parallism_Col = 1.798949
Bank_Level_Parallism_Ready = 1.030336
write_to_read_ratio_blp_rw_average = 0.231616
GrpLevelPara = 1.573744 

BW Util details:
bwutil = 0.041832 
total_CMD = 130810 
util_bw = 5472 
Wasted_Col = 28392 
Wasted_Row = 17943 
Idle = 79003 

BW Util Bottlenecks: 
RCDc_limit = 38822 
RCDWRc_limit = 8420 
WTRc_limit = 6844 
RTWc_limit = 4081 
CCDLc_limit = 1619 
rwq = 0 
CCDLc_limit_alone = 1253 
WTRc_limit_alone = 6580 
RTWc_limit_alone = 3979 

Commands details: 
total_CMD = 130810 
n_nop = 116846 
Read = 4356 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 4761 
n_pre = 4745 
n_ref = 0 
n_req = 5471 
total_req = 5472 

Dual Bus Interface Util: 
issued_total_row = 9506 
issued_total_col = 5472 
Row_Bus_Util =  0.072670 
CoL_Bus_Util = 0.041832 
Either_Row_CoL_Bus_Util = 0.106750 
Issued_on_Two_Bus_Simul_Util = 0.007752 
issued_two_Eff = 0.072615 
queue_avg = 0.300596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.300596
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116732 n_act=4817 n_pre=4801 n_ref_event=0 n_req=5478 n_rd=4366 n_rd_L2_A=0 n_write=0 n_wr_bk=1113 bw_util=0.04189
n_activity=71491 dram_eff=0.07664
bk0: 256a 122185i bk1: 278a 121130i bk2: 268a 121980i bk3: 262a 121661i bk4: 292a 120450i bk5: 210a 124443i bk6: 278a 122050i bk7: 292a 120835i bk8: 274a 122445i bk9: 314a 120428i bk10: 336a 120857i bk11: 314a 120950i bk12: 268a 121537i bk13: 262a 121766i bk14: 218a 123528i bk15: 244a 122439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120664
Row_Buffer_Locality_read = 0.125744
Row_Buffer_Locality_write = 0.100719
Bank_Level_Parallism = 2.807063
Bank_Level_Parallism_Col = 1.757344
Bank_Level_Parallism_Ready = 1.027195
write_to_read_ratio_blp_rw_average = 0.235661
GrpLevelPara = 1.538514 

BW Util details:
bwutil = 0.041885 
total_CMD = 130810 
util_bw = 5479 
Wasted_Col = 29649 
Wasted_Row = 18221 
Idle = 77461 

BW Util Bottlenecks: 
RCDc_limit = 39501 
RCDWRc_limit = 8660 
WTRc_limit = 6965 
RTWc_limit = 4313 
CCDLc_limit = 1554 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 6687 
RTWc_limit_alone = 4210 

Commands details: 
total_CMD = 130810 
n_nop = 116732 
Read = 4366 
Write = 0 
L2_Alloc = 0 
L2_WB = 1113 
n_act = 4817 
n_pre = 4801 
n_ref = 0 
n_req = 5478 
total_req = 5479 

Dual Bus Interface Util: 
issued_total_row = 9618 
issued_total_col = 5479 
Row_Bus_Util =  0.073526 
CoL_Bus_Util = 0.041885 
Either_Row_CoL_Bus_Util = 0.107622 
Issued_on_Two_Bus_Simul_Util = 0.007790 
issued_two_Eff = 0.072382 
queue_avg = 0.310618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.310618
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117127 n_act=4671 n_pre=4655 n_ref_event=0 n_req=5350 n_rd=4284 n_rd_L2_A=0 n_write=0 n_wr_bk=1066 bw_util=0.0409
n_activity=70152 dram_eff=0.07626
bk0: 270a 121756i bk1: 254a 122346i bk2: 262a 122666i bk3: 296a 120483i bk4: 282a 121089i bk5: 272a 121511i bk6: 222a 124559i bk7: 270a 121937i bk8: 292a 121614i bk9: 280a 122218i bk10: 308a 121108i bk11: 302a 121924i bk12: 230a 123107i bk13: 250a 122538i bk14: 244a 122811i bk15: 250a 121576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126916
Row_Buffer_Locality_read = 0.124416
Row_Buffer_Locality_write = 0.136961
Bank_Level_Parallism = 2.790340
Bank_Level_Parallism_Col = 1.766411
Bank_Level_Parallism_Ready = 1.028598
write_to_read_ratio_blp_rw_average = 0.226613
GrpLevelPara = 1.545891 

BW Util details:
bwutil = 0.040899 
total_CMD = 130810 
util_bw = 5350 
Wasted_Col = 28743 
Wasted_Row = 17896 
Idle = 78821 

BW Util Bottlenecks: 
RCDc_limit = 38767 
RCDWRc_limit = 7928 
WTRc_limit = 6481 
RTWc_limit = 4173 
CCDLc_limit = 1525 
rwq = 0 
CCDLc_limit_alone = 1173 
WTRc_limit_alone = 6231 
RTWc_limit_alone = 4071 

Commands details: 
total_CMD = 130810 
n_nop = 117127 
Read = 4284 
Write = 0 
L2_Alloc = 0 
L2_WB = 1066 
n_act = 4671 
n_pre = 4655 
n_ref = 0 
n_req = 5350 
total_req = 5350 

Dual Bus Interface Util: 
issued_total_row = 9326 
issued_total_col = 5350 
Row_Bus_Util =  0.071294 
CoL_Bus_Util = 0.040899 
Either_Row_CoL_Bus_Util = 0.104602 
Issued_on_Two_Bus_Simul_Util = 0.007591 
issued_two_Eff = 0.072572 
queue_avg = 0.284099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.284099
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117576 n_act=4505 n_pre=4489 n_ref_event=0 n_req=5198 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=1036 bw_util=0.03974
n_activity=67944 dram_eff=0.0765
bk0: 228a 123456i bk1: 264a 122180i bk2: 228a 123223i bk3: 244a 122915i bk4: 274a 121075i bk5: 278a 121204i bk6: 214a 124240i bk7: 260a 122792i bk8: 304a 121845i bk9: 298a 121516i bk10: 318a 121109i bk11: 258a 123265i bk12: 242a 122979i bk13: 266a 122179i bk14: 250a 122396i bk15: 236a 122879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133321
Row_Buffer_Locality_read = 0.134551
Row_Buffer_Locality_write = 0.128378
Bank_Level_Parallism = 2.777933
Bank_Level_Parallism_Col = 1.756071
Bank_Level_Parallism_Ready = 1.024432
write_to_read_ratio_blp_rw_average = 0.228657
GrpLevelPara = 1.546057 

BW Util details:
bwutil = 0.039737 
total_CMD = 130810 
util_bw = 5198 
Wasted_Col = 27567 
Wasted_Row = 17238 
Idle = 80807 

BW Util Bottlenecks: 
RCDc_limit = 37204 
RCDWRc_limit = 7853 
WTRc_limit = 6367 
RTWc_limit = 3836 
CCDLc_limit = 1461 
rwq = 0 
CCDLc_limit_alone = 1141 
WTRc_limit_alone = 6127 
RTWc_limit_alone = 3756 

Commands details: 
total_CMD = 130810 
n_nop = 117576 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 1036 
n_act = 4505 
n_pre = 4489 
n_ref = 0 
n_req = 5198 
total_req = 5198 

Dual Bus Interface Util: 
issued_total_row = 8994 
issued_total_col = 5198 
Row_Bus_Util =  0.068756 
CoL_Bus_Util = 0.039737 
Either_Row_CoL_Bus_Util = 0.101170 
Issued_on_Two_Bus_Simul_Util = 0.007324 
issued_two_Eff = 0.072389 
queue_avg = 0.236274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.236274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116912 n_act=4753 n_pre=4737 n_ref_event=0 n_req=5460 n_rd=4344 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.04174
n_activity=70567 dram_eff=0.07737
bk0: 264a 121928i bk1: 276a 121460i bk2: 260a 121475i bk3: 222a 123716i bk4: 268a 121749i bk5: 262a 121522i bk6: 254a 122253i bk7: 276a 121678i bk8: 332a 120392i bk9: 312a 120697i bk10: 306a 121613i bk11: 286a 122503i bk12: 294a 120888i bk13: 260a 121681i bk14: 260a 121838i bk15: 212a 123931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129487
Row_Buffer_Locality_read = 0.132136
Row_Buffer_Locality_write = 0.119176
Bank_Level_Parallism = 2.863046
Bank_Level_Parallism_Col = 1.800821
Bank_Level_Parallism_Ready = 1.028388
write_to_read_ratio_blp_rw_average = 0.243612
GrpLevelPara = 1.564439 

BW Util details:
bwutil = 0.041740 
total_CMD = 130810 
util_bw = 5460 
Wasted_Col = 28750 
Wasted_Row = 17866 
Idle = 78734 

BW Util Bottlenecks: 
RCDc_limit = 38726 
RCDWRc_limit = 8500 
WTRc_limit = 6815 
RTWc_limit = 4793 
CCDLc_limit = 1687 
rwq = 0 
CCDLc_limit_alone = 1273 
WTRc_limit_alone = 6543 
RTWc_limit_alone = 4651 

Commands details: 
total_CMD = 130810 
n_nop = 116912 
Read = 4344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 4753 
n_pre = 4737 
n_ref = 0 
n_req = 5460 
total_req = 5460 

Dual Bus Interface Util: 
issued_total_row = 9490 
issued_total_col = 5460 
Row_Bus_Util =  0.072548 
CoL_Bus_Util = 0.041740 
Either_Row_CoL_Bus_Util = 0.106246 
Issued_on_Two_Bus_Simul_Util = 0.008042 
issued_two_Eff = 0.075694 
queue_avg = 0.297034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.297034
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117416 n_act=4563 n_pre=4547 n_ref_event=0 n_req=5276 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=1036 bw_util=0.04033
n_activity=68229 dram_eff=0.07733
bk0: 260a 122075i bk1: 222a 123727i bk2: 246a 122910i bk3: 242a 122987i bk4: 250a 122698i bk5: 234a 123647i bk6: 248a 122994i bk7: 236a 123229i bk8: 328a 120615i bk9: 262a 122607i bk10: 342a 119805i bk11: 326a 121196i bk12: 270a 121418i bk13: 252a 122461i bk14: 274a 121820i bk15: 248a 122505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135140
Row_Buffer_Locality_read = 0.134198
Row_Buffer_Locality_write = 0.138996
Bank_Level_Parallism = 2.792637
Bank_Level_Parallism_Col = 1.768003
Bank_Level_Parallism_Ready = 1.021986
write_to_read_ratio_blp_rw_average = 0.220236
GrpLevelPara = 1.549384 

BW Util details:
bwutil = 0.040333 
total_CMD = 130810 
util_bw = 5276 
Wasted_Col = 27645 
Wasted_Row = 17763 
Idle = 80126 

BW Util Bottlenecks: 
RCDc_limit = 37808 
RCDWRc_limit = 7736 
WTRc_limit = 6263 
RTWc_limit = 3625 
CCDLc_limit = 1523 
rwq = 0 
CCDLc_limit_alone = 1197 
WTRc_limit_alone = 6024 
RTWc_limit_alone = 3538 

Commands details: 
total_CMD = 130810 
n_nop = 117416 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 1036 
n_act = 4563 
n_pre = 4547 
n_ref = 0 
n_req = 5276 
total_req = 5276 

Dual Bus Interface Util: 
issued_total_row = 9110 
issued_total_col = 5276 
Row_Bus_Util =  0.069643 
CoL_Bus_Util = 0.040333 
Either_Row_CoL_Bus_Util = 0.102393 
Issued_on_Two_Bus_Simul_Util = 0.007584 
issued_two_Eff = 0.074063 
queue_avg = 0.268267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.268267
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117103 n_act=4659 n_pre=4643 n_ref_event=0 n_req=5363 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=1077 bw_util=0.04101
n_activity=69523 dram_eff=0.07717
bk0: 258a 121945i bk1: 244a 122652i bk2: 278a 121720i bk3: 234a 123135i bk4: 240a 122724i bk5: 254a 121849i bk6: 292a 120873i bk7: 262a 122615i bk8: 280a 121958i bk9: 340a 119442i bk10: 304a 121422i bk11: 326a 121571i bk12: 284a 121132i bk13: 204a 124019i bk14: 242a 122471i bk15: 246a 122423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131270
Row_Buffer_Locality_read = 0.135728
Row_Buffer_Locality_write = 0.113488
Bank_Level_Parallism = 2.850366
Bank_Level_Parallism_Col = 1.798818
Bank_Level_Parallism_Ready = 1.029637
write_to_read_ratio_blp_rw_average = 0.241517
GrpLevelPara = 1.570966 

BW Util details:
bwutil = 0.041014 
total_CMD = 130810 
util_bw = 5365 
Wasted_Col = 28315 
Wasted_Row = 17672 
Idle = 79458 

BW Util Bottlenecks: 
RCDc_limit = 38210 
RCDWRc_limit = 8247 
WTRc_limit = 6545 
RTWc_limit = 4892 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1179 
WTRc_limit_alone = 6304 
RTWc_limit_alone = 4751 

Commands details: 
total_CMD = 130810 
n_nop = 117103 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1077 
n_act = 4659 
n_pre = 4643 
n_ref = 0 
n_req = 5363 
total_req = 5365 

Dual Bus Interface Util: 
issued_total_row = 9302 
issued_total_col = 5365 
Row_Bus_Util =  0.071111 
CoL_Bus_Util = 0.041014 
Either_Row_CoL_Bus_Util = 0.104786 
Issued_on_Two_Bus_Simul_Util = 0.007339 
issued_two_Eff = 0.070037 
queue_avg = 0.297263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.297263
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117198 n_act=4626 n_pre=4610 n_ref_event=0 n_req=5363 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=1063 bw_util=0.041
n_activity=70430 dram_eff=0.07615
bk0: 282a 121399i bk1: 234a 123486i bk2: 250a 122487i bk3: 226a 123257i bk4: 294a 120560i bk5: 250a 122619i bk6: 268a 121452i bk7: 260a 122621i bk8: 306a 122189i bk9: 316a 121438i bk10: 292a 123113i bk11: 342a 120135i bk12: 258a 122354i bk13: 240a 122637i bk14: 240a 123064i bk15: 242a 121780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.137423
Row_Buffer_Locality_read = 0.141395
Row_Buffer_Locality_write = 0.121355
Bank_Level_Parallism = 2.762271
Bank_Level_Parallism_Col = 1.764049
Bank_Level_Parallism_Ready = 1.026105
write_to_read_ratio_blp_rw_average = 0.230227
GrpLevelPara = 1.541824 

BW Util details:
bwutil = 0.040998 
total_CMD = 130810 
util_bw = 5363 
Wasted_Col = 28558 
Wasted_Row = 18113 
Idle = 78776 

BW Util Bottlenecks: 
RCDc_limit = 38198 
RCDWRc_limit = 8083 
WTRc_limit = 6364 
RTWc_limit = 4494 
CCDLc_limit = 1566 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 6118 
RTWc_limit_alone = 4381 

Commands details: 
total_CMD = 130810 
n_nop = 117198 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 1063 
n_act = 4626 
n_pre = 4610 
n_ref = 0 
n_req = 5363 
total_req = 5363 

Dual Bus Interface Util: 
issued_total_row = 9236 
issued_total_col = 5363 
Row_Bus_Util =  0.070606 
CoL_Bus_Util = 0.040998 
Either_Row_CoL_Bus_Util = 0.104059 
Issued_on_Two_Bus_Simul_Util = 0.007545 
issued_two_Eff = 0.072510 
queue_avg = 0.291125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.291125
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116708 n_act=4808 n_pre=4792 n_ref_event=0 n_req=5535 n_rd=4403 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.04231
n_activity=70881 dram_eff=0.07809
bk0: 252a 122227i bk1: 276a 121407i bk2: 270a 121477i bk3: 220a 123734i bk4: 240a 122872i bk5: 258a 122101i bk6: 324a 119651i bk7: 266a 122337i bk8: 308a 121742i bk9: 342a 120068i bk10: 300a 121937i bk11: 329a 120075i bk12: 270a 121736i bk13: 262a 121732i bk14: 256a 121967i bk15: 230a 123293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131346
Row_Buffer_Locality_read = 0.135135
Row_Buffer_Locality_write = 0.116608
Bank_Level_Parallism = 2.852347
Bank_Level_Parallism_Col = 1.789431
Bank_Level_Parallism_Ready = 1.029449
write_to_read_ratio_blp_rw_average = 0.241542
GrpLevelPara = 1.551094 

BW Util details:
bwutil = 0.042313 
total_CMD = 130810 
util_bw = 5535 
Wasted_Col = 29124 
Wasted_Row = 17978 
Idle = 78173 

BW Util Bottlenecks: 
RCDc_limit = 39246 
RCDWRc_limit = 8628 
WTRc_limit = 6807 
RTWc_limit = 4661 
CCDLc_limit = 1704 
rwq = 0 
CCDLc_limit_alone = 1281 
WTRc_limit_alone = 6519 
RTWc_limit_alone = 4526 

Commands details: 
total_CMD = 130810 
n_nop = 116708 
Read = 4403 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 4808 
n_pre = 4792 
n_ref = 0 
n_req = 5535 
total_req = 5535 

Dual Bus Interface Util: 
issued_total_row = 9600 
issued_total_col = 5535 
Row_Bus_Util =  0.073389 
CoL_Bus_Util = 0.042313 
Either_Row_CoL_Bus_Util = 0.107805 
Issued_on_Two_Bus_Simul_Util = 0.007897 
issued_two_Eff = 0.073252 
queue_avg = 0.305489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.305489
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116659 n_act=4851 n_pre=4835 n_ref_event=0 n_req=5528 n_rd=4386 n_rd_L2_A=0 n_write=0 n_wr_bk=1144 bw_util=0.04228
n_activity=71589 dram_eff=0.07725
bk0: 226a 123481i bk1: 284a 121278i bk2: 232a 123674i bk3: 222a 123023i bk4: 280a 120984i bk5: 258a 122663i bk6: 242a 122765i bk7: 286a 120902i bk8: 294a 121493i bk9: 306a 121179i bk10: 314a 121174i bk11: 360a 119112i bk12: 258a 121860i bk13: 286a 120605i bk14: 238a 122830i bk15: 300a 120237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122467
Row_Buffer_Locality_read = 0.122663
Row_Buffer_Locality_write = 0.121716
Bank_Level_Parallism = 2.834373
Bank_Level_Parallism_Col = 1.774370
Bank_Level_Parallism_Ready = 1.026944
write_to_read_ratio_blp_rw_average = 0.238305
GrpLevelPara = 1.547788 

BW Util details:
bwutil = 0.042275 
total_CMD = 130810 
util_bw = 5530 
Wasted_Col = 29694 
Wasted_Row = 18131 
Idle = 77455 

BW Util Bottlenecks: 
RCDc_limit = 39678 
RCDWRc_limit = 8648 
WTRc_limit = 6929 
RTWc_limit = 4676 
CCDLc_limit = 1692 
rwq = 0 
CCDLc_limit_alone = 1290 
WTRc_limit_alone = 6652 
RTWc_limit_alone = 4551 

Commands details: 
total_CMD = 130810 
n_nop = 116659 
Read = 4386 
Write = 0 
L2_Alloc = 0 
L2_WB = 1144 
n_act = 4851 
n_pre = 4835 
n_ref = 0 
n_req = 5528 
total_req = 5530 

Dual Bus Interface Util: 
issued_total_row = 9686 
issued_total_col = 5530 
Row_Bus_Util =  0.074046 
CoL_Bus_Util = 0.042275 
Either_Row_CoL_Bus_Util = 0.108180 
Issued_on_Two_Bus_Simul_Util = 0.008142 
issued_two_Eff = 0.075260 
queue_avg = 0.284382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.284382
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117512 n_act=4523 n_pre=4507 n_ref_event=0 n_req=5217 n_rd=4154 n_rd_L2_A=0 n_write=0 n_wr_bk=1063 bw_util=0.03988
n_activity=69002 dram_eff=0.07561
bk0: 204a 124042i bk1: 268a 121354i bk2: 248a 122573i bk3: 228a 123317i bk4: 252a 122598i bk5: 248a 122301i bk6: 242a 122953i bk7: 244a 123081i bk8: 268a 122457i bk9: 298a 121612i bk10: 320a 120983i bk11: 336a 120758i bk12: 236a 123090i bk13: 244a 122791i bk14: 256a 122207i bk15: 262a 122145i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133027
Row_Buffer_Locality_read = 0.134569
Row_Buffer_Locality_write = 0.126999
Bank_Level_Parallism = 2.750388
Bank_Level_Parallism_Col = 1.760553
Bank_Level_Parallism_Ready = 1.026069
write_to_read_ratio_blp_rw_average = 0.232966
GrpLevelPara = 1.546249 

BW Util details:
bwutil = 0.039882 
total_CMD = 130810 
util_bw = 5217 
Wasted_Col = 27779 
Wasted_Row = 17875 
Idle = 79939 

BW Util Bottlenecks: 
RCDc_limit = 37201 
RCDWRc_limit = 8030 
WTRc_limit = 6304 
RTWc_limit = 3996 
CCDLc_limit = 1476 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 6066 
RTWc_limit_alone = 3897 

Commands details: 
total_CMD = 130810 
n_nop = 117512 
Read = 4154 
Write = 0 
L2_Alloc = 0 
L2_WB = 1063 
n_act = 4523 
n_pre = 4507 
n_ref = 0 
n_req = 5217 
total_req = 5217 

Dual Bus Interface Util: 
issued_total_row = 9030 
issued_total_col = 5217 
Row_Bus_Util =  0.069031 
CoL_Bus_Util = 0.039882 
Either_Row_CoL_Bus_Util = 0.101659 
Issued_on_Two_Bus_Simul_Util = 0.007255 
issued_two_Eff = 0.071364 
queue_avg = 0.281263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.281263
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117250 n_act=4619 n_pre=4603 n_ref_event=0 n_req=5318 n_rd=4260 n_rd_L2_A=0 n_write=0 n_wr_bk=1058 bw_util=0.04065
n_activity=69447 dram_eff=0.07658
bk0: 248a 122433i bk1: 228a 123609i bk2: 232a 123398i bk3: 214a 123758i bk4: 278a 120996i bk5: 232a 123425i bk6: 272a 121896i bk7: 270a 122014i bk8: 300a 121288i bk9: 330a 120615i bk10: 328a 121321i bk11: 304a 122151i bk12: 262a 121735i bk13: 284a 120967i bk14: 276a 121494i bk15: 202a 124321i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131440
Row_Buffer_Locality_read = 0.134272
Row_Buffer_Locality_write = 0.120038
Bank_Level_Parallism = 2.799855
Bank_Level_Parallism_Col = 1.758529
Bank_Level_Parallism_Ready = 1.021437
write_to_read_ratio_blp_rw_average = 0.222153
GrpLevelPara = 1.546161 

BW Util details:
bwutil = 0.040654 
total_CMD = 130810 
util_bw = 5318 
Wasted_Col = 28156 
Wasted_Row = 17549 
Idle = 79787 

BW Util Bottlenecks: 
RCDc_limit = 38085 
RCDWRc_limit = 8040 
WTRc_limit = 6417 
RTWc_limit = 3832 
CCDLc_limit = 1546 
rwq = 0 
CCDLc_limit_alone = 1199 
WTRc_limit_alone = 6164 
RTWc_limit_alone = 3738 

Commands details: 
total_CMD = 130810 
n_nop = 117250 
Read = 4260 
Write = 0 
L2_Alloc = 0 
L2_WB = 1058 
n_act = 4619 
n_pre = 4603 
n_ref = 0 
n_req = 5318 
total_req = 5318 

Dual Bus Interface Util: 
issued_total_row = 9222 
issued_total_col = 5318 
Row_Bus_Util =  0.070499 
CoL_Bus_Util = 0.040654 
Either_Row_CoL_Bus_Util = 0.103662 
Issued_on_Two_Bus_Simul_Util = 0.007492 
issued_two_Eff = 0.072271 
queue_avg = 0.273695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.273695
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117291 n_act=4582 n_pre=4566 n_ref_event=0 n_req=5285 n_rd=4236 n_rd_L2_A=0 n_write=0 n_wr_bk=1049 bw_util=0.0404
n_activity=70024 dram_eff=0.07547
bk0: 254a 122330i bk1: 272a 121555i bk2: 208a 124741i bk3: 246a 122625i bk4: 258a 122255i bk5: 274a 121496i bk6: 270a 121765i bk7: 258a 122410i bk8: 292a 121923i bk9: 260a 123531i bk10: 310a 121294i bk11: 302a 121722i bk12: 228a 123193i bk13: 252a 122265i bk14: 282a 120825i bk15: 270a 121920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133018
Row_Buffer_Locality_read = 0.133617
Row_Buffer_Locality_write = 0.130601
Bank_Level_Parallism = 2.761734
Bank_Level_Parallism_Col = 1.763003
Bank_Level_Parallism_Ready = 1.027815
write_to_read_ratio_blp_rw_average = 0.225645
GrpLevelPara = 1.548856 

BW Util details:
bwutil = 0.040402 
total_CMD = 130810 
util_bw = 5285 
Wasted_Col = 28265 
Wasted_Row = 18010 
Idle = 79250 

BW Util Bottlenecks: 
RCDc_limit = 38030 
RCDWRc_limit = 7880 
WTRc_limit = 6548 
RTWc_limit = 4357 
CCDLc_limit = 1451 
rwq = 0 
CCDLc_limit_alone = 1111 
WTRc_limit_alone = 6310 
RTWc_limit_alone = 4255 

Commands details: 
total_CMD = 130810 
n_nop = 117291 
Read = 4236 
Write = 0 
L2_Alloc = 0 
L2_WB = 1049 
n_act = 4582 
n_pre = 4566 
n_ref = 0 
n_req = 5285 
total_req = 5285 

Dual Bus Interface Util: 
issued_total_row = 9148 
issued_total_col = 5285 
Row_Bus_Util =  0.069933 
CoL_Bus_Util = 0.040402 
Either_Row_CoL_Bus_Util = 0.103348 
Issued_on_Two_Bus_Simul_Util = 0.006987 
issued_two_Eff = 0.067609 
queue_avg = 0.285567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.285567
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116880 n_act=4738 n_pre=4722 n_ref_event=0 n_req=5443 n_rd=4364 n_rd_L2_A=0 n_write=0 n_wr_bk=1079 bw_util=0.04161
n_activity=71549 dram_eff=0.07607
bk0: 204a 124311i bk1: 264a 121414i bk2: 270a 121777i bk3: 282a 121343i bk4: 266a 122153i bk5: 244a 122420i bk6: 300a 120384i bk7: 302a 121423i bk8: 298a 122086i bk9: 288a 121423i bk10: 312a 121584i bk11: 320a 121455i bk12: 236a 122752i bk13: 238a 123291i bk14: 260a 121994i bk15: 280a 121271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129524
Row_Buffer_Locality_read = 0.130843
Row_Buffer_Locality_write = 0.124189
Bank_Level_Parallism = 2.764585
Bank_Level_Parallism_Col = 1.743200
Bank_Level_Parallism_Ready = 1.029947
write_to_read_ratio_blp_rw_average = 0.226614
GrpLevelPara = 1.521018 

BW Util details:
bwutil = 0.041610 
total_CMD = 130810 
util_bw = 5443 
Wasted_Col = 29752 
Wasted_Row = 18094 
Idle = 77521 

BW Util Bottlenecks: 
RCDc_limit = 39366 
RCDWRc_limit = 8189 
WTRc_limit = 6534 
RTWc_limit = 4749 
CCDLc_limit = 1607 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 6269 
RTWc_limit_alone = 4614 

Commands details: 
total_CMD = 130810 
n_nop = 116880 
Read = 4364 
Write = 0 
L2_Alloc = 0 
L2_WB = 1079 
n_act = 4738 
n_pre = 4722 
n_ref = 0 
n_req = 5443 
total_req = 5443 

Dual Bus Interface Util: 
issued_total_row = 9460 
issued_total_col = 5443 
Row_Bus_Util =  0.072319 
CoL_Bus_Util = 0.041610 
Either_Row_CoL_Bus_Util = 0.106490 
Issued_on_Two_Bus_Simul_Util = 0.007438 
issued_two_Eff = 0.069849 
queue_avg = 0.289450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.28945
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116414 n_act=4943 n_pre=4927 n_ref_event=0 n_req=5591 n_rd=4442 n_rd_L2_A=0 n_write=0 n_wr_bk=1150 bw_util=0.04275
n_activity=70780 dram_eff=0.07901
bk0: 242a 122866i bk1: 240a 122710i bk2: 248a 122306i bk3: 272a 121254i bk4: 304a 119308i bk5: 294a 119987i bk6: 280a 121793i bk7: 314a 120073i bk8: 336a 119459i bk9: 300a 121628i bk10: 310a 121290i bk11: 296a 122167i bk12: 280a 121362i bk13: 242a 122189i bk14: 238a 122790i bk15: 246a 122469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115901
Row_Buffer_Locality_read = 0.119316
Row_Buffer_Locality_write = 0.102698
Bank_Level_Parallism = 2.922476
Bank_Level_Parallism_Col = 1.814545
Bank_Level_Parallism_Ready = 1.031116
write_to_read_ratio_blp_rw_average = 0.241136
GrpLevelPara = 1.584594 

BW Util details:
bwutil = 0.042749 
total_CMD = 130810 
util_bw = 5592 
Wasted_Col = 29425 
Wasted_Row = 17986 
Idle = 77807 

BW Util Bottlenecks: 
RCDc_limit = 40159 
RCDWRc_limit = 8914 
WTRc_limit = 6989 
RTWc_limit = 4560 
CCDLc_limit = 1665 
rwq = 0 
CCDLc_limit_alone = 1275 
WTRc_limit_alone = 6718 
RTWc_limit_alone = 4441 

Commands details: 
total_CMD = 130810 
n_nop = 116414 
Read = 4442 
Write = 0 
L2_Alloc = 0 
L2_WB = 1150 
n_act = 4943 
n_pre = 4927 
n_ref = 0 
n_req = 5591 
total_req = 5592 

Dual Bus Interface Util: 
issued_total_row = 9870 
issued_total_col = 5592 
Row_Bus_Util =  0.075453 
CoL_Bus_Util = 0.042749 
Either_Row_CoL_Bus_Util = 0.110053 
Issued_on_Two_Bus_Simul_Util = 0.008149 
issued_two_Eff = 0.074048 
queue_avg = 0.322139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.322139
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116972 n_act=4719 n_pre=4703 n_ref_event=0 n_req=5392 n_rd=4321 n_rd_L2_A=0 n_write=0 n_wr_bk=1073 bw_util=0.04124
n_activity=70629 dram_eff=0.07637
bk0: 244a 122609i bk1: 274a 121706i bk2: 224a 123132i bk3: 282a 121058i bk4: 260a 122024i bk5: 244a 122822i bk6: 288a 121163i bk7: 266a 122156i bk8: 268a 122565i bk9: 247a 122915i bk10: 336a 120572i bk11: 316a 121516i bk12: 304a 119671i bk13: 248a 122476i bk14: 264a 121605i bk15: 256a 122503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124815
Row_Buffer_Locality_read = 0.121963
Row_Buffer_Locality_write = 0.136321
Bank_Level_Parallism = 2.805461
Bank_Level_Parallism_Col = 1.770835
Bank_Level_Parallism_Ready = 1.029663
write_to_read_ratio_blp_rw_average = 0.219796
GrpLevelPara = 1.550135 

BW Util details:
bwutil = 0.041235 
total_CMD = 130810 
util_bw = 5394 
Wasted_Col = 29042 
Wasted_Row = 18268 
Idle = 78106 

BW Util Bottlenecks: 
RCDc_limit = 39294 
RCDWRc_limit = 7972 
WTRc_limit = 6506 
RTWc_limit = 4306 
CCDLc_limit = 1532 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 6271 
RTWc_limit_alone = 4203 

Commands details: 
total_CMD = 130810 
n_nop = 116972 
Read = 4321 
Write = 0 
L2_Alloc = 0 
L2_WB = 1073 
n_act = 4719 
n_pre = 4703 
n_ref = 0 
n_req = 5392 
total_req = 5394 

Dual Bus Interface Util: 
issued_total_row = 9422 
issued_total_col = 5394 
Row_Bus_Util =  0.072028 
CoL_Bus_Util = 0.041235 
Either_Row_CoL_Bus_Util = 0.105787 
Issued_on_Two_Bus_Simul_Util = 0.007476 
issued_two_Eff = 0.070675 
queue_avg = 0.310137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.310137
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117484 n_act=4543 n_pre=4527 n_ref_event=0 n_req=5242 n_rd=4202 n_rd_L2_A=0 n_write=0 n_wr_bk=1041 bw_util=0.04008
n_activity=68234 dram_eff=0.07684
bk0: 266a 120986i bk1: 286a 121116i bk2: 256a 122297i bk3: 246a 122607i bk4: 216a 123461i bk5: 244a 122060i bk6: 240a 123672i bk7: 254a 122904i bk8: 272a 122943i bk9: 288a 121882i bk10: 272a 122655i bk11: 298a 122197i bk12: 236a 122895i bk13: 268a 121564i bk14: 286a 120775i bk15: 274a 121687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133346
Row_Buffer_Locality_read = 0.134222
Row_Buffer_Locality_write = 0.129808
Bank_Level_Parallism = 2.808289
Bank_Level_Parallism_Col = 1.772677
Bank_Level_Parallism_Ready = 1.024986
write_to_read_ratio_blp_rw_average = 0.232552
GrpLevelPara = 1.555419 

BW Util details:
bwutil = 0.040081 
total_CMD = 130810 
util_bw = 5243 
Wasted_Col = 27967 
Wasted_Row = 17533 
Idle = 80067 

BW Util Bottlenecks: 
RCDc_limit = 37549 
RCDWRc_limit = 7808 
WTRc_limit = 6098 
RTWc_limit = 4299 
CCDLc_limit = 1566 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 5854 
RTWc_limit_alone = 4177 

Commands details: 
total_CMD = 130810 
n_nop = 117484 
Read = 4202 
Write = 0 
L2_Alloc = 0 
L2_WB = 1041 
n_act = 4543 
n_pre = 4527 
n_ref = 0 
n_req = 5242 
total_req = 5243 

Dual Bus Interface Util: 
issued_total_row = 9070 
issued_total_col = 5243 
Row_Bus_Util =  0.069337 
CoL_Bus_Util = 0.040081 
Either_Row_CoL_Bus_Util = 0.101873 
Issued_on_Two_Bus_Simul_Util = 0.007545 
issued_two_Eff = 0.074066 
queue_avg = 0.307018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.307018
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116815 n_act=4780 n_pre=4764 n_ref_event=0 n_req=5464 n_rd=4324 n_rd_L2_A=0 n_write=0 n_wr_bk=1140 bw_util=0.04177
n_activity=70946 dram_eff=0.07702
bk0: 238a 122808i bk1: 240a 123199i bk2: 248a 122333i bk3: 272a 121134i bk4: 256a 122267i bk5: 258a 122125i bk6: 296a 120330i bk7: 266a 122016i bk8: 296a 121555i bk9: 246a 123380i bk10: 340a 120089i bk11: 354a 119161i bk12: 292a 120848i bk13: 246a 122499i bk14: 224a 123911i bk15: 252a 122192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125183
Row_Buffer_Locality_read = 0.128816
Row_Buffer_Locality_write = 0.111404
Bank_Level_Parallism = 2.815345
Bank_Level_Parallism_Col = 1.786344
Bank_Level_Parallism_Ready = 1.032760
write_to_read_ratio_blp_rw_average = 0.246478
GrpLevelPara = 1.561118 

BW Util details:
bwutil = 0.041771 
total_CMD = 130810 
util_bw = 5464 
Wasted_Col = 29227 
Wasted_Row = 18083 
Idle = 78036 

BW Util Bottlenecks: 
RCDc_limit = 38947 
RCDWRc_limit = 8749 
WTRc_limit = 6761 
RTWc_limit = 4897 
CCDLc_limit = 1536 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 6495 
RTWc_limit_alone = 4786 

Commands details: 
total_CMD = 130810 
n_nop = 116815 
Read = 4324 
Write = 0 
L2_Alloc = 0 
L2_WB = 1140 
n_act = 4780 
n_pre = 4764 
n_ref = 0 
n_req = 5464 
total_req = 5464 

Dual Bus Interface Util: 
issued_total_row = 9544 
issued_total_col = 5464 
Row_Bus_Util =  0.072961 
CoL_Bus_Util = 0.041771 
Either_Row_CoL_Bus_Util = 0.106987 
Issued_on_Two_Bus_Simul_Util = 0.007744 
issued_two_Eff = 0.072383 
queue_avg = 0.282241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.282241
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116955 n_act=4726 n_pre=4710 n_ref_event=0 n_req=5464 n_rd=4342 n_rd_L2_A=0 n_write=0 n_wr_bk=1124 bw_util=0.04179
n_activity=70218 dram_eff=0.07784
bk0: 224a 123213i bk1: 282a 120763i bk2: 258a 122480i bk3: 248a 122694i bk4: 258a 122045i bk5: 236a 122885i bk6: 246a 123044i bk7: 336a 119064i bk8: 278a 122299i bk9: 314a 121206i bk10: 284a 122691i bk11: 318a 121144i bk12: 258a 122405i bk13: 266a 122157i bk14: 254a 122130i bk15: 282a 120889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135066
Row_Buffer_Locality_read = 0.136343
Row_Buffer_Locality_write = 0.130125
Bank_Level_Parallism = 2.833744
Bank_Level_Parallism_Col = 1.765749
Bank_Level_Parallism_Ready = 1.029455
write_to_read_ratio_blp_rw_average = 0.235543
GrpLevelPara = 1.542364 

BW Util details:
bwutil = 0.041786 
total_CMD = 130810 
util_bw = 5466 
Wasted_Col = 28870 
Wasted_Row = 17650 
Idle = 78824 

BW Util Bottlenecks: 
RCDc_limit = 38617 
RCDWRc_limit = 8428 
WTRc_limit = 6354 
RTWc_limit = 4193 
CCDLc_limit = 1602 
rwq = 0 
CCDLc_limit_alone = 1228 
WTRc_limit_alone = 6089 
RTWc_limit_alone = 4084 

Commands details: 
total_CMD = 130810 
n_nop = 116955 
Read = 4342 
Write = 0 
L2_Alloc = 0 
L2_WB = 1124 
n_act = 4726 
n_pre = 4710 
n_ref = 0 
n_req = 5464 
total_req = 5466 

Dual Bus Interface Util: 
issued_total_row = 9436 
issued_total_col = 5466 
Row_Bus_Util =  0.072135 
CoL_Bus_Util = 0.041786 
Either_Row_CoL_Bus_Util = 0.105917 
Issued_on_Two_Bus_Simul_Util = 0.008004 
issued_two_Eff = 0.075568 
queue_avg = 0.305634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.305634
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=117158 n_act=4661 n_pre=4645 n_ref_event=0 n_req=5354 n_rd=4288 n_rd_L2_A=0 n_write=0 n_wr_bk=1067 bw_util=0.04094
n_activity=69273 dram_eff=0.0773
bk0: 284a 120747i bk1: 256a 122199i bk2: 216a 124143i bk3: 288a 120762i bk4: 276a 121628i bk5: 238a 122991i bk6: 290a 121229i bk7: 270a 121887i bk8: 308a 121494i bk9: 278a 121873i bk10: 330a 120674i bk11: 300a 122384i bk12: 204a 124168i bk13: 234a 123214i bk14: 268a 121507i bk15: 248a 122090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129436
Row_Buffer_Locality_read = 0.131530
Row_Buffer_Locality_write = 0.121013
Bank_Level_Parallism = 2.816357
Bank_Level_Parallism_Col = 1.789543
Bank_Level_Parallism_Ready = 1.027825
write_to_read_ratio_blp_rw_average = 0.225697
GrpLevelPara = 1.559001 

BW Util details:
bwutil = 0.040937 
total_CMD = 130810 
util_bw = 5355 
Wasted_Col = 28050 
Wasted_Row = 18195 
Idle = 79210 

BW Util Bottlenecks: 
RCDc_limit = 38321 
RCDWRc_limit = 8107 
WTRc_limit = 6516 
RTWc_limit = 4083 
CCDLc_limit = 1566 
rwq = 0 
CCDLc_limit_alone = 1228 
WTRc_limit_alone = 6277 
RTWc_limit_alone = 3984 

Commands details: 
total_CMD = 130810 
n_nop = 117158 
Read = 4288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1067 
n_act = 4661 
n_pre = 4645 
n_ref = 0 
n_req = 5354 
total_req = 5355 

Dual Bus Interface Util: 
issued_total_row = 9306 
issued_total_col = 5355 
Row_Bus_Util =  0.071141 
CoL_Bus_Util = 0.040937 
Either_Row_CoL_Bus_Util = 0.104365 
Issued_on_Two_Bus_Simul_Util = 0.007713 
issued_two_Eff = 0.073909 
queue_avg = 0.287157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.287157
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116505 n_act=4898 n_pre=4882 n_ref_event=0 n_req=5593 n_rd=4456 n_rd_L2_A=0 n_write=0 n_wr_bk=1137 bw_util=0.04276
n_activity=71633 dram_eff=0.07808
bk0: 244a 123005i bk1: 240a 123287i bk2: 238a 123249i bk3: 250a 121900i bk4: 292a 120281i bk5: 232a 123137i bk6: 266a 121925i bk7: 254a 122624i bk8: 286a 122482i bk9: 296a 121955i bk10: 348a 119250i bk11: 326a 121231i bk12: 302a 119968i bk13: 280a 121059i bk14: 278a 121244i bk15: 324a 118802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124262
Row_Buffer_Locality_read = 0.129039
Row_Buffer_Locality_write = 0.105541
Bank_Level_Parallism = 2.883279
Bank_Level_Parallism_Col = 1.804634
Bank_Level_Parallism_Ready = 1.026819
write_to_read_ratio_blp_rw_average = 0.242598
GrpLevelPara = 1.568720 

BW Util details:
bwutil = 0.042757 
total_CMD = 130810 
util_bw = 5593 
Wasted_Col = 29486 
Wasted_Row = 18039 
Idle = 77692 

BW Util Bottlenecks: 
RCDc_limit = 39873 
RCDWRc_limit = 8791 
WTRc_limit = 6817 
RTWc_limit = 4862 
CCDLc_limit = 1679 
rwq = 0 
CCDLc_limit_alone = 1271 
WTRc_limit_alone = 6546 
RTWc_limit_alone = 4725 

Commands details: 
total_CMD = 130810 
n_nop = 116505 
Read = 4456 
Write = 0 
L2_Alloc = 0 
L2_WB = 1137 
n_act = 4898 
n_pre = 4882 
n_ref = 0 
n_req = 5593 
total_req = 5593 

Dual Bus Interface Util: 
issued_total_row = 9780 
issued_total_col = 5593 
Row_Bus_Util =  0.074765 
CoL_Bus_Util = 0.042757 
Either_Row_CoL_Bus_Util = 0.109357 
Issued_on_Two_Bus_Simul_Util = 0.008165 
issued_two_Eff = 0.074659 
queue_avg = 0.313692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.313692
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116911 n_act=4723 n_pre=4707 n_ref_event=0 n_req=5466 n_rd=4348 n_rd_L2_A=0 n_write=0 n_wr_bk=1118 bw_util=0.04179
n_activity=70924 dram_eff=0.07707
bk0: 304a 119975i bk1: 248a 121929i bk2: 274a 121572i bk3: 222a 123776i bk4: 240a 122724i bk5: 280a 121520i bk6: 278a 122228i bk7: 264a 122019i bk8: 294a 121829i bk9: 290a 121870i bk10: 314a 120981i bk11: 306a 122461i bk12: 248a 122448i bk13: 278a 121656i bk14: 250a 122873i bk15: 258a 122024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135931
Row_Buffer_Locality_read = 0.139834
Row_Buffer_Locality_write = 0.120751
Bank_Level_Parallism = 2.777397
Bank_Level_Parallism_Col = 1.759384
Bank_Level_Parallism_Ready = 1.030918
write_to_read_ratio_blp_rw_average = 0.240748
GrpLevelPara = 1.545465 

BW Util details:
bwutil = 0.041786 
total_CMD = 130810 
util_bw = 5466 
Wasted_Col = 29333 
Wasted_Row = 17963 
Idle = 78048 

BW Util Bottlenecks: 
RCDc_limit = 38657 
RCDWRc_limit = 8494 
WTRc_limit = 6594 
RTWc_limit = 4871 
CCDLc_limit = 1579 
rwq = 0 
CCDLc_limit_alone = 1201 
WTRc_limit_alone = 6346 
RTWc_limit_alone = 4741 

Commands details: 
total_CMD = 130810 
n_nop = 116911 
Read = 4348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1118 
n_act = 4723 
n_pre = 4707 
n_ref = 0 
n_req = 5466 
total_req = 5466 

Dual Bus Interface Util: 
issued_total_row = 9430 
issued_total_col = 5466 
Row_Bus_Util =  0.072089 
CoL_Bus_Util = 0.041786 
Either_Row_CoL_Bus_Util = 0.106253 
Issued_on_Two_Bus_Simul_Util = 0.007622 
issued_two_Eff = 0.071732 
queue_avg = 0.263428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.263428
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116191 n_act=5003 n_pre=4987 n_ref_event=0 n_req=5706 n_rd=4521 n_rd_L2_A=0 n_write=0 n_wr_bk=1185 bw_util=0.04362
n_activity=72496 dram_eff=0.07871
bk0: 252a 122285i bk1: 257a 121767i bk2: 312a 119996i bk3: 262a 121699i bk4: 250a 122268i bk5: 282a 121606i bk6: 262a 122018i bk7: 308a 120241i bk8: 300a 121658i bk9: 274a 122096i bk10: 340a 119966i bk11: 332a 120398i bk12: 282a 120840i bk13: 304a 120153i bk14: 260a 122141i bk15: 244a 122888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123204
Row_Buffer_Locality_read = 0.124088
Row_Buffer_Locality_write = 0.119831
Bank_Level_Parallism = 2.857200
Bank_Level_Parallism_Col = 1.797424
Bank_Level_Parallism_Ready = 1.030319
write_to_read_ratio_blp_rw_average = 0.242969
GrpLevelPara = 1.573600 

BW Util details:
bwutil = 0.043621 
total_CMD = 130810 
util_bw = 5706 
Wasted_Col = 30436 
Wasted_Row = 18683 
Idle = 75985 

BW Util Bottlenecks: 
RCDc_limit = 40832 
RCDWRc_limit = 8936 
WTRc_limit = 6790 
RTWc_limit = 5209 
CCDLc_limit = 1642 
rwq = 0 
CCDLc_limit_alone = 1252 
WTRc_limit_alone = 6533 
RTWc_limit_alone = 5076 

Commands details: 
total_CMD = 130810 
n_nop = 116191 
Read = 4521 
Write = 0 
L2_Alloc = 0 
L2_WB = 1185 
n_act = 5003 
n_pre = 4987 
n_ref = 0 
n_req = 5706 
total_req = 5706 

Dual Bus Interface Util: 
issued_total_row = 9990 
issued_total_col = 5706 
Row_Bus_Util =  0.076370 
CoL_Bus_Util = 0.043621 
Either_Row_CoL_Bus_Util = 0.111758 
Issued_on_Two_Bus_Simul_Util = 0.008233 
issued_two_Eff = 0.073671 
queue_avg = 0.311329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.311329
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=130810 n_nop=116858 n_act=4764 n_pre=4748 n_ref_event=0 n_req=5471 n_rd=4344 n_rd_L2_A=0 n_write=0 n_wr_bk=1128 bw_util=0.04183
n_activity=70822 dram_eff=0.07726
bk0: 256a 121973i bk1: 262a 121415i bk2: 272a 121315i bk3: 262a 122015i bk4: 262a 122100i bk5: 242a 122590i bk6: 270a 121720i bk7: 276a 121699i bk8: 330a 120332i bk9: 290a 122016i bk10: 322a 120921i bk11: 308a 122277i bk12: 272a 121253i bk13: 260a 122297i bk14: 230a 123230i bk15: 230a 123065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129227
Row_Buffer_Locality_read = 0.130755
Row_Buffer_Locality_write = 0.123336
Bank_Level_Parallism = 2.823696
Bank_Level_Parallism_Col = 1.782511
Bank_Level_Parallism_Ready = 1.030336
write_to_read_ratio_blp_rw_average = 0.243018
GrpLevelPara = 1.555740 

BW Util details:
bwutil = 0.041832 
total_CMD = 130810 
util_bw = 5472 
Wasted_Col = 29170 
Wasted_Row = 17847 
Idle = 78321 

BW Util Bottlenecks: 
RCDc_limit = 38919 
RCDWRc_limit = 8523 
WTRc_limit = 6616 
RTWc_limit = 4727 
CCDLc_limit = 1644 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 6367 
RTWc_limit_alone = 4582 

Commands details: 
total_CMD = 130810 
n_nop = 116858 
Read = 4344 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128 
n_act = 4764 
n_pre = 4748 
n_ref = 0 
n_req = 5471 
total_req = 5472 

Dual Bus Interface Util: 
issued_total_row = 9512 
issued_total_col = 5472 
Row_Bus_Util =  0.072716 
CoL_Bus_Util = 0.041832 
Either_Row_CoL_Bus_Util = 0.106659 
Issued_on_Two_Bus_Simul_Util = 0.007889 
issued_two_Eff = 0.073968 
queue_avg = 0.261387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.261387

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7423, Miss = 2154, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7449, Miss = 2172, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7560, Miss = 2196, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7625, Miss = 2206, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7543, Miss = 2160, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7601, Miss = 2154, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7485, Miss = 2166, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7507, Miss = 2156, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7384, Miss = 2096, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6986, Miss = 1948, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8120, Miss = 2378, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7507, Miss = 2152, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7347, Miss = 2082, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7515, Miss = 2160, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7415, Miss = 2104, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7341, Miss = 2084, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7659, Miss = 2232, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7370, Miss = 2124, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7621, Miss = 2190, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7593, Miss = 2176, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7390, Miss = 2110, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7456, Miss = 2174, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7278, Miss = 2058, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7330, Miss = 2104, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7718, Miss = 2238, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7359, Miss = 2106, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 7564, Miss = 2218, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7027, Miss = 2022, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7546, Miss = 2178, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7269, Miss = 2110, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7558, Miss = 2190, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7317, Miss = 2110, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7620, Miss = 2220, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7512, Miss = 2183, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7311, Miss = 2084, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7905, Miss = 2302, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7218, Miss = 2026, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7441, Miss = 2128, Miss_rate = 0.286, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 7577, Miss = 2196, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7284, Miss = 2064, Miss_rate = 0.283, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7373, Miss = 2102, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7471, Miss = 2134, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7481, Miss = 2146, Miss_rate = 0.287, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7629, Miss = 2218, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7685, Miss = 2238, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7623, Miss = 2204, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7585, Miss = 2188, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7475, Miss = 2133, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7193, Miss = 2044, Miss_rate = 0.284, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7473, Miss = 2158, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7533, Miss = 2190, Miss_rate = 0.291, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7419, Miss = 2134, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7163, Miss = 2060, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7725, Miss = 2282, Miss_rate = 0.295, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 7554, Miss = 2176, Miss_rate = 0.288, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7416, Miss = 2112, Miss_rate = 0.285, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7672, Miss = 2254, Miss_rate = 0.294, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7591, Miss = 2202, Miss_rate = 0.290, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7545, Miss = 2202, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7470, Miss = 2146, Miss_rate = 0.287, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 7717, Miss = 2258, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7718, Miss = 2263, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7594, Miss = 2214, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7374, Miss = 2130, Miss_rate = 0.289, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479210
L2_total_cache_misses = 138099
L2_total_cache_miss_rate = 0.2882
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67071
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71028
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=479210
icnt_total_pkts_simt_to_mem=479210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 479210
Req_Network_cycles = 174209
Req_Network_injected_packets_per_cycle =       2.7508 
Req_Network_conflicts_per_cycle =       0.0612
Req_Network_conflicts_per_cycle_util =       0.0707
Req_Bank_Level_Parallism =       3.1740
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0067
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0430

Reply_Network_injected_packets_num = 479210
Reply_Network_cycles = 174209
Reply_Network_injected_packets_per_cycle =        2.7508
Reply_Network_conflicts_per_cycle =        2.2279
Reply_Network_conflicts_per_cycle_util =       2.5119
Reply_Bank_Level_Parallism =       3.1013
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0487
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0344
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 50 sec (290 sec)
gpgpu_simulation_rate = 56897 (inst/sec)
gpgpu_simulation_rate = 600 (cycle/sec)
gpgpu_silicon_slowdown = 1886666x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 227607852 us


gen_hists: 1 laps, 227607852.000000 us/lap, 28450981.500000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
