<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.580</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.580</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>6.580</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.420</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.420</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.420</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.420</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>10</DSP>
    <FF>775</FF>
    <LATCH>0</LATCH>
    <LUT>787</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="array_mult" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="25">CTRL_s_axi_U DATA_IN_B_s_axi_U grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387 grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396 grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405 grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414 grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423 grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432 grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441 grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450 grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459 grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378 grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362 in_a_store_data_U in_a_store_keep_U in_a_store_last_U in_a_store_strb_U regslice_both_in_a_V_data_V_U regslice_both_in_a_V_keep_V_U regslice_both_in_a_V_last_V_U regslice_both_in_a_V_strb_V_U regslice_both_result_V_data_V_U regslice_both_result_V_keep_V_U regslice_both_result_V_last_V_U regslice_both_result_V_strb_V_U</SubModules>
    <Resources DSP="10" FF="775" LUT="787" LUTRAM="106" LogicLUT="681"/>
    <LocalResources FF="185" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/CTRL_s_axi_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_CTRL_s_axi">
    <Resources FF="25" LUT="28" LogicLUT="28"/>
  </RtlModule>
  <RtlModule CELL="inst/DATA_IN_B_s_axi_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_DATA_IN_B_s_axi">
    <Resources FF="107" LUT="123" LUTRAM="64" LogicLUT="59"/>
    <LocalResources FF="43" LUT="38" LogicLUT="38"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U15</SubModules>
    <Resources DSP="1" FF="31" LUT="26" LogicLUT="26"/>
    <LocalResources FF="29" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP1_fu_387/mac_muladd_16s_16s_16ns_16_4_1_U15" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP1.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP2">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U20</SubModules>
    <Resources DSP="1" FF="31" LUT="46" LogicLUT="46"/>
    <LocalResources FF="29" LUT="30" LogicLUT="30"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP2_fu_396/mac_muladd_16s_16s_16ns_16_4_1_U20" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP2.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP3">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U25</SubModules>
    <Resources DSP="1" FF="31" LUT="46" LogicLUT="46"/>
    <LocalResources FF="29" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP3_fu_405/mac_muladd_16s_16s_16ns_16_4_1_U25" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP3.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP4">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U30</SubModules>
    <Resources DSP="1" FF="31" LUT="27" LogicLUT="27"/>
    <LocalResources FF="29" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP4_fu_414/mac_muladd_16s_16s_16ns_16_4_1_U30" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP4.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP5">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U35</SubModules>
    <Resources DSP="1" FF="31" LUT="47" LogicLUT="47"/>
    <LocalResources FF="29" LUT="33" LogicLUT="33"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP5_fu_423/mac_muladd_16s_16s_16ns_16_4_1_U35" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP5.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP6">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U40</SubModules>
    <Resources DSP="1" FF="33" LUT="36" LogicLUT="36"/>
    <LocalResources FF="31" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP6_fu_432/mac_muladd_16s_16s_16ns_16_4_1_U40" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP6.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP7">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U45</SubModules>
    <Resources DSP="1" FF="33" LUT="37" LogicLUT="37"/>
    <LocalResources FF="31" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP7_fu_441/mac_muladd_16s_16s_16ns_16_4_1_U45" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP7.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP8">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U50</SubModules>
    <Resources DSP="1" FF="33" LUT="39" LogicLUT="39"/>
    <LocalResources FF="31" LUT="17" LogicLUT="17"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP8_fu_450/mac_muladd_16s_16s_16ns_16_4_1_U50" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP8.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP9">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U55</SubModules>
    <Resources DSP="1" FF="33" LUT="51" LogicLUT="51"/>
    <LocalResources FF="31" LUT="31" LogicLUT="31"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="19" LogicLUT="19"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/mac_muladd_16s_16s_16ns_16_4_1_U55" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP9.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_16ns_16_4_1_U9</SubModules>
    <Resources DSP="1" FF="31" LUT="32" LogicLUT="32"/>
    <LocalResources FF="29" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/mac_muladd_16s_16s_16ns_16_4_1_U9" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" ORIG_REF_NAME="array_mult_mac_muladd_16s_16s_16ns_16_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="21" LogicLUT="21"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" ORIG_REF_NAME="array_mult_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="21" LogicLUT="21"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_data_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W">
    <Resources FF="16" LUT="44" LUTRAM="32" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_keep_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
    <Resources FF="2" LUT="5" LUTRAM="4" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_last_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_last_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="6" LUTRAM="2" LogicLUT="4"/>
  </RtlModule>
  <RtlModule CELL="inst/in_a_store_strb_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_in_a_store_keep_RAM_AUTO_1R1W">
    <Resources FF="2" LUT="5" LUTRAM="4" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_data_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="37" LUT="25" LogicLUT="25"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_keep_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="7" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_last_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="5" LUT="5" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_in_a_V_strb_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="7" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_data_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="37" LUT="44" LogicLUT="44"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_keep_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="7" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_last_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="5" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_result_V_strb_V_U" DEPTH="1" FILE_NAME="array_mult.v" ORIG_REF_NAME="array_mult_regslice_both">
    <Resources FF="7" LUT="6" LogicLUT="6"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.573" DATAPATH_LOGIC_DELAY="1.614" DATAPATH_NET_DELAY="4.959" ENDPOINT_PIN="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="3.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" LINE_NUMBER="150"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__22/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0[11]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.573" DATAPATH_LOGIC_DELAY="1.614" DATAPATH_NET_DELAY="4.959" ENDPOINT_PIN="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="3.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" LINE_NUMBER="150"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__26/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0[13]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.573" DATAPATH_LOGIC_DELAY="1.614" DATAPATH_NET_DELAY="4.959" ENDPOINT_PIN="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="3.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" LINE_NUMBER="150"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__30/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0[15]_i_2" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.573" DATAPATH_LOGIC_DELAY="1.614" DATAPATH_NET_DELAY="4.959" ENDPOINT_PIN="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="3.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" LINE_NUMBER="150"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__2/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.573" DATAPATH_LOGIC_DELAY="1.614" DATAPATH_NET_DELAY="4.959" ENDPOINT_PIN="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]/D" LOGIC_LEVELS="6" MAX_FANOUT="32" SLACK="3.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/i_fu_56_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_array_mult_Pipeline_VITIS_LOOP_26_1.v" LINE_NUMBER="150"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_362/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_36" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_22" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP_fu_378/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_7" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_MULT_ACC_LOOP9_fu_459/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="array_mult_array_mult_Pipeline_MULT_ACC_LOOP.v" LINE_NUMBER="155"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/ram_reg_0_15_0_0__6/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1S" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0[3]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="42"/>
    <CELL NAME="bd_0_i/hls_inst/inst/in_a_store_data_U/q0_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="array_mult_in_a_store_data_RAM_AUTO_1R1W.v" LINE_NUMBER="43"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/array_mult_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/array_mult_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/array_mult_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/array_mult_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/array_mult_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/array_mult_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
