
*** Running vivado
    with args -log design_1_Risc_32_bit_fpga_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Risc_32_bit_fpga_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_Risc_32_bit_fpga_0_0.tcl -notrace
Command: synth_design -top design_1_Risc_32_bit_fpga_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41106 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1435.234 ; gain = 84.898 ; free physical = 98499 ; free virtual = 141359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Risc_32_bit_fpga_0_0' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ip/design_1_Risc_32_bit_fpga_0_0/synth/design_1_Risc_32_bit_fpga_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Risc_32_bit_fpga' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Risc_32_bit_fpga.v:1]
	Parameter ImmSelI bound to: 3'b000 
	Parameter ImmSelS bound to: 3'b001 
	Parameter ImmSelB bound to: 3'b010 
	Parameter ImmSelJ bound to: 3'b011 
	Parameter ImmSelU bound to: 3'b100 
	Parameter ImmSelR bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'State_IF_fpga' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/State_IF_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'Reg_PC' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Reg_PC' (1#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'State_IF_fpga' (2#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/State_IF_fpga.v:1]
INFO: [Synth 8-6157] synthesizing module 'Reg_IF_ID' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_IF_ID.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Reg_IF_ID' (3#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_IF_ID.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:1]
	Parameter ImmSelI bound to: 3'b000 
	Parameter ImmSelS bound to: 3'b001 
	Parameter ImmSelB bound to: 3'b010 
	Parameter ImmSelJ bound to: 3'b011 
	Parameter ImmSelU bound to: 3'b100 
	Parameter ImmSelR bound to: 3'b111 
	Parameter ALUadd bound to: 4'b0000 
	Parameter ALUsub bound to: 4'b0001 
	Parameter ALUsll bound to: 4'b0010 
	Parameter ALUslt bound to: 4'b0011 
	Parameter ALUsltu bound to: 4'b0100 
	Parameter ALUxor bound to: 4'b0101 
	Parameter ALUsrl bound to: 4'b0110 
	Parameter ALUsra bound to: 4'b0111 
	Parameter ALUor bound to: 4'b1000 
	Parameter ALUand bound to: 4'b1001 
	Parameter ALUnop bound to: 4'b1111 
	Parameter NoP bound to: 7'b0000000 
	Parameter R bound to: 7'b0110011 
	Parameter addi bound to: 7'b0010011 
	Parameter lw bound to: 7'b0000011 
	Parameter sw bound to: 7'b0100011 
	Parameter SB bound to: 7'b1100011 
	Parameter jalr bound to: 7'b1100111 
	Parameter jal bound to: 7'b1101111 
	Parameter auipc bound to: 7'b0010111 
INFO: [Synth 8-155] case statement is not full and has no default [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:133]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:221]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (4#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_Array' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Register_Array.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_Array' (5#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Register_Array.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Reg_ID_EX' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_ID_EX.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Reg_ID_EX' (6#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_ID_EX.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Execute_Unit' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Execute_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_4' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/mux2_4.v:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/mux2_4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mux2_4' (7#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/mux2_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'Branch_Comparator' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Branch_Comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Comparator' (8#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Branch_Comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/ALU.v:1]
	Parameter ALUadd bound to: 4'b0000 
	Parameter ALUsub bound to: 4'b0001 
	Parameter ALUsll bound to: 4'b0010 
	Parameter ALUslt bound to: 4'b0011 
	Parameter ALUsltu bound to: 4'b0100 
	Parameter ALUxor bound to: 4'b0101 
	Parameter ALUsrl bound to: 4'b0110 
	Parameter ALUsra bound to: 4'b0111 
	Parameter ALUor bound to: 4'b1000 
	Parameter ALUand bound to: 4'b1001 
	Parameter ALUnop bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/ALU.v:1]
WARNING: [Synth 8-3848] Net ex_BrLT in module/entity Execute_Unit does not have driver. [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Execute_Unit.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Execute_Unit' (10#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Execute_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Imm_Gen' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Imm_Gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Imm_Gen' (11#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Imm_Gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'Reg_EX_MEM' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_EX_MEM.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Reg_EX_MEM' (12#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_EX_MEM.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Reg_MEM_WB' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Reg_MEM_WB' (13#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Detection_Unit' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Hazard_Detection_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Detection_Unit' (14#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Hazard_Detection_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'Forwarding_Unit' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Forwarding_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding_Unit' (15#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Forwarding_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Risc_32_bit_fpga' (16#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Risc_32_bit_fpga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Risc_32_bit_fpga_0_0' (17#1) [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ip/design_1_Risc_32_bit_fpga_0_0/synth/design_1_Risc_32_bit_fpga_0_0.v:56]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_rd[4]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_rd[3]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_rd[2]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_rd[1]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_rd[0]
WARNING: [Synth 8-3331] design Forwarding_Unit has unconnected port mem_RegWEn
WARNING: [Synth 8-3331] design Hazard_Detection_Unit has unconnected port id_rs1[4]
WARNING: [Synth 8-3331] design Hazard_Detection_Unit has unconnected port id_rs1[3]
WARNING: [Synth 8-3331] design Hazard_Detection_Unit has unconnected port id_rs1[2]
WARNING: [Synth 8-3331] design Hazard_Detection_Unit has unconnected port id_rs1[1]
WARNING: [Synth 8-3331] design Hazard_Detection_Unit has unconnected port id_rs1[0]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[6]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[5]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[4]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[3]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[2]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[1]
WARNING: [Synth 8-3331] design Imm_Gen has unconnected port inst[0]
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port ex_BrLT
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port clk
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port rst_n
WARNING: [Synth 8-3331] design Control_Unit has unconnected port clk
WARNING: [Synth 8-3331] design Control_Unit has unconnected port rst_n
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.852 ; gain = 128.516 ; free physical = 98469 ; free virtual = 141332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.852 ; gain = 128.516 ; free physical = 98462 ; free virtual = 141324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.852 ; gain = 136.516 ; free physical = 98462 ; free virtual = 141324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "PCSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'ImmSel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'PCSel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'BrUn_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:200]
WARNING: [Synth 8-327] inferring latch for variable 'ASel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'BSel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'MemRW_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'RegWEn_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'WBSel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSel_reg' [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Control_Unit.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1503.875 ; gain = 153.539 ; free physical = 98451 ; free virtual = 141315
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 47    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_PC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Reg_IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 10    
Module Register_Array 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 32    
Module Reg_ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Branch_Comparator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Execute_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Reg_EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Reg_MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Risc_32_bit_fpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "zero_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_ID_EX/ex_PCSel_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_ID_EX.sv:46]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_EX_MEM/mem_imm_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_EX_MEM.sv:32]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_EX_MEM/mem_rs2_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_EX_MEM.sv:36]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_EX_MEM/mem_DataB_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_EX_MEM.sv:31]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_MEM_WB_i/wb_ALU_out_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:26]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_MEM_WB_i/wb_DataB_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:27]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_MEM_WB_i/wb_pc_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:25]
WARNING: [Synth 8-6014] Unused sequential element inst/Reg_MEM_WB_i/wb_imm_reg was removed.  [/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.srcs/sources_1/bd/design_1/ipshared/c922/src/Reg_MEM_WB.sv:28]
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port ex_BrLT
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port clk
WARNING: [Synth 8-3331] design Execute_Unit has unconnected port rst_n
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[6]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[5]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[4]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[3]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[2]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[1]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Reg_ID_EX/ex_inst_reg[0]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1701.738 ; gain = 351.402 ; free physical = 98178 ; free virtual = 141079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:03 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98166 ; free virtual = 141067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[15]' (FDR) to 'inst/Reg_ID_EX/ex_rs1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[16]' (FDR) to 'inst/Reg_ID_EX/ex_rs1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[17]' (FDR) to 'inst/Reg_ID_EX/ex_rs1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[18]' (FDR) to 'inst/Reg_ID_EX/ex_rs1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[19]' (FDR) to 'inst/Reg_ID_EX/ex_rs1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[11]' (FDR) to 'inst/Reg_ID_EX/ex_rd_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[10]' (FDR) to 'inst/Reg_ID_EX/ex_rd_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[9]' (FDR) to 'inst/Reg_ID_EX/ex_rd_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[8]' (FDR) to 'inst/Reg_ID_EX/ex_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Reg_ID_EX/ex_inst_reg[7]' (FDR) to 'inst/Reg_ID_EX/ex_rd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Register_Array_i/regs_reg[0][31] )
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][31]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][30]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][29]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][28]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][27]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][26]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][25]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][24]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][23]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][22]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][21]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][20]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][19]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][18]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][17]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][16]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][15]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][14]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][13]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][12]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][11]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][10]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][9]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][8]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][7]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][6]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][5]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][4]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][3]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][2]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][1]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Register_Array_i/regs_reg[0][0]) is unused and will be removed from module design_1_Risc_32_bit_fpga_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:03 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98151 ; free virtual = 141052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    46|
|2     |LUT1   |     1|
|3     |LUT2   |    46|
|4     |LUT3   |   116|
|5     |LUT4   |    92|
|6     |LUT5   |   282|
|7     |LUT6   |   906|
|8     |MUXF7  |   266|
|9     |MUXF8  |   128|
|10    |FDCE   |   100|
|11    |FDRE   |  1243|
|12    |LD     |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  3241|
|2     |  inst               |Risc_32_bit_fpga |  3241|
|3     |    Execute_Unit_i   |Execute_Unit     |    96|
|4     |      ALU_Unit       |ALU              |    54|
|5     |    WBMux_i          |mux2_4           |    32|
|6     |    Control_Unit_i   |Control_Unit     |    61|
|7     |    ImmGen_i         |Imm_Gen          |     2|
|8     |    Reg_EX_MEM       |Reg_EX_MEM       |    73|
|9     |    Reg_ID_EX        |Reg_ID_EX        |   775|
|10    |    Reg_IF_ID_i      |Reg_IF_ID        |   164|
|11    |    Reg_MEM_WB_i     |Reg_MEM_WB       |   109|
|12    |    Register_Array_i |Register_Array   |  1889|
|13    |    State_IF_if      |State_IF_fpga    |    32|
|14    |      Reg_PC_i       |Reg_PC           |    32|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98149 ; free virtual = 141051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.742 ; gain = 351.406 ; free physical = 98151 ; free virtual = 141052
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.746 ; gain = 351.406 ; free physical = 98151 ; free virtual = 141052
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:50 . Memory (MB): peak = 1790.766 ; gain = 451.980 ; free physical = 98030 ; free virtual = 140946
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/data1/workspace/phucph0/new/Computer-Architecture-20202/fpga/RISC-V-syn/RISC-V-syn.runs/design_1_Risc_32_bit_fpga_0_0_synth_1/design_1_Risc_32_bit_fpga_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2286.379 ; gain = 495.613 ; free physical = 98169 ; free virtual = 141111
