//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_61, texmode_independent
.address_size 64

	// .globl	separateAabbs
// findDistanceFromRoot$localMaxDistanceFromRoot has been demoted

.entry separateAabbs(
	.param .u64 .ptr .global .align 16 separateAabbs_param_0,
	.param .u64 .ptr .global .align 4 separateAabbs_param_1,
	.param .u64 .ptr .global .align 16 separateAabbs_param_2,
	.param .u32 separateAabbs_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [separateAabbs_param_0];
	ld.param.u64 	%rd2, [separateAabbs_param_1];
	ld.param.u64 	%rd3, [separateAabbs_param_2];
	ld.param.u32 	%r2, [separateAabbs_param_3];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.u32 	%r8, [%rd5];
	mul.wide.s32 	%rd6, %r8, 32;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd7];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd7+16];
	mul.wide.s32 	%rd8, %r1, 32;
	add.s64 	%rd9, %rd3, %rd8;
	st.global.v4.f32 	[%rd9], {%f1, %f2, %f3, %f4};
	st.global.v4.f32 	[%rd9+16], {%f9, %f10, %f11, %f12};

BB0_2:
	ret;
}

	// .globl	findAllNodesMergedAabb
.entry findAllNodesMergedAabb(
	.param .u64 .ptr .global .align 16 findAllNodesMergedAabb_param_0,
	.param .u32 findAllNodesMergedAabb_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [findAllNodesMergedAabb_param_0];
	ld.param.u32 	%r3, [findAllNodesMergedAabb_param_1];
	shr.u32 	%r4, %r3, 31;
	add.s32 	%r5, %r3, %r4;
	shr.s32 	%r6, %r5, 1;
	and.b32  	%r7, %r5, -2;
	sub.s32 	%r8, %r3, %r7;
	add.s32 	%r1, %r8, %r6;
	sub.s32 	%r9, %r3, %r1;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %ntid.x;
	mov.b32	%r12, %envreg3;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	mov.u32 	%r14, %tid.x;
	add.s32 	%r2, %r13, %r14;
	setp.ge.s32	%p1, %r2, %r9;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd2, %r2, 32;
	add.s64 	%rd3, %rd1, %rd2;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd3];
	ld.global.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd3+16];
	add.s32 	%r15, %r2, %r1;
	mul.wide.s32 	%rd4, %r15, 32;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd5];
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd5+16];
	min.f32 	%f25, %f4, %f12;
	min.f32 	%f26, %f3, %f11;
	min.f32 	%f27, %f2, %f10;
	min.f32 	%f28, %f1, %f9;
	max.f32 	%f37, %f8, %f16;
	max.f32 	%f38, %f7, %f15;
	max.f32 	%f39, %f6, %f14;
	max.f32 	%f40, %f5, %f13;
	st.global.v4.f32 	[%rd3], {%f28, %f27, %f26, %f25};
	st.global.v4.f32 	[%rd3+16], {%f40, %f39, %f38, %f37};

BB1_2:
	ret;
}

	// .globl	assignMortonCodesAndAabbIndicies
.entry assignMortonCodesAndAabbIndicies(
	.param .u64 .ptr .global .align 16 assignMortonCodesAndAabbIndicies_param_0,
	.param .u64 .ptr .global .align 16 assignMortonCodesAndAabbIndicies_param_1,
	.param .u64 .ptr .global .align 4 assignMortonCodesAndAabbIndicies_param_2,
	.param .u32 assignMortonCodesAndAabbIndicies_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<83>;
	.reg .b32 	%r<62>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [assignMortonCodesAndAabbIndicies_param_0];
	ld.param.u64 	%rd2, [assignMortonCodesAndAabbIndicies_param_1];
	ld.param.u64 	%rd3, [assignMortonCodesAndAabbIndicies_param_2];
	ld.param.u32 	%r2, [assignMortonCodesAndAabbIndicies_param_3];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB2_8;

	ld.global.v4.f32 	{%f14, %f15, %f16, %f17}, [%rd2];
	ld.global.v4.f32 	{%f22, %f23, %f24, %f25}, [%rd2+16];
	add.f32 	%f30, %f14, %f22;
	add.f32 	%f31, %f15, %f23;
	add.f32 	%f32, %f16, %f24;
	mul.f32 	%f35, %f32, 0f3F000000;
	mul.f32 	%f36, %f31, 0f3F000000;
	mul.f32 	%f37, %f30, 0f3F000000;
	sub.f32 	%f39, %f24, %f16;
	sub.f32 	%f40, %f23, %f15;
	sub.f32 	%f41, %f22, %f14;
	div.full.f32 	%f42, %f41, 0f44800000;
	div.full.f32 	%f43, %f40, 0f44800000;
	div.full.f32 	%f44, %f39, 0f44800000;
	mul.wide.s32 	%rd4, %r1, 32;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.v4.f32 	{%f46, %f47, %f48, %f49}, [%rd5];
	ld.global.v4.f32 	{%f54, %f55, %f56, %f57}, [%rd5+16];
	add.f32 	%f62, %f46, %f54;
	add.f32 	%f63, %f47, %f55;
	add.f32 	%f64, %f48, %f56;
	mul.f32 	%f67, %f64, 0f3F000000;
	mul.f32 	%f68, %f63, 0f3F000000;
	mul.f32 	%f69, %f62, 0f3F000000;
	sub.f32 	%f70, %f69, %f37;
	sub.f32 	%f71, %f68, %f36;
	sub.f32 	%f72, %f67, %f35;
	div.full.f32 	%f82, %f72, %f44;
	div.full.f32 	%f81, %f71, %f43;
	div.full.f32 	%f80, %f70, %f42;
	setp.ge.f32	%p2, %f80, 0f00000000;
	@%p2 bra 	BB2_3;

	// inline asm
	cvt.rmi.f32.f32 	%f80, %f80;
	// inline asm

BB2_3:
	setp.ge.f32	%p3, %f81, 0f00000000;
	@%p3 bra 	BB2_5;

	// inline asm
	cvt.rmi.f32.f32 	%f81, %f81;
	// inline asm

BB2_5:
	setp.ge.f32	%p4, %f82, 0f00000000;
	@%p4 bra 	BB2_7;

	// inline asm
	cvt.rmi.f32.f32 	%f82, %f82;
	// inline asm

BB2_7:
	cvt.rzi.s32.f32	%r8, %f82;
	mov.u32 	%r9, 511;
	min.s32 	%r10, %r8, %r9;
	cvt.rzi.s32.f32	%r11, %f80;
	min.s32 	%r12, %r11, %r9;
	mov.u32 	%r13, -512;
	cvt.rzi.s32.f32	%r14, %f81;
	min.s32 	%r15, %r14, %r9;
	max.s32 	%r16, %r13, %r10;
	max.s32 	%r17, %r13, %r15;
	max.s32 	%r18, %r13, %r12;
	add.s32 	%r19, %r18, 512;
	add.s32 	%r20, %r17, 512;
	add.s32 	%r21, %r16, 512;
	and.b32  	%r22, %r19, 1023;
	bfi.b32 	%r23, %r22, %r22, 16, 10;
	shl.b32 	%r24, %r19, 8;
	and.b32  	%r25, %r24, 61440;
	and.b32  	%r26, %r23, 50331663;
	or.b32  	%r27, %r26, %r25;
	shl.b32 	%r28, %r27, 4;
	or.b32  	%r29, %r28, %r27;
	and.b32  	%r30, %r29, 17043521;
	shl.b32 	%r31, %r29, 2;
	and.b32  	%r32, %r31, 136348168;
	or.b32  	%r33, %r32, %r30;
	and.b32  	%r34, %r20, 1023;
	bfi.b32 	%r35, %r34, %r34, 16, 10;
	shl.b32 	%r36, %r20, 8;
	and.b32  	%r37, %r36, 61440;
	and.b32  	%r38, %r35, 50331663;
	or.b32  	%r39, %r38, %r37;
	shl.b32 	%r40, %r39, 4;
	or.b32  	%r41, %r40, %r39;
	and.b32  	%r42, %r41, 17043521;
	shl.b32 	%r43, %r41, 2;
	and.b32  	%r44, %r43, 136348168;
	or.b32  	%r45, %r44, %r42;
	shl.b32 	%r46, %r45, 1;
	or.b32  	%r47, %r46, %r33;
	and.b32  	%r48, %r21, 1023;
	bfi.b32 	%r49, %r48, %r48, 16, 10;
	shl.b32 	%r50, %r21, 8;
	and.b32  	%r51, %r50, 61440;
	and.b32  	%r52, %r49, 50331663;
	or.b32  	%r53, %r52, %r51;
	shl.b32 	%r54, %r53, 4;
	or.b32  	%r55, %r54, %r53;
	and.b32  	%r56, %r55, 17043521;
	shl.b32 	%r57, %r55, 2;
	and.b32  	%r58, %r57, 136348168;
	or.b32  	%r59, %r58, %r56;
	shl.b32 	%r60, %r59, 2;
	or.b32  	%r61, %r47, %r60;
	mul.wide.s32 	%rd6, %r1, 8;
	add.s64 	%rd7, %rd3, %rd6;
	st.global.u32 	[%rd7], %r61;
	st.global.u32 	[%rd7+4], %r1;

BB2_8:
	ret;
}

	// .globl	plbvhCalculateOverlappingPairs
.entry plbvhCalculateOverlappingPairs(
	.param .u64 .ptr .global .align 16 plbvhCalculateOverlappingPairs_param_0,
	.param .u64 .ptr .global .align 4 plbvhCalculateOverlappingPairs_param_1,
	.param .u64 .ptr .global .align 8 plbvhCalculateOverlappingPairs_param_2,
	.param .u64 .ptr .global .align 16 plbvhCalculateOverlappingPairs_param_3,
	.param .u64 .ptr .global .align 8 plbvhCalculateOverlappingPairs_param_4,
	.param .u64 .ptr .global .align 4 plbvhCalculateOverlappingPairs_param_5,
	.param .u64 .ptr .global .align 4 plbvhCalculateOverlappingPairs_param_6,
	.param .u64 .ptr .global .align 16 plbvhCalculateOverlappingPairs_param_7,
	.param .u32 plbvhCalculateOverlappingPairs_param_8,
	.param .u32 plbvhCalculateOverlappingPairs_param_9
)
{
	.local .align 16 .b8 	__local_depot3[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<22>;
	.reg .f32 	%f<77>;
	.reg .b32 	%r<42>;
	.reg .b64 	%rd<33>;


	mov.u64 	%SPL, __local_depot3;
	ld.param.u64 	%rd6, [plbvhCalculateOverlappingPairs_param_0];
	ld.param.u64 	%rd7, [plbvhCalculateOverlappingPairs_param_1];
	ld.param.u64 	%rd8, [plbvhCalculateOverlappingPairs_param_2];
	ld.param.u64 	%rd9, [plbvhCalculateOverlappingPairs_param_3];
	ld.param.u64 	%rd10, [plbvhCalculateOverlappingPairs_param_4];
	ld.param.u64 	%rd11, [plbvhCalculateOverlappingPairs_param_5];
	ld.param.u64 	%rd12, [plbvhCalculateOverlappingPairs_param_6];
	ld.param.u64 	%rd13, [plbvhCalculateOverlappingPairs_param_7];
	ld.param.u32 	%r17, [plbvhCalculateOverlappingPairs_param_8];
	ld.param.u32 	%r18, [plbvhCalculateOverlappingPairs_param_9];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r19, %ctaid.x;
	mov.b32	%r20, %envreg0;
	add.s32 	%r21, %r19, %r20;
	mov.u32 	%r22, %ntid.x;
	mul.wide.s32 	%rd15, %r21, %r22;
	mov.u32 	%r23, %tid.x;
	cvt.s64.s32	%rd16, %r23;
	add.s64 	%rd2, %rd15, %rd16;
	cvt.u32.u64	%r1, %rd2;
	setp.ge.s32	%p1, %r1, %r18;
	@%p1 bra 	BB3_18;

	cvt.s64.s32 	%rd17, %rd2;
	shl.b64 	%rd18, %rd17, 3;
	add.s64 	%rd19, %rd11, %rd18;
	ld.global.u32 	%r25, [%rd19+4];
	mul.wide.s32 	%rd20, %r25, 32;
	add.s64 	%rd3, %rd6, %rd20;
	ld.global.v4.f32 	{%f47, %f48, %f49, %f50}, [%rd3];
	ld.global.v4.f32 	{%f51, %f52, %f53, %f54}, [%rd3+16];
	ld.global.u32 	%r26, [%rd7];
	st.local.u32 	[%rd1], %r26;
	mov.u32 	%r41, 1;

BB3_2:
	mov.u32 	%r2, %r41;
	mul.wide.s32 	%rd21, %r2, 4;
	add.s64 	%rd4, %rd1, %rd21;
	ld.local.u32 	%r27, [%rd4+-4];
	shr.u32 	%r3, %r27, 31;
	and.b32  	%r4, %r27, 2147483647;
	setp.ne.s32	%p2, %r3, 1;
	mov.u32 	%r39, %r4;
	@%p2 bra 	BB3_4;

	mul.wide.u32 	%rd22, %r4, 8;
	add.s64 	%rd23, %rd10, %rd22;
	ld.global.v2.u32 	{%r28, %r39}, [%rd23];

BB3_4:
	add.s32 	%r41, %r2, -1;
	setp.le.s32	%p3, %r39, %r1;
	@%p3 bra 	BB3_17;

	setp.ne.s32	%p4, %r3, 0;
	mov.u32 	%r40, -1;
	@%p4 bra 	BB3_7;

	mul.wide.u32 	%rd24, %r4, 8;
	add.s64 	%rd25, %rd11, %rd24;
	ld.global.u32 	%r40, [%rd25+4];

BB3_7:
	mul.wide.s32 	%rd26, %r40, 32;
	add.s64 	%rd5, %rd6, %rd26;
	@%p4 bra 	BB3_9;
	bra.uni 	BB3_8;

BB3_9:
	mul.wide.u32 	%rd27, %r4, 32;
	add.s64 	%rd28, %rd9, %rd27;
	ld.global.v4.f32 	{%f74, %f75, %f76, %f66}, [%rd28];
	ld.global.v4.f32 	{%f71, %f72, %f73, %f70}, [%rd28+16];
	bra.uni 	BB3_10;

BB3_8:
	ld.global.v4.f32 	{%f74, %f75, %f76, %f58}, [%rd5];
	ld.global.v4.f32 	{%f71, %f72, %f73, %f62}, [%rd5+16];

BB3_10:
	setp.gt.f32	%p6, %f48, %f72;
	@%p6 bra 	BB3_17;

	setp.lt.f32	%p7, %f52, %f75;
	setp.lt.f32	%p8, %f53, %f76;
	setp.gt.f32	%p9, %f49, %f73;
	or.pred  	%p10, %p9, %p8;
	setp.lt.f32	%p11, %f51, %f74;
	setp.gt.f32	%p12, %f47, %f71;
	or.pred  	%p13, %p12, %p11;
	or.pred  	%p14, %p10, %p13;
	or.pred  	%p15, %p7, %p14;
	@%p15 bra 	BB3_17;

	@%p4 bra 	BB3_15;

	ld.global.u32 	%r10, [%rd3+12];
	ld.global.u32 	%r11, [%rd5+12];
	atom.global.add.u32 	%r14, [%rd12], 1;
	setp.ge.s32	%p17, %r14, %r17;
	@%p17 bra 	BB3_15;

	mov.u32 	%r33, -1;
	mul.wide.s32 	%rd29, %r14, 16;
	add.s64 	%rd30, %rd13, %rd29;
	st.global.v4.u32 	[%rd30], {%r10, %r11, %r33, %r33};

BB3_15:
	setp.eq.s32	%p18, %r3, 0;
	setp.gt.s32	%p19, %r2, 127;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB3_17;

	mul.wide.u32 	%rd31, %r4, 8;
	add.s64 	%rd32, %rd8, %rd31;
	ld.global.v2.u32 	{%r34, %r35}, [%rd32];
	st.local.u32 	[%rd4+-4], %r34;
	add.s32 	%r41, %r2, 1;
	st.local.u32 	[%rd4], %r35;

BB3_17:
	setp.ne.s32	%p21, %r41, 0;
	@%p21 bra 	BB3_2;

BB3_18:
	ret;
}

	// .globl	plbvhRayTraverse
.entry plbvhRayTraverse(
	.param .u64 .ptr .global .align 16 plbvhRayTraverse_param_0,
	.param .u64 .ptr .global .align 4 plbvhRayTraverse_param_1,
	.param .u64 .ptr .global .align 8 plbvhRayTraverse_param_2,
	.param .u64 .ptr .global .align 16 plbvhRayTraverse_param_3,
	.param .u64 .ptr .global .align 8 plbvhRayTraverse_param_4,
	.param .u64 .ptr .global .align 4 plbvhRayTraverse_param_5,
	.param .u64 .ptr .global .align 16 plbvhRayTraverse_param_6,
	.param .u64 .ptr .global .align 4 plbvhRayTraverse_param_7,
	.param .u64 .ptr .global .align 8 plbvhRayTraverse_param_8,
	.param .u32 plbvhRayTraverse_param_9,
	.param .u32 plbvhRayTraverse_param_10
)
{
	.local .align 16 .b8 	__local_depot4[512];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<27>;
	.reg .f32 	%f<170>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<26>;


	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd5, [plbvhRayTraverse_param_0];
	ld.param.u64 	%rd6, [plbvhRayTraverse_param_1];
	ld.param.u64 	%rd7, [plbvhRayTraverse_param_2];
	ld.param.u64 	%rd8, [plbvhRayTraverse_param_3];
	ld.param.u64 	%rd9, [plbvhRayTraverse_param_5];
	ld.param.u64 	%rd10, [plbvhRayTraverse_param_6];
	ld.param.u64 	%rd11, [plbvhRayTraverse_param_7];
	ld.param.u64 	%rd12, [plbvhRayTraverse_param_8];
	ld.param.u32 	%r18, [plbvhRayTraverse_param_9];
	ld.param.u32 	%r19, [plbvhRayTraverse_param_10];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mov.b32	%r22, %envreg3;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	mov.u32 	%r24, %tid.x;
	add.s32 	%r1, %r23, %r24;
	cvt.s64.s32	%rd2, %r1;
	setp.ge.s32	%p1, %r1, %r19;
	@%p1 bra 	BB4_24;

	mul.wide.s32 	%rd14, %r1, 32;
	add.s64 	%rd15, %rd10, %rd14;
	ld.global.v4.f32 	{%f75, %f76, %f77, %f78}, [%rd15+16];
	ld.global.v4.f32 	{%f82, %f83, %f84, %f85}, [%rd15];
	sub.f32 	%f5, %f75, %f82;
	sub.f32 	%f6, %f76, %f83;
	sub.f32 	%f7, %f77, %f84;
	abs.f32 	%f12, %f5;
	abs.f32 	%f13, %f6;
	abs.f32 	%f14, %f7;
	abs.f32 	%f86, %f12;
	setp.gtu.f32	%p2, %f86, 0f7F800000;
	mov.f32 	%f161, 0f7FFFFFFF;
	@%p2 bra 	BB4_2;

	abs.f32 	%f91, %f13;
	setp.gtu.f32	%p3, %f91, 0f7F800000;
	@%p3 bra 	BB4_2;
	bra.uni 	BB4_4;

BB4_2:
	mov.f32 	%f162, %f161;
	mov.f32 	%f163, %f161;

BB4_11:
	mul.f32 	%f117, %f6, %f6;
	fma.rn.f32 	%f118, %f5, %f5, %f117;
	fma.rn.f32 	%f119, %f7, %f7, %f118;
	sqrt.approx.f32 	%f34, %f119;
	ld.global.u32 	%r26, [%rd6];
	st.local.u32 	[%rd1], %r26;
	setp.lt.f32	%p11, %f161, 0f00000000;
	mov.u32 	%r37, 1;
	setp.lt.f32	%p12, %f162, 0f00000000;
	setp.lt.f32	%p13, %f163, 0f00000000;
	selp.b32	%r28, -1, 0, %p13;
	selp.b32	%r29, -1, 0, %p12;
	selp.b32	%r30, -1, 0, %p11;
	shl.b32 	%r2, %r30, 31;
	shl.b32 	%r3, %r29, 31;
	shl.b32 	%r4, %r28, 31;
	cvt.u32.u64	%r6, %rd2;

BB4_12:
	mov.u32 	%r8, %r37;
	mul.wide.s32 	%rd16, %r8, 4;
	add.s64 	%rd3, %rd1, %rd16;
	ld.local.u32 	%r32, [%rd3+-4];
	shr.u32 	%r9, %r32, 31;
	and.b32  	%r10, %r32, 2147483647;
	setp.eq.s32	%p15, %r9, 1;
	mov.u32 	%r38, -1;
	@%p15 bra 	BB4_14;

	mul.wide.u32 	%rd17, %r10, 8;
	add.s64 	%rd18, %rd9, %rd17;
	ld.global.u32 	%r38, [%rd18+4];

BB4_14:
	mul.wide.s32 	%rd19, %r38, 32;
	add.s64 	%rd4, %rd5, %rd19;
	setp.ne.s32	%p16, %r9, 0;
	@%p16 bra 	BB4_16;
	bra.uni 	BB4_15;

BB4_16:
	mul.wide.u32 	%rd20, %r10, 32;
	add.s64 	%rd21, %rd8, %rd20;
	ld.global.v4.f32 	{%f167, %f168, %f169, %f131}, [%rd21];
	ld.global.v4.f32 	{%f164, %f165, %f166, %f135}, [%rd21+16];
	bra.uni 	BB4_17;

BB4_15:
	ld.global.v4.f32 	{%f167, %f168, %f169, %f123}, [%rd4];
	ld.global.v4.f32 	{%f164, %f165, %f166, %f127}, [%rd4+16];

BB4_17:
	add.s32 	%r37, %r8, -1;
	setp.gt.s32	%p17, %r2, -1;
	setp.gt.s32	%p18, %r3, -1;
	setp.gt.s32	%p19, %r4, -1;
	selp.f32	%f136, %f169, %f166, %p19;
	selp.f32	%f137, %f168, %f165, %p18;
	selp.f32	%f138, %f167, %f164, %p17;
	sub.f32 	%f139, %f138, %f82;
	sub.f32 	%f140, %f137, %f83;
	sub.f32 	%f141, %f136, %f84;
	selp.f32	%f142, %f166, %f169, %p19;
	selp.f32	%f143, %f165, %f168, %p18;
	selp.f32	%f144, %f164, %f167, %p17;
	sub.f32 	%f145, %f144, %f82;
	sub.f32 	%f146, %f143, %f83;
	sub.f32 	%f147, %f142, %f84;
	div.full.f32 	%f148, %f141, %f163;
	div.full.f32 	%f149, %f140, %f162;
	div.full.f32 	%f150, %f139, %f161;
	mov.f32 	%f151, 0f00000000;
	max.f32 	%f152, %f150, %f151;
	max.f32 	%f153, %f149, %f152;
	max.f32 	%f154, %f148, %f153;
	div.full.f32 	%f155, %f147, %f163;
	div.full.f32 	%f156, %f146, %f162;
	div.full.f32 	%f157, %f145, %f161;
	min.f32 	%f158, %f157, %f34;
	min.f32 	%f159, %f156, %f158;
	min.f32 	%f160, %f155, %f159;
	setp.gtu.f32	%p20, %f154, %f160;
	@%p20 bra 	BB4_23;

	@%p16 bra 	BB4_21;

	ld.global.u32 	%r14, [%rd4+12];
	atom.global.add.u32 	%r15, [%rd11], 1;
	setp.ge.s32	%p22, %r15, %r18;
	@%p22 bra 	BB4_21;

	mul.wide.s32 	%rd22, %r15, 8;
	add.s64 	%rd23, %rd12, %rd22;
	st.global.v2.u32 	[%rd23], {%r6, %r14};

BB4_21:
	setp.eq.s32	%p23, %r9, 0;
	setp.gt.s32	%p24, %r8, 127;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	BB4_23;

	mul.wide.u32 	%rd24, %r10, 8;
	add.s64 	%rd25, %rd7, %rd24;
	ld.global.v2.u32 	{%r33, %r34}, [%rd25];
	st.local.u32 	[%rd3+-4], %r33;
	add.s32 	%r37, %r8, 1;
	st.local.u32 	[%rd3], %r34;

BB4_23:
	setp.ne.s32	%p26, %r37, 0;
	@%p26 bra 	BB4_12;

BB4_24:
	ret;

BB4_4:
	abs.f32 	%f96, %f14;
	setp.gtu.f32	%p4, %f96, 0f7F800000;
	mov.f32 	%f162, %f161;
	mov.f32 	%f163, %f161;
	@%p4 bra 	BB4_11;

	setp.lt.f32	%p5, %f12, %f13;
	selp.f32	%f101, %f13, %f12, %p5;
	setp.lt.f32	%p6, %f101, %f14;
	selp.f32	%f102, %f14, %f101, %p6;
	setp.lt.f32	%p7, %f102, 0f00000000;
	selp.f32	%f15, 0f00000000, %f102, %p7;
	setp.eq.f32	%p8, %f15, 0f00000000;
	mov.f32 	%f161, 0f00000000;
	mov.f32 	%f162, %f161;
	mov.f32 	%f163, %f161;
	@%p8 bra 	BB4_11;

	setp.eq.f32	%p9, %f15, 0f7F800000;
	@%p9 bra 	BB4_10;
	bra.uni 	BB4_7;

BB4_10:
	div.full.f32 	%f161, %f5, 0f7F800000;
	div.full.f32 	%f162, %f6, 0f7F800000;
	div.full.f32 	%f163, %f7, 0f7F800000;
	bra.uni 	BB4_11;

BB4_7:
	div.full.f32 	%f103, %f12, %f15;
	div.full.f32 	%f104, %f13, %f15;
	mul.f32 	%f105, %f104, %f104;
	fma.rn.f32 	%f106, %f103, %f103, %f105;
	div.full.f32 	%f107, %f14, %f15;
	fma.rn.f32 	%f108, %f107, %f107, %f106;
	mov.f32 	%f109, 0f00000000;
	div.full.f32 	%f110, %f109, %f15;
	fma.rn.f32 	%f111, %f110, %f110, %f108;
	sqrt.rn.f32 	%f16, %f111;
	mul.f32 	%f17, %f15, %f16;
	abs.f32 	%f112, %f17;
	setp.eq.f32	%p10, %f112, 0f7F800000;
	@%p10 bra 	BB4_9;
	bra.uni 	BB4_8;

BB4_9:
	div.full.f32 	%f114, %f7, %f16;
	div.full.f32 	%f115, %f6, %f16;
	div.full.f32 	%f116, %f5, %f16;
	div.full.f32 	%f161, %f116, %f15;
	div.full.f32 	%f162, %f115, %f15;
	div.full.f32 	%f163, %f114, %f15;
	bra.uni 	BB4_11;

BB4_8:
	div.full.f32 	%f161, %f5, %f17;
	div.full.f32 	%f162, %f6, %f17;
	div.full.f32 	%f163, %f7, %f17;
	bra.uni 	BB4_11;
}

	// .globl	plbvhLargeAabbAabbTest
.entry plbvhLargeAabbAabbTest(
	.param .u64 .ptr .global .align 16 plbvhLargeAabbAabbTest_param_0,
	.param .u64 .ptr .global .align 16 plbvhLargeAabbAabbTest_param_1,
	.param .u64 .ptr .global .align 4 plbvhLargeAabbAabbTest_param_2,
	.param .u64 .ptr .global .align 16 plbvhLargeAabbAabbTest_param_3,
	.param .u32 plbvhLargeAabbAabbTest_param_4,
	.param .u32 plbvhLargeAabbAabbTest_param_5,
	.param .u32 plbvhLargeAabbAabbTest_param_6
)
{
	.reg .pred 	%p<85>;
	.reg .f32 	%f<184>;
	.reg .b32 	%r<51>;
	.reg .b64 	%rd<31>;


	ld.param.u64 	%rd5, [plbvhLargeAabbAabbTest_param_0];
	ld.param.u64 	%rd6, [plbvhLargeAabbAabbTest_param_1];
	ld.param.u64 	%rd7, [plbvhLargeAabbAabbTest_param_2];
	ld.param.u64 	%rd8, [plbvhLargeAabbAabbTest_param_3];
	ld.param.u32 	%r17, [plbvhLargeAabbAabbTest_param_4];
	ld.param.u32 	%r18, [plbvhLargeAabbAabbTest_param_5];
	ld.param.u32 	%r19, [plbvhLargeAabbAabbTest_param_6];
	mov.b32	%r20, %envreg3;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.x;
	mad.lo.s32 	%r23, %r21, %r22, %r20;
	mov.u32 	%r24, %tid.x;
	add.s32 	%r1, %r23, %r24;
	setp.ge.s32	%p1, %r1, %r19;
	@%p1 bra 	BB5_38;

	setp.lt.s32	%p2, %r18, 1;
	@%p2 bra 	BB5_38;

	mul.wide.s32 	%rd9, %r1, 32;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.v4.f32 	{%f119, %f120, %f121, %f122}, [%rd10];
	ld.global.v4.f32 	{%f123, %f124, %f125, %f126}, [%rd10+16];
	mov.u32 	%r47, 0;
	mov.b32 	 %r2, %f122;
	and.b32  	%r28, %r18, 3;
	setp.eq.s32	%p3, %r28, 0;
	@%p3 bra 	BB5_19;

	setp.eq.s32	%p4, %r28, 1;
	@%p4 bra 	BB5_14;

	setp.eq.s32	%p5, %r28, 2;
	@%p5 bra 	BB5_9;

	ld.global.v4.f32 	{%f128, %f129, %f130, %f131}, [%rd6];
	ld.global.v4.f32 	{%f132, %f133, %f134, %f135}, [%rd6+16];
	mov.u32 	%r47, 1;
	setp.gt.f32	%p6, %f120, %f133;
	@%p6 bra 	BB5_9;

	setp.lt.f32	%p7, %f124, %f129;
	setp.lt.f32	%p8, %f125, %f130;
	setp.gt.f32	%p9, %f121, %f134;
	or.pred  	%p10, %p9, %p8;
	setp.lt.f32	%p11, %f123, %f128;
	setp.gt.f32	%p12, %f119, %f132;
	or.pred  	%p13, %p12, %p11;
	or.pred  	%p14, %p10, %p13;
	or.pred  	%p15, %p7, %p14;
	@%p15 bra 	BB5_9;

	atom.global.add.u32 	%r3, [%rd7], 1;
	setp.ge.s32	%p16, %r3, %r17;
	@%p16 bra 	BB5_9;

	mov.b32 	 %r33, %f131;
	mov.u32 	%r34, -1;
	mul.wide.s32 	%rd11, %r3, 16;
	add.s64 	%rd12, %rd8, %rd11;
	st.global.v4.u32 	[%rd12], {%r33, %r2, %r34, %r34};

BB5_9:
	mul.wide.u32 	%rd13, %r47, 32;
	add.s64 	%rd14, %rd6, %rd13;
	ld.global.v4.f32 	{%f136, %f137, %f138, %f139}, [%rd14];
	ld.global.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd14+16];
	setp.gt.f32	%p17, %f120, %f141;
	@%p17 bra 	BB5_13;

	setp.lt.f32	%p18, %f124, %f137;
	setp.lt.f32	%p19, %f125, %f138;
	setp.gt.f32	%p20, %f121, %f142;
	or.pred  	%p21, %p20, %p19;
	setp.lt.f32	%p22, %f123, %f136;
	setp.gt.f32	%p23, %f119, %f140;
	or.pred  	%p24, %p23, %p22;
	or.pred  	%p25, %p21, %p24;
	or.pred  	%p26, %p18, %p25;
	@%p26 bra 	BB5_13;

	atom.global.add.u32 	%r5, [%rd7], 1;
	setp.ge.s32	%p27, %r5, %r17;
	@%p27 bra 	BB5_13;

	mov.b32 	 %r35, %f139;
	mov.u32 	%r36, -1;
	mul.wide.s32 	%rd15, %r5, 16;
	add.s64 	%rd16, %rd8, %rd15;
	st.global.v4.u32 	[%rd16], {%r35, %r2, %r36, %r36};

BB5_13:
	add.s32 	%r47, %r47, 1;

BB5_14:
	mul.wide.s32 	%rd17, %r47, 32;
	add.s64 	%rd18, %rd6, %rd17;
	ld.global.v4.f32 	{%f144, %f145, %f146, %f147}, [%rd18];
	ld.global.v4.f32 	{%f148, %f149, %f150, %f151}, [%rd18+16];
	setp.gt.f32	%p28, %f120, %f149;
	@%p28 bra 	BB5_18;

	setp.lt.f32	%p29, %f124, %f145;
	setp.lt.f32	%p30, %f125, %f146;
	setp.gt.f32	%p31, %f121, %f150;
	or.pred  	%p32, %p31, %p30;
	setp.lt.f32	%p33, %f123, %f144;
	setp.gt.f32	%p34, %f119, %f148;
	or.pred  	%p35, %p34, %p33;
	or.pred  	%p36, %p32, %p35;
	or.pred  	%p37, %p29, %p36;
	@%p37 bra 	BB5_18;

	atom.global.add.u32 	%r8, [%rd7], 1;
	setp.ge.s32	%p38, %r8, %r17;
	@%p38 bra 	BB5_18;

	mov.b32 	 %r37, %f147;
	mov.u32 	%r38, -1;
	mul.wide.s32 	%rd19, %r8, 16;
	add.s64 	%rd20, %rd8, %rd19;
	st.global.v4.u32 	[%rd20], {%r37, %r2, %r38, %r38};

BB5_18:
	add.s32 	%r47, %r47, 1;

BB5_19:
	setp.lt.u32	%p39, %r18, 4;
	@%p39 bra 	BB5_38;

	mul.wide.s32 	%rd21, %r47, 32;
	add.s64 	%rd30, %rd6, %rd21;

BB5_21:
	ld.global.v4.f32 	{%f152, %f153, %f154, %f155}, [%rd30];
	ld.global.v4.f32 	{%f156, %f157, %f158, %f159}, [%rd30+16];
	setp.gt.f32	%p40, %f120, %f157;
	@%p40 bra 	BB5_25;

	setp.lt.f32	%p41, %f124, %f153;
	setp.lt.f32	%p42, %f125, %f154;
	setp.gt.f32	%p43, %f121, %f158;
	or.pred  	%p44, %p43, %p42;
	setp.lt.f32	%p45, %f123, %f152;
	setp.gt.f32	%p46, %f119, %f156;
	or.pred  	%p47, %p46, %p45;
	or.pred  	%p48, %p44, %p47;
	or.pred  	%p49, %p41, %p48;
	@%p49 bra 	BB5_25;

	atom.global.add.u32 	%r12, [%rd7], 1;
	setp.ge.s32	%p50, %r12, %r17;
	@%p50 bra 	BB5_25;

	mov.b32 	 %r39, %f155;
	mov.u32 	%r40, -1;
	mul.wide.s32 	%rd22, %r12, 16;
	add.s64 	%rd23, %rd8, %rd22;
	st.global.v4.u32 	[%rd23], {%r39, %r2, %r40, %r40};

BB5_25:
	ld.global.v4.f32 	{%f160, %f161, %f162, %f163}, [%rd30+32];
	ld.global.v4.f32 	{%f164, %f165, %f166, %f167}, [%rd30+48];
	setp.gt.f32	%p51, %f120, %f165;
	@%p51 bra 	BB5_29;

	setp.lt.f32	%p52, %f124, %f161;
	setp.lt.f32	%p53, %f125, %f162;
	setp.gt.f32	%p54, %f121, %f166;
	or.pred  	%p55, %p54, %p53;
	setp.lt.f32	%p56, %f123, %f160;
	setp.gt.f32	%p57, %f119, %f164;
	or.pred  	%p58, %p57, %p56;
	or.pred  	%p59, %p55, %p58;
	or.pred  	%p60, %p52, %p59;
	@%p60 bra 	BB5_29;

	atom.global.add.u32 	%r13, [%rd7], 1;
	setp.ge.s32	%p61, %r13, %r17;
	@%p61 bra 	BB5_29;

	mov.b32 	 %r41, %f163;
	mov.u32 	%r42, -1;
	mul.wide.s32 	%rd24, %r13, 16;
	add.s64 	%rd25, %rd8, %rd24;
	st.global.v4.u32 	[%rd25], {%r41, %r2, %r42, %r42};

BB5_29:
	ld.global.v4.f32 	{%f168, %f169, %f170, %f171}, [%rd30+64];
	ld.global.v4.f32 	{%f172, %f173, %f174, %f175}, [%rd30+80];
	setp.gt.f32	%p62, %f120, %f173;
	@%p62 bra 	BB5_33;

	setp.lt.f32	%p63, %f124, %f169;
	setp.lt.f32	%p64, %f125, %f170;
	setp.gt.f32	%p65, %f121, %f174;
	or.pred  	%p66, %p65, %p64;
	setp.lt.f32	%p67, %f123, %f168;
	setp.gt.f32	%p68, %f119, %f172;
	or.pred  	%p69, %p68, %p67;
	or.pred  	%p70, %p66, %p69;
	or.pred  	%p71, %p63, %p70;
	@%p71 bra 	BB5_33;

	atom.global.add.u32 	%r14, [%rd7], 1;
	setp.ge.s32	%p72, %r14, %r17;
	@%p72 bra 	BB5_33;

	mov.b32 	 %r43, %f171;
	mov.u32 	%r44, -1;
	mul.wide.s32 	%rd26, %r14, 16;
	add.s64 	%rd27, %rd8, %rd26;
	st.global.v4.u32 	[%rd27], {%r43, %r2, %r44, %r44};

BB5_33:
	ld.global.v4.f32 	{%f176, %f177, %f178, %f179}, [%rd30+96];
	ld.global.v4.f32 	{%f180, %f181, %f182, %f183}, [%rd30+112];
	setp.gt.f32	%p73, %f120, %f181;
	@%p73 bra 	BB5_37;

	setp.lt.f32	%p74, %f124, %f177;
	setp.lt.f32	%p75, %f125, %f178;
	setp.gt.f32	%p76, %f121, %f182;
	or.pred  	%p77, %p76, %p75;
	setp.lt.f32	%p78, %f123, %f176;
	setp.gt.f32	%p79, %f119, %f180;
	or.pred  	%p80, %p79, %p78;
	or.pred  	%p81, %p77, %p80;
	or.pred  	%p82, %p74, %p81;
	@%p82 bra 	BB5_37;

	atom.global.add.u32 	%r15, [%rd7], 1;
	setp.ge.s32	%p83, %r15, %r17;
	@%p83 bra 	BB5_37;

	mov.b32 	 %r45, %f179;
	mov.u32 	%r46, -1;
	mul.wide.s32 	%rd28, %r15, 16;
	add.s64 	%rd29, %rd8, %rd28;
	st.global.v4.u32 	[%rd29], {%r45, %r2, %r46, %r46};

BB5_37:
	add.s32 	%r47, %r47, 4;
	setp.lt.s32	%p84, %r47, %r18;
	add.s64 	%rd30, %rd30, 128;
	@%p84 bra 	BB5_21;

BB5_38:
	ret;
}

	// .globl	plbvhLargeAabbRayTest
.entry plbvhLargeAabbRayTest(
	.param .u64 .ptr .global .align 16 plbvhLargeAabbRayTest_param_0,
	.param .u64 .ptr .global .align 16 plbvhLargeAabbRayTest_param_1,
	.param .u64 .ptr .global .align 4 plbvhLargeAabbRayTest_param_2,
	.param .u64 .ptr .global .align 8 plbvhLargeAabbRayTest_param_3,
	.param .u32 plbvhLargeAabbRayTest_param_4,
	.param .u32 plbvhLargeAabbRayTest_param_5,
	.param .u32 plbvhLargeAabbRayTest_param_6
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<367>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd6, [plbvhLargeAabbRayTest_param_0];
	ld.param.u64 	%rd7, [plbvhLargeAabbRayTest_param_1];
	ld.param.u64 	%rd8, [plbvhLargeAabbRayTest_param_2];
	ld.param.u64 	%rd9, [plbvhLargeAabbRayTest_param_3];
	ld.param.u32 	%r22, [plbvhLargeAabbRayTest_param_4];
	ld.param.u32 	%r23, [plbvhLargeAabbRayTest_param_5];
	ld.param.u32 	%r24, [plbvhLargeAabbRayTest_param_6];
	mov.b32	%r25, %envreg3;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r27, %ntid.x;
	mad.lo.s32 	%r28, %r26, %r27, %r25;
	mov.u32 	%r29, %tid.x;
	add.s32 	%r1, %r28, %r29;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.s32	%p1, %r1, %r24;
	@%p1 bra 	BB6_41;

	mul.wide.s32 	%rd10, %r1, 32;
	add.s64 	%rd11, %rd7, %rd10;
	ld.global.v4.f32 	{%f46, %f47, %f48, %f49}, [%rd11+16];
	ld.global.v4.f32 	{%f53, %f54, %f55, %f56}, [%rd11];
	sub.f32 	%f5, %f46, %f53;
	sub.f32 	%f6, %f47, %f54;
	sub.f32 	%f7, %f48, %f55;
	abs.f32 	%f12, %f5;
	abs.f32 	%f13, %f6;
	abs.f32 	%f14, %f7;
	abs.f32 	%f57, %f12;
	setp.gtu.f32	%p2, %f57, 0f7F800000;
	mov.f32 	%f364, 0f7FFFFFFF;
	@%p2 bra 	BB6_2;

	abs.f32 	%f62, %f13;
	setp.gtu.f32	%p3, %f62, 0f7F800000;
	@%p3 bra 	BB6_2;
	bra.uni 	BB6_4;

BB6_2:
	mov.f32 	%f365, %f364;
	mov.f32 	%f366, %f364;

BB6_11:
	mul.f32 	%f88, %f6, %f6;
	fma.rn.f32 	%f89, %f5, %f5, %f88;
	fma.rn.f32 	%f90, %f7, %f7, %f89;
	sqrt.approx.f32 	%f34, %f90;
	setp.lt.s32	%p11, %r22, 1;
	@%p11 bra 	BB6_41;

	cvt.u32.u64	%r6, %rd1;
	mov.u32 	%r48, 0;
	setp.lt.f32	%p12, %f364, 0f00000000;
	setp.lt.f32	%p13, %f365, 0f00000000;
	setp.lt.f32	%p14, %f366, 0f00000000;
	selp.b32	%r35, -1, 0, %p14;
	selp.b32	%r36, -1, 0, %p13;
	selp.b32	%r37, -1, 0, %p12;
	shl.b32 	%r2, %r37, 31;
	shl.b32 	%r3, %r36, 31;
	shl.b32 	%r4, %r35, 31;
	and.b32  	%r33, %r22, 3;
	setp.eq.s32	%p16, %r33, 0;
	@%p16 bra 	BB6_26;

	setp.eq.s32	%p17, %r33, 1;
	@%p17 bra 	BB6_22;

	setp.eq.s32	%p18, %r33, 2;
	@%p18 bra 	BB6_18;

	ld.global.v4.f32 	{%f91, %f92, %f93, %f94}, [%rd6];
	ld.global.v4.f32 	{%f95, %f96, %f97, %f98}, [%rd6+16];
	setp.gt.s32	%p19, %r2, -1;
	mov.u32 	%r48, 1;
	setp.gt.s32	%p20, %r3, -1;
	setp.gt.s32	%p21, %r4, -1;
	selp.f32	%f105, %f93, %f97, %p21;
	selp.f32	%f106, %f92, %f96, %p20;
	selp.f32	%f107, %f91, %f95, %p19;
	sub.f32 	%f108, %f107, %f53;
	sub.f32 	%f109, %f106, %f54;
	sub.f32 	%f110, %f105, %f55;
	selp.f32	%f111, %f97, %f93, %p21;
	selp.f32	%f112, %f96, %f92, %p20;
	selp.f32	%f113, %f95, %f91, %p19;
	sub.f32 	%f114, %f113, %f53;
	sub.f32 	%f115, %f112, %f54;
	sub.f32 	%f116, %f111, %f55;
	div.full.f32 	%f117, %f110, %f366;
	div.full.f32 	%f118, %f109, %f365;
	div.full.f32 	%f119, %f108, %f364;
	mov.f32 	%f120, 0f00000000;
	max.f32 	%f121, %f119, %f120;
	max.f32 	%f122, %f118, %f121;
	max.f32 	%f123, %f117, %f122;
	div.full.f32 	%f124, %f116, %f366;
	div.full.f32 	%f125, %f115, %f365;
	div.full.f32 	%f126, %f114, %f364;
	min.f32 	%f127, %f126, %f34;
	min.f32 	%f128, %f125, %f127;
	min.f32 	%f129, %f124, %f128;
	setp.gtu.f32	%p22, %f123, %f129;
	@%p22 bra 	BB6_18;

	atom.global.add.u32 	%r8, [%rd8], 1;
	setp.ge.s32	%p23, %r8, %r23;
	@%p23 bra 	BB6_18;

	mul.wide.s32 	%rd12, %r8, 8;
	add.s64 	%rd13, %rd9, %rd12;
	mov.b32 	 %r41, %f94;
	st.global.v2.u32 	[%rd13], {%r6, %r41};

BB6_18:
	mul.wide.u32 	%rd14, %r48, 32;
	add.s64 	%rd15, %rd6, %rd14;
	ld.global.v4.f32 	{%f130, %f131, %f132, %f133}, [%rd15];
	ld.global.v4.f32 	{%f134, %f135, %f136, %f137}, [%rd15+16];
	setp.gt.s32	%p24, %r2, -1;
	setp.gt.s32	%p25, %r3, -1;
	setp.gt.s32	%p26, %r4, -1;
	selp.f32	%f144, %f132, %f136, %p26;
	selp.f32	%f145, %f131, %f135, %p25;
	selp.f32	%f146, %f130, %f134, %p24;
	sub.f32 	%f147, %f146, %f53;
	sub.f32 	%f148, %f145, %f54;
	sub.f32 	%f149, %f144, %f55;
	selp.f32	%f150, %f136, %f132, %p26;
	selp.f32	%f151, %f135, %f131, %p25;
	selp.f32	%f152, %f134, %f130, %p24;
	sub.f32 	%f153, %f152, %f53;
	sub.f32 	%f154, %f151, %f54;
	sub.f32 	%f155, %f150, %f55;
	div.full.f32 	%f156, %f149, %f366;
	div.full.f32 	%f157, %f148, %f365;
	div.full.f32 	%f158, %f147, %f364;
	mov.f32 	%f159, 0f00000000;
	max.f32 	%f160, %f158, %f159;
	max.f32 	%f161, %f157, %f160;
	max.f32 	%f162, %f156, %f161;
	div.full.f32 	%f163, %f155, %f366;
	div.full.f32 	%f164, %f154, %f365;
	div.full.f32 	%f165, %f153, %f364;
	min.f32 	%f166, %f165, %f34;
	min.f32 	%f167, %f164, %f166;
	min.f32 	%f168, %f163, %f167;
	setp.gtu.f32	%p27, %f162, %f168;
	@%p27 bra 	BB6_21;

	atom.global.add.u32 	%r10, [%rd8], 1;
	setp.ge.s32	%p28, %r10, %r23;
	@%p28 bra 	BB6_21;

	mul.wide.s32 	%rd16, %r10, 8;
	add.s64 	%rd17, %rd9, %rd16;
	mov.b32 	 %r42, %f133;
	st.global.v2.u32 	[%rd17], {%r6, %r42};

BB6_21:
	add.s32 	%r48, %r48, 1;

BB6_22:
	mul.wide.s32 	%rd18, %r48, 32;
	add.s64 	%rd19, %rd6, %rd18;
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd19];
	ld.global.v4.f32 	{%f173, %f174, %f175, %f176}, [%rd19+16];
	setp.gt.s32	%p29, %r2, -1;
	setp.gt.s32	%p30, %r3, -1;
	setp.gt.s32	%p31, %r4, -1;
	selp.f32	%f183, %f171, %f175, %p31;
	selp.f32	%f184, %f170, %f174, %p30;
	selp.f32	%f185, %f169, %f173, %p29;
	sub.f32 	%f186, %f185, %f53;
	sub.f32 	%f187, %f184, %f54;
	sub.f32 	%f188, %f183, %f55;
	selp.f32	%f189, %f175, %f171, %p31;
	selp.f32	%f190, %f174, %f170, %p30;
	selp.f32	%f191, %f173, %f169, %p29;
	sub.f32 	%f192, %f191, %f53;
	sub.f32 	%f193, %f190, %f54;
	sub.f32 	%f194, %f189, %f55;
	div.full.f32 	%f195, %f188, %f366;
	div.full.f32 	%f196, %f187, %f365;
	div.full.f32 	%f197, %f186, %f364;
	mov.f32 	%f198, 0f00000000;
	max.f32 	%f199, %f197, %f198;
	max.f32 	%f200, %f196, %f199;
	max.f32 	%f201, %f195, %f200;
	div.full.f32 	%f202, %f194, %f366;
	div.full.f32 	%f203, %f193, %f365;
	div.full.f32 	%f204, %f192, %f364;
	min.f32 	%f205, %f204, %f34;
	min.f32 	%f206, %f203, %f205;
	min.f32 	%f207, %f202, %f206;
	setp.gtu.f32	%p32, %f201, %f207;
	@%p32 bra 	BB6_25;

	atom.global.add.u32 	%r13, [%rd8], 1;
	setp.ge.s32	%p33, %r13, %r23;
	@%p33 bra 	BB6_25;

	mul.wide.s32 	%rd20, %r13, 8;
	add.s64 	%rd21, %rd9, %rd20;
	mov.b32 	 %r43, %f172;
	st.global.v2.u32 	[%rd21], {%r6, %r43};

BB6_25:
	add.s32 	%r48, %r48, 1;

BB6_26:
	setp.lt.u32	%p34, %r22, 4;
	@%p34 bra 	BB6_41;

	mul.wide.s32 	%rd22, %r48, 32;
	add.s64 	%rd31, %rd6, %rd22;

BB6_28:
	ld.global.v4.f32 	{%f208, %f209, %f210, %f211}, [%rd31];
	ld.global.v4.f32 	{%f212, %f213, %f214, %f215}, [%rd31+16];
	setp.gt.s32	%p35, %r2, -1;
	setp.gt.s32	%p36, %r3, -1;
	setp.gt.s32	%p37, %r4, -1;
	selp.f32	%f222, %f210, %f214, %p37;
	selp.f32	%f223, %f209, %f213, %p36;
	selp.f32	%f224, %f208, %f212, %p35;
	sub.f32 	%f225, %f224, %f53;
	sub.f32 	%f226, %f223, %f54;
	sub.f32 	%f227, %f222, %f55;
	selp.f32	%f228, %f214, %f210, %p37;
	selp.f32	%f229, %f213, %f209, %p36;
	selp.f32	%f230, %f212, %f208, %p35;
	sub.f32 	%f231, %f230, %f53;
	sub.f32 	%f232, %f229, %f54;
	sub.f32 	%f233, %f228, %f55;
	div.full.f32 	%f234, %f227, %f366;
	div.full.f32 	%f235, %f226, %f365;
	div.full.f32 	%f236, %f225, %f364;
	mov.f32 	%f237, 0f00000000;
	max.f32 	%f238, %f236, %f237;
	max.f32 	%f239, %f235, %f238;
	max.f32 	%f240, %f234, %f239;
	div.full.f32 	%f241, %f233, %f366;
	div.full.f32 	%f242, %f232, %f365;
	div.full.f32 	%f243, %f231, %f364;
	min.f32 	%f244, %f243, %f34;
	min.f32 	%f245, %f242, %f244;
	min.f32 	%f246, %f241, %f245;
	setp.gtu.f32	%p38, %f240, %f246;
	@%p38 bra 	BB6_31;

	atom.global.add.u32 	%r17, [%rd8], 1;
	setp.ge.s32	%p39, %r17, %r23;
	@%p39 bra 	BB6_31;

	mul.wide.s32 	%rd23, %r17, 8;
	add.s64 	%rd24, %rd9, %rd23;
	mov.b32 	 %r44, %f211;
	st.global.v2.u32 	[%rd24], {%r6, %r44};

BB6_31:
	ld.global.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd31+32];
	ld.global.v4.f32 	{%f251, %f252, %f253, %f254}, [%rd31+48];
	selp.f32	%f261, %f249, %f253, %p37;
	selp.f32	%f262, %f248, %f252, %p36;
	selp.f32	%f263, %f247, %f251, %p35;
	sub.f32 	%f264, %f263, %f53;
	sub.f32 	%f265, %f262, %f54;
	sub.f32 	%f266, %f261, %f55;
	selp.f32	%f267, %f253, %f249, %p37;
	selp.f32	%f268, %f252, %f248, %p36;
	selp.f32	%f269, %f251, %f247, %p35;
	sub.f32 	%f270, %f269, %f53;
	sub.f32 	%f271, %f268, %f54;
	sub.f32 	%f272, %f267, %f55;
	div.full.f32 	%f273, %f266, %f366;
	div.full.f32 	%f274, %f265, %f365;
	div.full.f32 	%f275, %f264, %f364;
	max.f32 	%f277, %f275, %f237;
	max.f32 	%f278, %f274, %f277;
	max.f32 	%f279, %f273, %f278;
	div.full.f32 	%f280, %f272, %f366;
	div.full.f32 	%f281, %f271, %f365;
	div.full.f32 	%f282, %f270, %f364;
	min.f32 	%f283, %f282, %f34;
	min.f32 	%f284, %f281, %f283;
	min.f32 	%f285, %f280, %f284;
	setp.gtu.f32	%p43, %f279, %f285;
	@%p43 bra 	BB6_34;

	atom.global.add.u32 	%r18, [%rd8], 1;
	setp.ge.s32	%p44, %r18, %r23;
	@%p44 bra 	BB6_34;

	mul.wide.s32 	%rd25, %r18, 8;
	add.s64 	%rd26, %rd9, %rd25;
	mov.b32 	 %r45, %f250;
	st.global.v2.u32 	[%rd26], {%r6, %r45};

BB6_34:
	ld.global.v4.f32 	{%f286, %f287, %f288, %f289}, [%rd31+64];
	ld.global.v4.f32 	{%f290, %f291, %f292, %f293}, [%rd31+80];
	selp.f32	%f300, %f288, %f292, %p37;
	selp.f32	%f301, %f287, %f291, %p36;
	selp.f32	%f302, %f286, %f290, %p35;
	sub.f32 	%f303, %f302, %f53;
	sub.f32 	%f304, %f301, %f54;
	sub.f32 	%f305, %f300, %f55;
	selp.f32	%f306, %f292, %f288, %p37;
	selp.f32	%f307, %f291, %f287, %p36;
	selp.f32	%f308, %f290, %f286, %p35;
	sub.f32 	%f309, %f308, %f53;
	sub.f32 	%f310, %f307, %f54;
	sub.f32 	%f311, %f306, %f55;
	div.full.f32 	%f312, %f305, %f366;
	div.full.f32 	%f313, %f304, %f365;
	div.full.f32 	%f314, %f303, %f364;
	max.f32 	%f316, %f314, %f237;
	max.f32 	%f317, %f313, %f316;
	max.f32 	%f318, %f312, %f317;
	div.full.f32 	%f319, %f311, %f366;
	div.full.f32 	%f320, %f310, %f365;
	div.full.f32 	%f321, %f309, %f364;
	min.f32 	%f322, %f321, %f34;
	min.f32 	%f323, %f320, %f322;
	min.f32 	%f324, %f319, %f323;
	setp.gtu.f32	%p48, %f318, %f324;
	@%p48 bra 	BB6_37;

	atom.global.add.u32 	%r19, [%rd8], 1;
	setp.ge.s32	%p49, %r19, %r23;
	@%p49 bra 	BB6_37;

	mul.wide.s32 	%rd27, %r19, 8;
	add.s64 	%rd28, %rd9, %rd27;
	mov.b32 	 %r46, %f289;
	st.global.v2.u32 	[%rd28], {%r6, %r46};

BB6_37:
	ld.global.v4.f32 	{%f325, %f326, %f327, %f328}, [%rd31+96];
	ld.global.v4.f32 	{%f329, %f330, %f331, %f332}, [%rd31+112];
	selp.f32	%f339, %f327, %f331, %p37;
	selp.f32	%f340, %f326, %f330, %p36;
	selp.f32	%f341, %f325, %f329, %p35;
	sub.f32 	%f342, %f341, %f53;
	sub.f32 	%f343, %f340, %f54;
	sub.f32 	%f344, %f339, %f55;
	selp.f32	%f345, %f331, %f327, %p37;
	selp.f32	%f346, %f330, %f326, %p36;
	selp.f32	%f347, %f329, %f325, %p35;
	sub.f32 	%f348, %f347, %f53;
	sub.f32 	%f349, %f346, %f54;
	sub.f32 	%f350, %f345, %f55;
	div.full.f32 	%f351, %f344, %f366;
	div.full.f32 	%f352, %f343, %f365;
	div.full.f32 	%f353, %f342, %f364;
	max.f32 	%f355, %f353, %f237;
	max.f32 	%f356, %f352, %f355;
	max.f32 	%f357, %f351, %f356;
	div.full.f32 	%f358, %f350, %f366;
	div.full.f32 	%f359, %f349, %f365;
	div.full.f32 	%f360, %f348, %f364;
	min.f32 	%f361, %f360, %f34;
	min.f32 	%f362, %f359, %f361;
	min.f32 	%f363, %f358, %f362;
	setp.gtu.f32	%p53, %f357, %f363;
	@%p53 bra 	BB6_40;

	atom.global.add.u32 	%r20, [%rd8], 1;
	setp.ge.s32	%p54, %r20, %r23;
	@%p54 bra 	BB6_40;

	mul.wide.s32 	%rd29, %r20, 8;
	add.s64 	%rd30, %rd9, %rd29;
	mov.b32 	 %r47, %f328;
	st.global.v2.u32 	[%rd30], {%r6, %r47};

BB6_40:
	add.s32 	%r48, %r48, 4;
	setp.lt.s32	%p55, %r48, %r22;
	add.s64 	%rd31, %rd31, 128;
	@%p55 bra 	BB6_28;

BB6_41:
	ret;

BB6_4:
	abs.f32 	%f67, %f14;
	setp.gtu.f32	%p4, %f67, 0f7F800000;
	mov.f32 	%f365, %f364;
	mov.f32 	%f366, %f364;
	@%p4 bra 	BB6_11;

	setp.lt.f32	%p5, %f12, %f13;
	selp.f32	%f72, %f13, %f12, %p5;
	setp.lt.f32	%p6, %f72, %f14;
	selp.f32	%f73, %f14, %f72, %p6;
	setp.lt.f32	%p7, %f73, 0f00000000;
	selp.f32	%f15, 0f00000000, %f73, %p7;
	setp.eq.f32	%p8, %f15, 0f00000000;
	mov.f32 	%f364, 0f00000000;
	mov.f32 	%f365, %f364;
	mov.f32 	%f366, %f364;
	@%p8 bra 	BB6_11;

	setp.eq.f32	%p9, %f15, 0f7F800000;
	@%p9 bra 	BB6_10;
	bra.uni 	BB6_7;

BB6_10:
	div.full.f32 	%f364, %f5, 0f7F800000;
	div.full.f32 	%f365, %f6, 0f7F800000;
	div.full.f32 	%f366, %f7, 0f7F800000;
	bra.uni 	BB6_11;

BB6_7:
	div.full.f32 	%f74, %f12, %f15;
	div.full.f32 	%f75, %f13, %f15;
	mul.f32 	%f76, %f75, %f75;
	fma.rn.f32 	%f77, %f74, %f74, %f76;
	div.full.f32 	%f78, %f14, %f15;
	fma.rn.f32 	%f79, %f78, %f78, %f77;
	mov.f32 	%f80, 0f00000000;
	div.full.f32 	%f81, %f80, %f15;
	fma.rn.f32 	%f82, %f81, %f81, %f79;
	sqrt.rn.f32 	%f16, %f82;
	mul.f32 	%f17, %f15, %f16;
	abs.f32 	%f83, %f17;
	setp.eq.f32	%p10, %f83, 0f7F800000;
	@%p10 bra 	BB6_9;
	bra.uni 	BB6_8;

BB6_9:
	div.full.f32 	%f85, %f7, %f16;
	div.full.f32 	%f86, %f6, %f16;
	div.full.f32 	%f87, %f5, %f16;
	div.full.f32 	%f364, %f87, %f15;
	div.full.f32 	%f365, %f86, %f15;
	div.full.f32 	%f366, %f85, %f15;
	bra.uni 	BB6_11;

BB6_8:
	div.full.f32 	%f364, %f5, %f17;
	div.full.f32 	%f365, %f6, %f17;
	div.full.f32 	%f366, %f7, %f17;
	bra.uni 	BB6_11;
}

	// .globl	computeAdjacentPairCommonPrefix
.entry computeAdjacentPairCommonPrefix(
	.param .u64 .ptr .global .align 4 computeAdjacentPairCommonPrefix_param_0,
	.param .u64 .ptr .global .align 8 computeAdjacentPairCommonPrefix_param_1,
	.param .u64 .ptr .global .align 4 computeAdjacentPairCommonPrefix_param_2,
	.param .u32 computeAdjacentPairCommonPrefix_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd1, [computeAdjacentPairCommonPrefix_param_0];
	ld.param.u64 	%rd2, [computeAdjacentPairCommonPrefix_param_1];
	ld.param.u64 	%rd3, [computeAdjacentPairCommonPrefix_param_2];
	ld.param.u32 	%r2, [computeAdjacentPairCommonPrefix_param_3];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB7_2;

	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.u32 	%rd6, [%rd5];
	cvt.u64.u32	%rd7, %r1;
	bfi.b64 	%rd8, %rd6, %rd7, 32, 32;
	ld.global.u32 	%rd9, [%rd5+8];
	add.s32 	%r8, %r1, 1;
	cvt.u64.u32	%rd10, %r8;
	bfi.b64 	%rd11, %rd9, %rd10, 32, 32;
	xor.b64  	%rd12, %rd11, %rd8;
	clz.b64 	%r9, %rd12;
	cvt.u64.u32	%rd13, %r9;
	and.b64  	%rd14, %rd11, %rd8;
	neg.s64 	%rd15, %rd13;
	cvt.u32.u64	%r10, %rd15;
	and.b32  	%r11, %r10, 63;
	mov.u64 	%rd16, -1;
	shl.b64 	%rd17, %rd16, %r11;
	and.b64  	%rd18, %rd14, %rd17;
	add.s64 	%rd19, %rd2, %rd4;
	st.global.u64 	[%rd19], %rd18;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd3, %rd20;
	st.global.u32 	[%rd21], %r9;

BB7_2:
	ret;
}

	// .globl	buildBinaryRadixTreeLeafNodes
.entry buildBinaryRadixTreeLeafNodes(
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeLeafNodes_param_0,
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeLeafNodes_param_1,
	.param .u64 .ptr .global .align 8 buildBinaryRadixTreeLeafNodes_param_2,
	.param .u32 buildBinaryRadixTreeLeafNodes_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd2, [buildBinaryRadixTreeLeafNodes_param_0];
	ld.param.u64 	%rd3, [buildBinaryRadixTreeLeafNodes_param_1];
	ld.param.u64 	%rd4, [buildBinaryRadixTreeLeafNodes_param_2];
	ld.param.u32 	%r7, [buildBinaryRadixTreeLeafNodes_param_3];
	mov.b32	%r8, %envreg3;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %ntid.x;
	mad.lo.s32 	%r11, %r9, %r10, %r8;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r1, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB8_6;

	add.s32 	%r2, %r1, -1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd1, %rd2, %rd5;
	mov.u32 	%r19, 128;
	setp.lt.s32	%p2, %r2, 0;
	mov.u32 	%r18, %r19;
	@%p2 bra 	BB8_3;

	ld.global.u32 	%r18, [%rd1+-4];

BB8_3:
	add.s32 	%r15, %r7, -1;
	setp.ge.s32	%p3, %r1, %r15;
	@%p3 bra 	BB8_5;

	ld.global.u32 	%r19, [%rd1];

BB8_5:
	setp.eq.s32	%p4, %r18, 128;
	setp.le.s32	%p5, %r18, %r19;
	or.pred  	%p6, %p4, %p5;
	setp.ne.s32	%p7, %r19, 128;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r16, %r1, %r2, %p8;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r16;
	mul.wide.s32 	%rd8, %r16, 8;
	add.s64 	%rd9, %rd4, %rd8;
	selp.u32	%r17, 1, 0, %p8;
	mul.wide.u32 	%rd10, %r17, 4;
	xor.b64  	%rd11, %rd10, 4;
	add.s64 	%rd12, %rd9, %rd11;
	st.global.u32 	[%rd12], %r1;

BB8_6:
	ret;
}

	// .globl	buildBinaryRadixTreeInternalNodes
.entry buildBinaryRadixTreeInternalNodes(
	.param .u64 .ptr .global .align 8 buildBinaryRadixTreeInternalNodes_param_0,
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeInternalNodes_param_1,
	.param .u64 .ptr .global .align 8 buildBinaryRadixTreeInternalNodes_param_2,
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeInternalNodes_param_3,
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeInternalNodes_param_4,
	.param .u32 buildBinaryRadixTreeInternalNodes_param_5
)
{
	.reg .pred 	%p<20>;
	.reg .b32 	%r<104>;
	.reg .b64 	%rd<57>;


	ld.param.u64 	%rd7, [buildBinaryRadixTreeInternalNodes_param_0];
	ld.param.u64 	%rd8, [buildBinaryRadixTreeInternalNodes_param_1];
	ld.param.u64 	%rd9, [buildBinaryRadixTreeInternalNodes_param_2];
	ld.param.u64 	%rd10, [buildBinaryRadixTreeInternalNodes_param_3];
	ld.param.u64 	%rd11, [buildBinaryRadixTreeInternalNodes_param_4];
	ld.param.u32 	%r34, [buildBinaryRadixTreeInternalNodes_param_5];
	mov.b32	%r35, %envreg0;
	mov.u32 	%r36, %ctaid.x;
	add.s32 	%r1, %r36, %r35;
	mov.u32 	%r37, %ntid.x;
	mul.wide.s32 	%rd12, %r1, %r37;
	mov.u32 	%r38, %tid.x;
	cvt.s64.s32	%rd13, %r38;
	add.s64 	%rd1, %rd12, %rd13;
	cvt.u32.u64	%r2, %rd1;
	setp.ge.s32	%p1, %r2, %r34;
	@%p1 bra 	BB9_22;

	cvt.s64.s32 	%rd14, %rd1;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd7, %rd15;
	ld.global.u64 	%rd2, [%rd16];
	shl.b64 	%rd17, %rd14, 2;
	add.s64 	%rd18, %rd8, %rd17;
	ld.global.u32 	%r3, [%rd18];
	add.s32 	%r5, %r2, -1;
	mov.u32 	%r101, -1;
	setp.lt.s32	%p2, %r5, 0;
	mov.u32 	%r89, 0;
	mov.u32 	%r94, %r101;
	@%p2 bra 	BB9_8;

	mov.u32 	%r90, %r101;

BB9_3:
	add.s32 	%r42, %r5, %r89;
	shr.u32 	%r43, %r42, 31;
	add.s32 	%r44, %r42, %r43;
	shr.s32 	%r94, %r44, 1;
	mul.wide.s32 	%rd19, %r94, 8;
	add.s64 	%rd3, %rd7, %rd19;
	mul.wide.s32 	%rd20, %r94, 4;
	add.s64 	%rd4, %rd8, %rd20;
	ld.global.u64 	%rd21, [%rd3];
	xor.b64  	%rd22, %rd21, %rd2;
	clz.b64 	%r45, %rd22;
	ld.global.u32 	%r46, [%rd4];
	min.s32 	%r47, %r3, %r46;
	min.s32 	%r48, %r45, %r47;
	setp.lt.s32	%p3, %r48, %r3;
	@%p3 bra 	BB9_5;
	bra.uni 	BB9_4;

BB9_5:
	add.s32 	%r90, %r94, 1;
	mul.wide.u32 	%rd23, %r1, %r37;
	cvt.u64.u32	%rd24, %r38;
	add.s64 	%rd25, %rd23, %rd24;
	cvt.u32.u64	%r52, %rd25;
	setp.ge.s32	%p4, %r90, %r52;
	@%p4 bra 	BB9_8;

	ld.global.u64 	%rd26, [%rd3+8];
	xor.b64  	%rd27, %rd26, %rd2;
	clz.b64 	%r53, %rd27;
	ld.global.u32 	%r54, [%rd4+4];
	min.s32 	%r55, %r3, %r54;
	min.s32 	%r56, %r53, %r55;
	setp.ge.s32	%p5, %r56, %r3;
	mov.u32 	%r89, %r90;
	@%p5 bra 	BB9_8;
	bra.uni 	BB9_7;

BB9_4:
	add.s32 	%r5, %r94, -1;

BB9_7:
	setp.le.s32	%p6, %r89, %r5;
	mov.u32 	%r94, %r90;
	@%p6 bra 	BB9_3;

BB9_8:
	mul.wide.u32 	%rd28, %r1, %r37;
	cvt.u64.u32	%rd29, %r38;
	add.s64 	%rd30, %rd28, %rd29;
	cvt.u32.u64	%r60, %rd30;
	add.s32 	%r95, %r34, -1;
	setp.ge.s32	%p7, %r60, %r95;
	@%p7 bra 	BB9_15;

	add.s32 	%r18, %r60, 1;
	mov.u32 	%r97, -1;

BB9_10:
	add.s32 	%r65, %r95, %r18;
	shr.u32 	%r66, %r65, 31;
	add.s32 	%r67, %r65, %r66;
	shr.s32 	%r101, %r67, 1;
	mul.wide.s32 	%rd34, %r101, 8;
	add.s64 	%rd5, %rd7, %rd34;
	mul.wide.s32 	%rd35, %r101, 4;
	add.s64 	%rd6, %rd8, %rd35;
	ld.global.u64 	%rd36, [%rd5];
	xor.b64  	%rd37, %rd36, %rd2;
	clz.b64 	%r68, %rd37;
	ld.global.u32 	%r69, [%rd6];
	min.s32 	%r70, %r3, %r69;
	min.s32 	%r71, %r68, %r70;
	setp.lt.s32	%p8, %r71, %r3;
	@%p8 bra 	BB9_12;
	bra.uni 	BB9_11;

BB9_12:
	add.s32 	%r97, %r101, -1;
	setp.le.s32	%p9, %r97, %r60;
	@%p9 bra 	BB9_15;

	ld.global.u64 	%rd41, [%rd5+-8];
	xor.b64  	%rd42, %rd41, %rd2;
	clz.b64 	%r75, %rd42;
	ld.global.u32 	%r76, [%rd6+-4];
	min.s32 	%r77, %r3, %r76;
	min.s32 	%r78, %r75, %r77;
	setp.ge.s32	%p10, %r78, %r3;
	mov.u32 	%r95, %r97;
	@%p10 bra 	BB9_15;
	bra.uni 	BB9_14;

BB9_11:
	add.s32 	%r18, %r101, 1;

BB9_14:
	setp.le.s32	%p11, %r18, %r95;
	mov.u32 	%r101, %r97;
	@%p11 bra 	BB9_10;

BB9_15:
	setp.eq.s32	%p12, %r94, -1;
	mov.u32 	%r103, 128;
	mov.u32 	%r102, %r103;
	@%p12 bra 	BB9_17;

	mul.wide.s32 	%rd43, %r94, 4;
	add.s64 	%rd44, %rd8, %rd43;
	ld.global.u32 	%r102, [%rd44];

BB9_17:
	setp.eq.s32	%p13, %r101, -1;
	@%p13 bra 	BB9_19;

	mul.wide.s32 	%rd45, %r101, 4;
	add.s64 	%rd46, %rd8, %rd45;
	ld.global.u32 	%r103, [%rd46];

BB9_19:
	setp.le.s32	%p14, %r102, %r103;
	setp.ne.s32	%p15, %r103, 128;
	and.pred  	%p16, %p15, %p14;
	selp.u32	%r81, 1, 0, %p16;
	xor.b32  	%r82, %r81, 1;
	setp.eq.s32	%p17, %r102, 128;
	selp.b32	%r31, 0, %r82, %p17;
	setp.eq.s32	%p18, %r31, 0;
	selp.b32	%r32, %r101, %r94, %p18;
	and.b32  	%r83, %r101, %r94;
	setp.eq.s32	%p19, %r83, -1;
	selp.b32	%r84, -1, %r32, %p19;
	add.s64 	%rd52, %rd10, %rd17;
	st.global.u32 	[%rd52], %r84;
	or.b32  	%r33, %r2, -2147483648;
	@%p19 bra 	BB9_21;

	mul.wide.s32 	%rd53, %r32, 8;
	add.s64 	%rd54, %rd9, %rd53;
	mul.wide.u32 	%rd55, %r31, 4;
	add.s64 	%rd56, %rd54, %rd55;
	st.global.u32 	[%rd56], %r33;
	bra.uni 	BB9_22;

BB9_21:
	st.global.u32 	[%rd11], %r33;

BB9_22:
	ret;
}

	// .globl	findDistanceFromRoot
.entry findDistanceFromRoot(
	.param .u64 .ptr .global .align 4 findDistanceFromRoot_param_0,
	.param .u64 .ptr .global .align 4 findDistanceFromRoot_param_1,
	.param .u64 .ptr .global .align 4 findDistanceFromRoot_param_2,
	.param .u64 .ptr .global .align 4 findDistanceFromRoot_param_3,
	.param .u32 findDistanceFromRoot_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .u32 findDistanceFromRoot$localMaxDistanceFromRoot;

	ld.param.u64 	%rd4, [findDistanceFromRoot_param_1];
	ld.param.u64 	%rd5, [findDistanceFromRoot_param_2];
	ld.param.u64 	%rd6, [findDistanceFromRoot_param_3];
	ld.param.u32 	%r6, [findDistanceFromRoot_param_4];
	mov.b32	%r7, %envreg3;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r7;
	mov.u32 	%r2, %tid.x;
	neg.s32 	%r10, %r2;
	setp.ne.s32	%p2, %r1, %r10;
	@%p2 bra 	BB10_2;

	atom.global.exch.b32 	%r11, [%rd5], 0;

BB10_2:
	add.s32 	%r3, %r1, %r2;
	cvt.s64.s32	%rd12, %r3;
	mov.u32 	%r17, 0;
	setp.ge.s32	%p3, %r3, %r6;
	@%p3 bra 	BB10_8;

BB10_3:
	mov.u32 	%r4, %r17;
	shl.b64 	%rd7, %rd12, 2;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.s32 	%rd12, [%rd8];
	add.s32 	%r17, %r4, 1;
	setp.ne.s64	%p4, %rd12, -1;
	@%p4 bra 	BB10_3;

	mul.wide.s32 	%rd9, %r3, 4;
	add.s64 	%rd10, %rd6, %rd9;
	st.global.u32 	[%rd10], %r4;
	setp.ne.s32	%p5, %r2, 0;
	@%p5 bra 	BB10_6;

	mov.u32 	%r13, 0;
	st.shared.u32 	[findDistanceFromRoot$localMaxDistanceFromRoot], %r13;

BB10_6:
	setp.eq.s32	%p1, %r2, 0;
	bar.sync 	0;
	mov.u64 	%rd11, findDistanceFromRoot$localMaxDistanceFromRoot;
	atom.shared.max.s32 	%r14, [%rd11], %r4;
	bar.sync 	0;
	@!%p1 bra 	BB10_8;
	bra.uni 	BB10_7;

BB10_7:
	ld.shared.u32 	%r15, [findDistanceFromRoot$localMaxDistanceFromRoot];
	atom.global.max.s32 	%r16, [%rd5], %r15;

BB10_8:
	ret;
}

	// .globl	buildBinaryRadixTreeAabbsRecursive
.entry buildBinaryRadixTreeAabbsRecursive(
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeAabbsRecursive_param_0,
	.param .u64 .ptr .global .align 4 buildBinaryRadixTreeAabbsRecursive_param_1,
	.param .u64 .ptr .global .align 8 buildBinaryRadixTreeAabbsRecursive_param_2,
	.param .u64 .ptr .global .align 16 buildBinaryRadixTreeAabbsRecursive_param_3,
	.param .u64 .ptr .global .align 16 buildBinaryRadixTreeAabbsRecursive_param_4,
	.param .u32 buildBinaryRadixTreeAabbsRecursive_param_5,
	.param .u32 buildBinaryRadixTreeAabbsRecursive_param_6,
	.param .u32 buildBinaryRadixTreeAabbsRecursive_param_7
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<129>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<32>;


	ld.param.u64 	%rd5, [buildBinaryRadixTreeAabbsRecursive_param_0];
	ld.param.u64 	%rd6, [buildBinaryRadixTreeAabbsRecursive_param_1];
	ld.param.u64 	%rd7, [buildBinaryRadixTreeAabbsRecursive_param_2];
	ld.param.u64 	%rd8, [buildBinaryRadixTreeAabbsRecursive_param_3];
	ld.param.u64 	%rd9, [buildBinaryRadixTreeAabbsRecursive_param_4];
	ld.param.u32 	%r6, [buildBinaryRadixTreeAabbsRecursive_param_6];
	ld.param.u32 	%r7, [buildBinaryRadixTreeAabbsRecursive_param_7];
	mov.b32	%r8, %envreg3;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %ntid.x;
	mad.lo.s32 	%r11, %r9, %r10, %r8;
	mov.u32 	%r12, %tid.x;
	add.s32 	%r1, %r11, %r12;
	setp.ge.s32	%p1, %r1, %r7;
	@%p1 bra 	BB11_13;

	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd5, %rd10;
	ld.global.u32 	%r13, [%rd11];
	setp.ne.s32	%p2, %r13, %r6;
	@%p2 bra 	BB11_13;

	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd14, %rd7, %rd13;
	ld.global.v2.u32 	{%r14, %r15}, [%rd14];
	and.b32  	%r4, %r14, 2147483647;
	and.b32  	%r5, %r15, 2147483647;
	setp.lt.s32	%p3, %r14, 0;
	mov.u64 	%rd31, -1;
	mov.u64 	%rd30, %rd31;
	@%p3 bra 	BB11_4;

	mul.wide.u32 	%rd15, %r4, 8;
	add.s64 	%rd16, %rd6, %rd15;
	ld.global.s32 	%rd30, [%rd16+4];

BB11_4:
	setp.lt.s32	%p4, %r15, 0;
	@%p4 bra 	BB11_6;

	mul.wide.u32 	%rd18, %r5, 8;
	add.s64 	%rd19, %rd6, %rd18;
	ld.global.s32 	%rd31, [%rd19+4];

BB11_6:
	@%p3 bra 	BB11_8;

	shl.b64 	%rd20, %rd30, 5;
	add.s64 	%rd21, %rd8, %rd20;
	ld.global.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd21];
	ld.global.v4.f32 	{%f113, %f114, %f115, %f116}, [%rd21+16];
	bra.uni 	BB11_9;

BB11_8:
	mul.wide.u32 	%rd22, %r4, 32;
	add.s64 	%rd23, %rd9, %rd22;
	ld.global.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd23];
	ld.global.v4.f32 	{%f113, %f114, %f115, %f116}, [%rd23+16];

BB11_9:
	@%p4 bra 	BB11_11;

	shl.b64 	%rd24, %rd31, 5;
	add.s64 	%rd25, %rd8, %rd24;
	ld.global.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd25];
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd25+16];
	bra.uni 	BB11_12;

BB11_11:
	mul.wide.u32 	%rd26, %r5, 32;
	add.s64 	%rd27, %rd9, %rd26;
	ld.global.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd27];
	ld.global.v4.f32 	{%f121, %f122, %f123, %f124}, [%rd27+16];

BB11_12:
	min.f32 	%f105, %f117, %f125;
	min.f32 	%f106, %f118, %f126;
	min.f32 	%f107, %f119, %f127;
	min.f32 	%f108, %f120, %f128;
	max.f32 	%f109, %f113, %f121;
	max.f32 	%f110, %f114, %f122;
	max.f32 	%f111, %f115, %f123;
	max.f32 	%f112, %f116, %f124;
	mul.wide.s32 	%rd28, %r1, 32;
	add.s64 	%rd29, %rd9, %rd28;
	st.global.v4.f32 	[%rd29], {%f105, %f106, %f107, %f108};
	st.global.v4.f32 	[%rd29+16], {%f109, %f110, %f111, %f112};

BB11_13:
	ret;
}

	// .globl	findLeafIndexRanges
.entry findLeafIndexRanges(
	.param .u64 .ptr .global .align 8 findLeafIndexRanges_param_0,
	.param .u64 .ptr .global .align 8 findLeafIndexRanges_param_1,
	.param .u32 findLeafIndexRanges_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [findLeafIndexRanges_param_0];
	ld.param.u64 	%rd2, [findLeafIndexRanges_param_1];
	ld.param.u32 	%r18, [findLeafIndexRanges_param_2];
	mov.b32	%r19, %envreg3;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mad.lo.s32 	%r22, %r20, %r21, %r19;
	mov.u32 	%r23, %tid.x;
	add.s32 	%r1, %r22, %r23;
	setp.ge.s32	%p1, %r1, %r18;
	@%p1 bra 	BB12_6;

	mul.wide.s32 	%rd3, %r1, 8;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.v2.u32 	{%r33, %r35}, [%rd4];
	setp.gt.s32	%p2, %r33, -1;
	@%p2 bra 	BB12_3;

BB12_2:
	and.b32  	%r26, %r33, 2147483647;
	mul.wide.u32 	%rd5, %r26, 8;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.v2.u32 	{%r33, %r28}, [%rd6];
	setp.lt.s32	%p3, %r33, 0;
	@%p3 bra 	BB12_2;

BB12_3:
	setp.gt.s32	%p4, %r35, -1;
	@%p4 bra 	BB12_5;

BB12_4:
	and.b32  	%r29, %r35, 2147483647;
	mul.wide.u32 	%rd7, %r29, 8;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.v2.u32 	{%r30, %r35}, [%rd8];
	setp.lt.s32	%p5, %r35, 0;
	@%p5 bra 	BB12_4;

BB12_5:
	add.s64 	%rd10, %rd2, %rd3;
	st.global.v2.u32 	[%rd10], {%r33, %r35};

BB12_6:
	ret;
}


  