Analysis & Synthesis report for MKRVIDOR4000
Fri Dec 03 09:27:22 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (No Restructuring Performed)
 13. Parameter Settings for User Entity Instance: SYSTEM_PLL:PLL_inst|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|LPM_CONSTANT:inst3
 15. Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0
 16. Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|LPM_COUNTER:inst
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0"
 19. Port Connectivity Checks: "SYSTEM_PLL:PLL_inst"
 20. Virtual JTAG Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 03 09:27:22 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; MKRVIDOR4000                                ;
; Top-level Entity Name              ; MKRVIDOR4000_top                            ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 177                                         ;
;     Total combinational functions  ; 151                                         ;
;     Dedicated logic registers      ; 105                                         ;
; Total registers                    ; 105                                         ;
; Total pins                         ; 131                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL016YU256C8G    ;                    ;
; Top-level entity name                                            ; MKRVIDOR4000_top   ; MKRVIDOR4000       ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                              ; Library     ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../ip/SYSTEM_PLL/SYSTEM_PLL.v                                                                         ; yes             ; User Wizard-Generated File                   ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v                                                                 ;             ;
; MyDesign.bdf                                                                                             ; yes             ; User Block Diagram/Schematic File            ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MyDesign.bdf                                                       ;             ;
; MKRVIDOR4000_top.v                                                                                       ; yes             ; User Verilog HDL File                        ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v                                                 ;             ;
; jtag_interface_debug.v                                                                                   ; yes             ; User Verilog HDL File                        ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface_debug.v                                             ;             ;
; f:/users/florian/documents/sketchbook/jtag_interface/fpga-code/projects/jtag_interface/db/ip/jtag/jtag.v ; yes             ; Auto-Found Verilog HDL File                  ; f:/users/florian/documents/sketchbook/jtag_interface/fpga-code/projects/jtag_interface/db/ip/jtag/jtag.v                                                  ; JTAG        ;
; altpll.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                         ;             ;
; aglobal201.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                     ;             ;
; stratix_pll.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                    ;             ;
; stratixii_pll.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                  ;             ;
; cycloneii_pll.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                  ;             ;
; db/system_pll_altpll.v                                                                                   ; yes             ; Auto-Generated Megafunction                  ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v                                             ;             ;
; lpm_constant.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                                                   ;             ;
; db/lpm_constant_0j4.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/lpm_constant_0j4.tdf                                            ;             ;
; sld_virtual_jtag.v                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                 ;             ;
; sld_virtual_jtag_basic.v                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                  ;             ;
; lpm_counter.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                    ;             ;
; lpm_constant.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                   ;             ;
; lpm_decode.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;             ;
; lpm_add_sub.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                    ;             ;
; cmpconst.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                       ;             ;
; lpm_compare.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                    ;             ;
; lpm_counter.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                    ;             ;
; dffeea.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                         ;             ;
; alt_counter_stratix.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                            ;             ;
; db/cntr_53g.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/cntr_53g.tdf                                                    ;             ;
; sld_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                        ; altera_sld  ;
; db/ip/slda46de5ad/alt_sld_fab.v                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File               ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                     ;             ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 177                      ;
;                                             ;                          ;
; Total combinational functions               ; 151                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 58                       ;
;     -- 3 input functions                    ; 41                       ;
;     -- <=2 input functions                  ; 52                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 129                      ;
;     -- arithmetic mode                      ; 22                       ;
;                                             ;                          ;
; Total registers                             ; 105                      ;
;     -- Dedicated logic registers            ; 105                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 131                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 113                      ;
; Total fan-out                               ; 998                      ;
; Average fan-out                             ; 1.62                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MKRVIDOR4000_top                                                                                                                       ; 151 (2)             ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 131  ; 0            ; |MKRVIDOR4000_top                                                                                                                                                                                                                                                                                                                                            ; MKRVIDOR4000_top                  ; work         ;
;    |MyDesign:MyDesign_inst|                                                                                                             ; 18 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst                                                                                                                                                                                                                                                                                                                     ; MyDesign                          ; work         ;
;       |JTAG:inst4|                                                                                                                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4                                                                                                                                                                                                                                                                                                          ; JTAG                              ; JTAG         ;
;          |sld_virtual_jtag:virtual_jtag_0|                                                                                              ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0                                                                                                                                                                                                                                                                          ; sld_virtual_jtag                  ; work         ;
;             |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                                                                       ; sld_virtual_jtag_basic            ; work         ;
;       |lpm_counter:inst|                                                                                                                ; 15 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|lpm_counter:inst                                                                                                                                                                                                                                                                                                    ; lpm_counter                       ; work         ;
;          |cntr_53g:auto_generated|                                                                                                      ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|lpm_counter:inst|cntr_53g:auto_generated                                                                                                                                                                                                                                                                            ; cntr_53g                          ; work         ;
;    |SYSTEM_PLL:PLL_inst|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst                                                                                                                                                                                                                                                                                                                        ; SYSTEM_PLL                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                ; altpll                            ; work         ;
;          |SYSTEM_PLL_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                               ; SYSTEM_PLL_altpll                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 131 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 130 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 130 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 130 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                ; alt_sld_fab_alt_sld_fab_ident     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (76)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File                                                                                  ;
+--------+---------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; N/A    ; altera_virtual_jtag ; 20.1    ; N/A          ; N/A          ; |MKRVIDOR4000_top|MyDesign:MyDesign_inst|JTAG:inst4                                                                                                                                                                                                                                   ; F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/JTAG.qsys ;
; Altera ; ALTPLL              ; 20.1    ; N/A          ; N/A          ; |MKRVIDOR4000_top|SYSTEM_PLL:PLL_inst                                                                                                                                                                                                                                                 ; ../../ip/SYSTEM_PLL/SYSTEM_PLL.v                                                                 ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                                                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                                                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                                                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                                                  ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                                                  ;
+--------+---------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-----------------------------------------------------------------------------------------+--------------------+
; Register name                                                                           ; Reason for Removal ;
+-----------------------------------------------------------------------------------------+--------------------+
; MyDesign:MyDesign_inst|lpm_counter:inst|cntr_53g:auto_generated|counter_reg_bit[15..31] ; Lost fanout        ;
; Total Number of Removed Registers = 17                                                  ;                    ;
+-----------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 105   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 58    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |MKRVIDOR4000_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SYSTEM_PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------+
; Parameter Name                ; Value                        ; Type                      ;
+-------------------------------+------------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                   ;
; PLL_TYPE                      ; AUTO                         ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SYSTEM_PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20833                        ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                   ;
; LOCK_HIGH                     ; 1                            ; Untyped                   ;
; LOCK_LOW                      ; 1                            ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                   ;
; SKIP_VCO                      ; OFF                          ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                   ;
; BANDWIDTH                     ; 0                            ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                   ;
; DOWN_SPREAD                   ; 0                            ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 5                            ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 25                           ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 25                           ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 5                            ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 4                            ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 12                           ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 12                           ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                            ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                            ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 5000                         ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                   ;
; DPA_DIVIDER                   ; 0                            ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                   ;
; VCO_MIN                       ; 0                            ; Untyped                   ;
; VCO_MAX                       ; 0                            ; Untyped                   ;
; VCO_CENTER                    ; 0                            ; Untyped                   ;
; PFD_MIN                       ; 0                            ; Untyped                   ;
; PFD_MAX                       ; 0                            ; Untyped                   ;
; M_INITIAL                     ; 0                            ; Untyped                   ;
; M                             ; 0                            ; Untyped                   ;
; N                             ; 1                            ; Untyped                   ;
; M2                            ; 1                            ; Untyped                   ;
; N2                            ; 1                            ; Untyped                   ;
; SS                            ; 1                            ; Untyped                   ;
; C0_HIGH                       ; 0                            ; Untyped                   ;
; C1_HIGH                       ; 0                            ; Untyped                   ;
; C2_HIGH                       ; 0                            ; Untyped                   ;
; C3_HIGH                       ; 0                            ; Untyped                   ;
; C4_HIGH                       ; 0                            ; Untyped                   ;
; C5_HIGH                       ; 0                            ; Untyped                   ;
; C6_HIGH                       ; 0                            ; Untyped                   ;
; C7_HIGH                       ; 0                            ; Untyped                   ;
; C8_HIGH                       ; 0                            ; Untyped                   ;
; C9_HIGH                       ; 0                            ; Untyped                   ;
; C0_LOW                        ; 0                            ; Untyped                   ;
; C1_LOW                        ; 0                            ; Untyped                   ;
; C2_LOW                        ; 0                            ; Untyped                   ;
; C3_LOW                        ; 0                            ; Untyped                   ;
; C4_LOW                        ; 0                            ; Untyped                   ;
; C5_LOW                        ; 0                            ; Untyped                   ;
; C6_LOW                        ; 0                            ; Untyped                   ;
; C7_LOW                        ; 0                            ; Untyped                   ;
; C8_LOW                        ; 0                            ; Untyped                   ;
; C9_LOW                        ; 0                            ; Untyped                   ;
; C0_INITIAL                    ; 0                            ; Untyped                   ;
; C1_INITIAL                    ; 0                            ; Untyped                   ;
; C2_INITIAL                    ; 0                            ; Untyped                   ;
; C3_INITIAL                    ; 0                            ; Untyped                   ;
; C4_INITIAL                    ; 0                            ; Untyped                   ;
; C5_INITIAL                    ; 0                            ; Untyped                   ;
; C6_INITIAL                    ; 0                            ; Untyped                   ;
; C7_INITIAL                    ; 0                            ; Untyped                   ;
; C8_INITIAL                    ; 0                            ; Untyped                   ;
; C9_INITIAL                    ; 0                            ; Untyped                   ;
; C0_MODE                       ; BYPASS                       ; Untyped                   ;
; C1_MODE                       ; BYPASS                       ; Untyped                   ;
; C2_MODE                       ; BYPASS                       ; Untyped                   ;
; C3_MODE                       ; BYPASS                       ; Untyped                   ;
; C4_MODE                       ; BYPASS                       ; Untyped                   ;
; C5_MODE                       ; BYPASS                       ; Untyped                   ;
; C6_MODE                       ; BYPASS                       ; Untyped                   ;
; C7_MODE                       ; BYPASS                       ; Untyped                   ;
; C8_MODE                       ; BYPASS                       ; Untyped                   ;
; C9_MODE                       ; BYPASS                       ; Untyped                   ;
; C0_PH                         ; 0                            ; Untyped                   ;
; C1_PH                         ; 0                            ; Untyped                   ;
; C2_PH                         ; 0                            ; Untyped                   ;
; C3_PH                         ; 0                            ; Untyped                   ;
; C4_PH                         ; 0                            ; Untyped                   ;
; C5_PH                         ; 0                            ; Untyped                   ;
; C6_PH                         ; 0                            ; Untyped                   ;
; C7_PH                         ; 0                            ; Untyped                   ;
; C8_PH                         ; 0                            ; Untyped                   ;
; C9_PH                         ; 0                            ; Untyped                   ;
; L0_HIGH                       ; 1                            ; Untyped                   ;
; L1_HIGH                       ; 1                            ; Untyped                   ;
; G0_HIGH                       ; 1                            ; Untyped                   ;
; G1_HIGH                       ; 1                            ; Untyped                   ;
; G2_HIGH                       ; 1                            ; Untyped                   ;
; G3_HIGH                       ; 1                            ; Untyped                   ;
; E0_HIGH                       ; 1                            ; Untyped                   ;
; E1_HIGH                       ; 1                            ; Untyped                   ;
; E2_HIGH                       ; 1                            ; Untyped                   ;
; E3_HIGH                       ; 1                            ; Untyped                   ;
; L0_LOW                        ; 1                            ; Untyped                   ;
; L1_LOW                        ; 1                            ; Untyped                   ;
; G0_LOW                        ; 1                            ; Untyped                   ;
; G1_LOW                        ; 1                            ; Untyped                   ;
; G2_LOW                        ; 1                            ; Untyped                   ;
; G3_LOW                        ; 1                            ; Untyped                   ;
; E0_LOW                        ; 1                            ; Untyped                   ;
; E1_LOW                        ; 1                            ; Untyped                   ;
; E2_LOW                        ; 1                            ; Untyped                   ;
; E3_LOW                        ; 1                            ; Untyped                   ;
; L0_INITIAL                    ; 1                            ; Untyped                   ;
; L1_INITIAL                    ; 1                            ; Untyped                   ;
; G0_INITIAL                    ; 1                            ; Untyped                   ;
; G1_INITIAL                    ; 1                            ; Untyped                   ;
; G2_INITIAL                    ; 1                            ; Untyped                   ;
; G3_INITIAL                    ; 1                            ; Untyped                   ;
; E0_INITIAL                    ; 1                            ; Untyped                   ;
; E1_INITIAL                    ; 1                            ; Untyped                   ;
; E2_INITIAL                    ; 1                            ; Untyped                   ;
; E3_INITIAL                    ; 1                            ; Untyped                   ;
; L0_MODE                       ; BYPASS                       ; Untyped                   ;
; L1_MODE                       ; BYPASS                       ; Untyped                   ;
; G0_MODE                       ; BYPASS                       ; Untyped                   ;
; G1_MODE                       ; BYPASS                       ; Untyped                   ;
; G2_MODE                       ; BYPASS                       ; Untyped                   ;
; G3_MODE                       ; BYPASS                       ; Untyped                   ;
; E0_MODE                       ; BYPASS                       ; Untyped                   ;
; E1_MODE                       ; BYPASS                       ; Untyped                   ;
; E2_MODE                       ; BYPASS                       ; Untyped                   ;
; E3_MODE                       ; BYPASS                       ; Untyped                   ;
; L0_PH                         ; 0                            ; Untyped                   ;
; L1_PH                         ; 0                            ; Untyped                   ;
; G0_PH                         ; 0                            ; Untyped                   ;
; G1_PH                         ; 0                            ; Untyped                   ;
; G2_PH                         ; 0                            ; Untyped                   ;
; G3_PH                         ; 0                            ; Untyped                   ;
; E0_PH                         ; 0                            ; Untyped                   ;
; E1_PH                         ; 0                            ; Untyped                   ;
; E2_PH                         ; 0                            ; Untyped                   ;
; E3_PH                         ; 0                            ; Untyped                   ;
; M_PH                          ; 0                            ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                   ;
; CLK0_COUNTER                  ; G0                           ; Untyped                   ;
; CLK1_COUNTER                  ; G0                           ; Untyped                   ;
; CLK2_COUNTER                  ; G0                           ; Untyped                   ;
; CLK3_COUNTER                  ; G0                           ; Untyped                   ;
; CLK4_COUNTER                  ; G0                           ; Untyped                   ;
; CLK5_COUNTER                  ; G0                           ; Untyped                   ;
; CLK6_COUNTER                  ; E0                           ; Untyped                   ;
; CLK7_COUNTER                  ; E1                           ; Untyped                   ;
; CLK8_COUNTER                  ; E2                           ; Untyped                   ;
; CLK9_COUNTER                  ; E3                           ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                   ;
; M_TIME_DELAY                  ; 0                            ; Untyped                   ;
; N_TIME_DELAY                  ; 0                            ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                   ;
; VCO_POST_SCALE                ; 0                            ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED                    ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                   ;
; CBXI_PARAMETER                ; SYSTEM_PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone 10 LP                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE            ;
+-------------------------------+------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|LPM_CONSTANT:inst3 ;
+--------------------+------------------+------------------------------------------------+
; Parameter Name     ; Value            ; Type                                           ;
+--------------------+------------------+------------------------------------------------+
; LPM_WIDTH          ; 32               ; Untyped                                        ;
; LPM_CVALUE         ; 0                ; Untyped                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                        ;
; CBXI_PARAMETER     ; lpm_constant_0j4 ; Untyped                                        ;
+--------------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0 ;
+-------------------------+------------------+-------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                              ;
+-------------------------+------------------+-------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                            ;
; sld_instance_index      ; 0                ; Signed Integer                                                    ;
; sld_ir_width            ; 10               ; Signed Integer                                                    ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                    ;
; sld_sim_action          ; UNUSED           ; String                                                            ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                    ;
; lpm_type                ; sld_virtual_jtag ; String                                                            ;
; lpm_hint                ; UNUSED           ; String                                                            ;
+-------------------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyDesign:MyDesign_inst|LPM_COUNTER:inst ;
+------------------------+-------------------+-----------------------------------------+
; Parameter Name         ; Value             ; Type                                    ;
+------------------------+-------------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                          ;
; LPM_WIDTH              ; 32                ; Untyped                                 ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP     ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                 ;
; CBXI_PARAMETER         ; cntr_53g          ; Untyped                                 ;
+------------------------+-------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; SYSTEM_PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0"                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SYSTEM_PLL:PLL_inst"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                               ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 10       ; 0x400   ; 11              ; 0x00B                   ; MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0 ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 174                         ;
; cycloneiii_ff         ; 15                          ;
;     plain             ; 15                          ;
; cycloneiii_io_obuf    ; 87                          ;
; cycloneiii_lcell_comb ; 19                          ;
;     arith             ; 14                          ;
;         2 data inputs ; 14                          ;
;     normal            ; 5                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 3                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.40                        ;
; Average LUT depth     ; 0.64                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 107                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 21                                       ;
;     ENA CLR           ; 31                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SLD           ; 5                                        ;
;     SCLR              ; 7                                        ;
;     SLD               ; 4                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 131                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 123                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 38                                       ;
;         4 data inputs ; 58                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.76                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:01     ;
; Top              ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 03 09:26:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MKRVIDOR4000 -c MKRVIDOR4000
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "JTAG.qsys"
Info (12250): 2021.12.03.09:26:43 Progress: Loading JTAG_Interface/JTAG.qsys
Info (12250): 2021.12.03.09:26:44 Progress: Reading input file
Info (12250): 2021.12.03.09:26:45 Progress: Adding virtual_jtag_0 [altera_virtual_jtag 20.1]
Info (12250): 2021.12.03.09:26:45 Progress: Parameterizing module virtual_jtag_0
Info (12250): 2021.12.03.09:26:45 Progress: Building connections
Info (12250): 2021.12.03.09:26:45 Progress: Parameterizing connections
Info (12250): 2021.12.03.09:26:45 Progress: Validating
Info (12250): 2021.12.03.09:26:46 Progress: Done reading input file
Info (12250): JTAG: Generating JTAG "JTAG" for QUARTUS_SYNTH
Info (12250): Virtual_jtag_0: "JTAG" instantiated altera_virtual_jtag "virtual_jtag_0"
Info (12250): JTAG: Done "JTAG" with 2 modules, 1 files
Info (12249): Finished elaborating Platform Designer system entity "JTAG.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /users/florian/documents/sketchbook/jtag_interface/fpga-code/ip/system_pll/system_pll.v
    Info (12023): Found entity 1: SYSTEM_PLL File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mydesign.bdf
    Info (12023): Found entity 1: MyDesign
Info (12021): Found 1 design units, including 1 entities, in source file jtag_synchronizer.bdf
    Info (12023): Found entity 1: jtag_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file mkrvidor4000_top.v
    Info (12023): Found entity 1: MKRVIDOR4000_top File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file jtag_synchronizer_basic.v
    Info (12023): Found entity 1: synchronizer_basic File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_synchronizer_basic.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_memory.v
    Info (12023): Found entity 1: jtag_memory File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_memory.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface8.v
    Info (12023): Found entity 1: jtag_interface8 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface8.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface4.v
    Info (12023): Found entity 1: jtag_interface4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface2.v
    Info (12023): Found entity 1: jtag_interface2 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface16.v
    Info (12023): Found entity 1: jtag_interface16 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface16.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface.v
    Info (12023): Found entity 1: jtag_interface File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file jtag_interface_debug.v
    Info (12023): Found entity 1: jtag_interface_debug File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/jtag_interface_debug.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/jtag/jtag.v
    Info (12023): Found entity 1: JTAG File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/jtag/jtag.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at MKRVIDOR4000_top.v(157): created implicit net for "wFLASH_CLK" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 157
Info (12127): Elaborating entity "MKRVIDOR4000_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object "wVID_CLK" assigned a value but never read File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at MKRVIDOR4000_top.v(136): object "wVID_CLKx5" assigned a value but never read File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 136
Warning (10230): Verilog HDL assignment warning at MKRVIDOR4000_top.v(192): truncated value with size 32 to match size of target (6) File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 192
Warning (10034): Output port "oSDRAM_ADDR" at MKRVIDOR4000_top.v(31) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
Warning (10034): Output port "oSDRAM_BA" at MKRVIDOR4000_top.v(32) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 32
Warning (10034): Output port "oSDRAM_DQM" at MKRVIDOR4000_top.v(37) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 37
Warning (10034): Output port "oHDMI_TX" at MKRVIDOR4000_top.v(97) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
Warning (10034): Output port "oSAM_INT" at MKRVIDOR4000_top.v(27) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 27
Warning (10034): Output port "oSDRAM_CASn" at MKRVIDOR4000_top.v(33) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 33
Warning (10034): Output port "oSDRAM_CKE" at MKRVIDOR4000_top.v(34) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 34
Warning (10034): Output port "oSDRAM_CSn" at MKRVIDOR4000_top.v(35) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 35
Warning (10034): Output port "oSDRAM_RASn" at MKRVIDOR4000_top.v(38) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 38
Warning (10034): Output port "oSDRAM_WEn" at MKRVIDOR4000_top.v(39) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 39
Warning (10034): Output port "oHDMI_CLK" at MKRVIDOR4000_top.v(98) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 98
Warning (10034): Output port "oFLASH_SCK" at MKRVIDOR4000_top.v(113) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 113
Warning (10034): Output port "oFLASH_CS" at MKRVIDOR4000_top.v(114) has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 114
Info (12128): Elaborating entity "SYSTEM_PLL" for hierarchy "SYSTEM_PLL:PLL_inst" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 160
Info (12128): Elaborating entity "altpll" for hierarchy "SYSTEM_PLL:PLL_inst|altpll:altpll_component" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 120
Info (12130): Elaborated megafunction instantiation "SYSTEM_PLL:PLL_inst|altpll:altpll_component" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 120
Info (12133): Instantiated megafunction "SYSTEM_PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 120
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "12"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "25"
    Info (12134): Parameter "clk3_phase_shift" = "5000"
    Info (12134): Parameter "clk4_divide_by" = "4"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SYSTEM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/system_pll_altpll.v
    Info (12023): Found entity 1: SYSTEM_PLL_altpll File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 31
Info (12128): Elaborating entity "SYSTEM_PLL_altpll" for hierarchy "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "MyDesign" for hierarchy "MyDesign:MyDesign_inst" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 180
Warning (275009): Pin "A0" not connected
Warning (275009): Pin "A1" not connected
Warning (275009): Pin "A2" not connected
Warning (275008): Primitive "GND" of instance "inst2" not used
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "MyDesign:MyDesign_inst|LPM_CONSTANT:inst3"
Info (12130): Elaborated megafunction instantiation "MyDesign:MyDesign_inst|LPM_CONSTANT:inst3"
Info (12133): Instantiated megafunction "MyDesign:MyDesign_inst|LPM_CONSTANT:inst3" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_0j4.tdf
    Info (12023): Found entity 1: lpm_constant_0j4 File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/lpm_constant_0j4.tdf Line: 23
Info (12128): Elaborating entity "lpm_constant_0j4" for hierarchy "MyDesign:MyDesign_inst|LPM_CONSTANT:inst3|lpm_constant_0j4:ag" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "JTAG" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4"
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/jtag/jtag.v Line: 40
Info (12130): Elaborated megafunction instantiation "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/jtag/jtag.v Line: 40
Info (12133): Instantiated megafunction "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0" with the following parameter: File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/jtag/jtag.v Line: 40
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "10"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MyDesign:MyDesign_inst|JTAG:inst4|sld_virtual_jtag:virtual_jtag_0|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "MyDesign:MyDesign_inst|LPM_COUNTER:inst"
Info (12130): Elaborated megafunction instantiation "MyDesign:MyDesign_inst|LPM_COUNTER:inst"
Info (12133): Instantiated megafunction "MyDesign:MyDesign_inst|LPM_COUNTER:inst" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_53g.tdf
    Info (12023): Found entity 1: cntr_53g File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/cntr_53g.tdf Line: 26
Info (12128): Elaborating entity "cntr_53g" for hierarchy "MyDesign:MyDesign_inst|LPM_COUNTER:inst|cntr_53g:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.03.09:27:01 Progress: Loading slda46de5ad/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/ip/slda46de5ad/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[0]" and its non-tri-state driver. File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[1]" and its non-tri-state driver. File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[2]" and its non-tri-state driver. File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[3]" and its non-tri-state driver. File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "bMKR_D[4]" and its non-tri-state driver. File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "bMKR_A[0]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[1]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[2]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bSDRAM_DQ[0]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[1]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[2]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[3]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[4]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[5]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[6]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[7]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[8]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[9]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[10]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[11]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[12]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[13]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[14]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bSDRAM_DQ[15]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 36
    Warning (13040): bidirectional pin "bMKR_AREF" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 42
    Warning (13040): bidirectional pin "bMKR_A[3]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[4]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[5]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_A[6]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 43
    Warning (13040): bidirectional pin "bMKR_D[5]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[9]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[10]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[11]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[12]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[13]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bMKR_D[14]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13040): bidirectional pin "bPEX_RST" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 47
    Warning (13040): bidirectional pin "bPEX_PIN6" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 48
    Warning (13040): bidirectional pin "bPEX_PIN8" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 49
    Warning (13040): bidirectional pin "bPEX_PIN10" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 50
    Warning (13040): bidirectional pin "bPEX_PIN12" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 52
    Warning (13040): bidirectional pin "bPEX_PIN14" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 54
    Warning (13040): bidirectional pin "bPEX_PIN16" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 55
    Warning (13040): bidirectional pin "bPEX_PIN20" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 56
    Warning (13040): bidirectional pin "bPEX_PIN28" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 59
    Warning (13040): bidirectional pin "bPEX_PIN30" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 60
    Warning (13040): bidirectional pin "bPEX_PIN32" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 62
    Warning (13040): bidirectional pin "bPEX_PIN42" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 64
    Warning (13040): bidirectional pin "bPEX_PIN44" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 65
    Warning (13040): bidirectional pin "bPEX_PIN45" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 66
    Warning (13040): bidirectional pin "bPEX_PIN46" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 67
    Warning (13040): bidirectional pin "bPEX_PIN47" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 68
    Warning (13040): bidirectional pin "bPEX_PIN48" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 69
    Warning (13040): bidirectional pin "bPEX_PIN49" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 70
    Warning (13040): bidirectional pin "bPEX_PIN51" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 71
    Warning (13040): bidirectional pin "bWM_PIO1" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 74
    Warning (13040): bidirectional pin "bWM_PIO2" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 75
    Warning (13040): bidirectional pin "bWM_PIO3" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 76
    Warning (13040): bidirectional pin "bWM_PIO4" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 77
    Warning (13040): bidirectional pin "bWM_PIO5" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 78
    Warning (13040): bidirectional pin "bWM_PIO7" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 79
    Warning (13040): bidirectional pin "bWM_PIO8" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 80
    Warning (13040): bidirectional pin "bWM_PIO18" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 81
    Warning (13040): bidirectional pin "bWM_PIO20" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 82
    Warning (13040): bidirectional pin "bWM_PIO21" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 83
    Warning (13040): bidirectional pin "bWM_PIO27" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 84
    Warning (13040): bidirectional pin "bWM_PIO28" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 85
    Warning (13040): bidirectional pin "bWM_PIO29" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 86
    Warning (13040): bidirectional pin "bWM_PIO31" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 87
    Warning (13040): bidirectional pin "bWM_PIO34" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 89
    Warning (13040): bidirectional pin "bWM_PIO35" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 90
    Warning (13040): bidirectional pin "bWM_PIO36" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 91
    Warning (13040): bidirectional pin "oWM_RX" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 93
    Warning (13040): bidirectional pin "oWM_RESET" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 94
    Warning (13040): bidirectional pin "bHDMI_SDA" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 100
    Warning (13040): bidirectional pin "bHDMI_SCL" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 101
    Warning (13040): bidirectional pin "bMIPI_SDA" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 108
    Warning (13040): bidirectional pin "bMIPI_SCL" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 109
    Warning (13040): bidirectional pin "bMIPI_GP[0]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Warning (13040): bidirectional pin "bMIPI_GP[1]" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 110
    Warning (13040): bidirectional pin "oFLASH_MOSI" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 115
    Warning (13040): bidirectional pin "iFLASH_MISO" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 116
    Warning (13040): bidirectional pin "oFLASH_HOLD" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 117
    Warning (13040): bidirectional pin "oFLASH_WP" has no driver File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 120
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "bMKR_D[6]" is fed by GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13033): The pin "bMKR_D[7]" is fed by GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13033): The pin "bMKR_D[8]" is fed by GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "bMKR_D[0]~synth" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13010): Node "bMKR_D[1]~synth" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13010): Node "bMKR_D[2]~synth" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13010): Node "bMKR_D[3]~synth" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
    Warning (13010): Node "bMKR_D[4]~synth" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oSAM_INT" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 27
    Warning (13410): Pin "oSDRAM_ADDR[0]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[1]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[2]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[3]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[4]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[5]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[6]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[7]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[8]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[9]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[10]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_ADDR[11]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 31
    Warning (13410): Pin "oSDRAM_BA[0]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 32
    Warning (13410): Pin "oSDRAM_BA[1]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 32
    Warning (13410): Pin "oSDRAM_CASn" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 33
    Warning (13410): Pin "oSDRAM_CKE" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 34
    Warning (13410): Pin "oSDRAM_CSn" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 35
    Warning (13410): Pin "oSDRAM_DQM[0]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 37
    Warning (13410): Pin "oSDRAM_DQM[1]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 37
    Warning (13410): Pin "oSDRAM_RASn" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 38
    Warning (13410): Pin "oSDRAM_WEn" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 39
    Warning (13410): Pin "oHDMI_TX[0]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (13410): Pin "oHDMI_TX[1]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (13410): Pin "oHDMI_TX[2]" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 97
    Warning (13410): Pin "oHDMI_CLK" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 98
    Warning (13410): Pin "oFLASH_SCK" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 113
    Warning (13410): Pin "oFLASH_CS" is stuck at GND File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 114
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Warning (15897): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
Warning (15899): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/db/system_pll_altpll.v Line: 51
Info (128000): Starting physical synthesis optimizations for speed
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.833         iCLK
    Info (332111):    8.333 PLL_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    9.999 PLL_inst|altpll_component|auto_generated|pll1|clk[3]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iRESETn" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 25
    Warning (15610): No output dependent on input pin "iSAM_INT" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 26
    Warning (15610): No output dependent on input pin "iPEX_PIN11" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 51
    Warning (15610): No output dependent on input pin "iPEX_PIN13" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 53
    Warning (15610): No output dependent on input pin "iPEX_PIN23" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 57
    Warning (15610): No output dependent on input pin "iPEX_PIN25" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 58
    Warning (15610): No output dependent on input pin "iPEX_PIN31" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 61
    Warning (15610): No output dependent on input pin "iPEX_PIN33" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 63
    Warning (15610): No output dependent on input pin "iWM_PIO32" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 88
    Warning (15610): No output dependent on input pin "iWM_TX" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 92
    Warning (15610): No output dependent on input pin "iHDMI_HPD" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 103
    Warning (15610): No output dependent on input pin "iMIPI_D[0]" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 106
    Warning (15610): No output dependent on input pin "iMIPI_D[1]" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 106
    Warning (15610): No output dependent on input pin "iMIPI_CLK" File: F:/Users/Florian/Documents/Sketchbook/JTAG_Interface/FPGA-code/projects/JTAG_Interface/MKRVIDOR4000_top.v Line: 107
Info (21057): Implemented 318 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 87 bidirectional pins
    Info (21061): Implemented 181 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Fri Dec 03 09:27:22 2021
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:02:01


