<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\jjate\OneDrive\Desktop\riscv_soc\riscv_soc\impl\gwsynthesis\riscv_soc.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\jjate\OneDrive\Desktop\riscv_soc\riscv_soc\src\riscv_soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\jjate\OneDrive\Desktop\riscv_soc\riscv_soc\src\riscv_soc.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 27 21:16:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>843</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>829</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>SYS_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>2</td>
<td>PLL_CLK</td>
<td>Base</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>3</td>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>33.333</td>
<td>30.000
<td>0.000</td>
<td>16.667</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>66.667</td>
<td>15.000
<td>0.000</td>
<td>33.333</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>clk_in_ibuf/I</td>
<td>SYS_CLK</td>
<td>clk_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL_CLK</td>
<td>30.000(MHz)</td>
<td>37.622(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SYS_CLK!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SYS_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.753</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.537</td>
</tr>
<tr>
<td>2</td>
<td>7.009</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[25]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.281</td>
</tr>
<tr>
<td>3</td>
<td>7.112</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[31]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>26.178</td>
</tr>
<tr>
<td>4</td>
<td>7.590</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[3]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.700</td>
</tr>
<tr>
<td>5</td>
<td>7.591</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[31]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.699</td>
</tr>
<tr>
<td>6</td>
<td>7.658</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[25]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.631</td>
</tr>
<tr>
<td>7</td>
<td>7.717</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[12]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.573</td>
</tr>
<tr>
<td>8</td>
<td>7.782</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[10]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.507</td>
</tr>
<tr>
<td>9</td>
<td>7.788</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[18]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.501</td>
</tr>
<tr>
<td>10</td>
<td>7.796</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[29]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.493</td>
</tr>
<tr>
<td>11</td>
<td>7.797</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[16]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.493</td>
</tr>
<tr>
<td>12</td>
<td>7.814</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[24]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.476</td>
</tr>
<tr>
<td>13</td>
<td>7.875</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[22]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.415</td>
</tr>
<tr>
<td>14</td>
<td>7.881</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[21]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.409</td>
</tr>
<tr>
<td>15</td>
<td>7.901</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[5]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.388</td>
</tr>
<tr>
<td>16</td>
<td>7.932</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[28]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.358</td>
</tr>
<tr>
<td>17</td>
<td>7.942</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[11]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.348</td>
</tr>
<tr>
<td>18</td>
<td>8.091</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[26]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.199</td>
</tr>
<tr>
<td>19</td>
<td>8.117</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[18]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.172</td>
</tr>
<tr>
<td>20</td>
<td>8.286</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[15]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.004</td>
</tr>
<tr>
<td>21</td>
<td>8.287</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[14]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>25.002</td>
</tr>
<tr>
<td>22</td>
<td>8.296</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[16]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>24.993</td>
</tr>
<tr>
<td>23</td>
<td>8.386</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>24.903</td>
</tr>
<tr>
<td>24</td>
<td>8.431</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s0/DI[28]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>24.859</td>
</tr>
<tr>
<td>25</td>
<td>8.445</td>
<td>processor/registerFile_registerFile_0_0_s/DO[0]</td>
<td>processor/registerFile_registerFile_0_0_s/DI[27]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>33.333</td>
<td>0.000</td>
<td>24.844</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>processor/cycles_0_s0/Q</td>
<td>processor/cycles_0_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>processor/aluShamt_4_s1/Q</td>
<td>processor/aluShamt_4_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>processor/state_0_s6/Q</td>
<td>processor/state_0_s6/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>8</td>
<td>0.714</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/Q</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>processor/cycles_2_s0/Q</td>
<td>processor/cycles_2_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>processor/cycles_6_s0/Q</td>
<td>processor/cycles_6_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>processor/cycles_8_s0/Q</td>
<td>processor/cycles_8_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>processor/cycles_12_s0/Q</td>
<td>processor/cycles_12_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>processor/cycles_14_s0/Q</td>
<td>processor/cycles_14_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>processor/cycles_18_s0/Q</td>
<td>processor/cycles_18_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>processor/cycles_20_s0/Q</td>
<td>processor/cycles_20_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>processor/cycles_24_s0/Q</td>
<td>processor/cycles_24_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>processor/cycles_26_s0/Q</td>
<td>processor/cycles_26_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>processor/cycles_30_s0/Q</td>
<td>processor/cycles_30_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.789</td>
<td>processor/instr_8_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s0/ADA[6]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.864</td>
</tr>
<tr>
<td>20</td>
<td>0.830</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_14_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>21</td>
<td>0.830</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_18_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>22</td>
<td>0.832</td>
<td>processor/instr_10_s0/Q</td>
<td>processor/registerFile_registerFile_0_0_s0/ADA[8]</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>23</td>
<td>0.837</td>
<td>processor/state_2_s2/Q</td>
<td>processor/PC_15_s0/CE</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>24</td>
<td>0.853</td>
<td>processor/cycles_1_s0/Q</td>
<td>processor/cycles_1_s0/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>25</td>
<td>0.892</td>
<td>processor/aluShamt_0_s1/Q</td>
<td>processor/aluShamt_0_s1/D</td>
<td>PLL_CLK:[R]</td>
<td>PLL_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_25_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/PC_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/instr_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>processor/aluReg_6_s1</td>
</tr>
<tr>
<td>9</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.339</td>
<td>16.589</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLL_CLK</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.991</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>24.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>26.781</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.488, 31.986%; route: 14.589, 54.975%; tC2Q: 3.460, 13.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.311</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>processor/writeBackData_25_s0/I0</td>
</tr>
<tr>
<td>23.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>26.524</td>
<td>2.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 30.753%; route: 14.739, 56.082%; tC2Q: 3.460, 13.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.492</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>processor/writeBackData_31_s0/I0</td>
</tr>
<tr>
<td>24.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_31_s0/F</td>
</tr>
<tr>
<td>26.422</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 31.622%; route: 14.440, 55.161%; tC2Q: 3.460, 13.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.440</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>processor_rdata_19_s8/I0</td>
</tr>
<tr>
<td>16.472</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">processor_rdata_19_s8/F</td>
</tr>
<tr>
<td>19.736</td>
<td>3.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>processor/writeBackData_3_s4/I0</td>
</tr>
<tr>
<td>20.558</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s4/F</td>
</tr>
<tr>
<td>20.564</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td>processor/writeBackData_3_s2/I0</td>
</tr>
<tr>
<td>21.596</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s2/F</td>
</tr>
<tr>
<td>22.417</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>processor/writeBackData_3_s0/I1</td>
</tr>
<tr>
<td>23.516</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C36[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_3_s0/F</td>
</tr>
<tr>
<td>25.944</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.157, 35.631%; route: 13.083, 50.906%; tC2Q: 3.460, 13.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.492</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>processor/writeBackData_31_s0/I0</td>
</tr>
<tr>
<td>24.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_31_s0/F</td>
</tr>
<tr>
<td>25.943</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 32.211%; route: 13.961, 54.325%; tC2Q: 3.460, 13.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>23.311</td>
<td>2.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>processor/writeBackData_25_s0/I0</td>
</tr>
<tr>
<td>23.937</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_25_s0/F</td>
</tr>
<tr>
<td>25.875</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 31.532%; route: 14.089, 54.969%; tC2Q: 3.460, 13.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.991</td>
<td>2.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>processor/writeBackData_12_s0/I1</td>
</tr>
<tr>
<td>24.023</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_12_s0/F</td>
</tr>
<tr>
<td>25.817</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.488, 33.191%; route: 13.625, 53.279%; tC2Q: 3.460, 13.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][A]</td>
<td>gpio_unit/n442_s5/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][A]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s5/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>gpio_unit/n442_s6/I1</td>
</tr>
<tr>
<td>13.569</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">gpio_unit/n442_s6/F</td>
</tr>
<tr>
<td>15.081</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[0][B]</td>
<td>processor_rdata_26_s6/I2</td>
</tr>
<tr>
<td>16.180</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[0][B]</td>
<td style=" background: #97FFFF;">processor_rdata_26_s6/F</td>
</tr>
<tr>
<td>18.949</td>
<td>2.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td>processor/writeBackData_10_s6/I1</td>
</tr>
<tr>
<td>19.981</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s6/F</td>
</tr>
<tr>
<td>21.269</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>processor/writeBackData_10_s2/I2</td>
</tr>
<tr>
<td>22.071</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s2/F</td>
</tr>
<tr>
<td>22.490</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[3][B]</td>
<td>processor/writeBackData_10_s0/I3</td>
</tr>
<tr>
<td>23.312</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C33[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_10_s0/F</td>
</tr>
<tr>
<td>25.751</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.717, 34.175%; route: 13.330, 52.261%; tC2Q: 3.460, 13.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.676</td>
<td>1.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>processor/writeBackData_18_s0/I0</td>
</tr>
<tr>
<td>23.302</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>25.745</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 31.692%; route: 13.959, 54.740%; tC2Q: 3.460, 13.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.678</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>processor/writeBackData_29_s0/I0</td>
</tr>
<tr>
<td>23.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_29_s0/F</td>
</tr>
<tr>
<td>25.737</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 31.702%; route: 13.951, 54.726%; tC2Q: 3.460, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.668</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>processor/writeBackData_16_s0/I0</td>
</tr>
<tr>
<td>23.294</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>25.737</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 31.703%; route: 13.951, 54.724%; tC2Q: 3.460, 13.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.342</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>processor/writeBackData_24_s0/I0</td>
</tr>
<tr>
<td>23.441</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_24_s0/F</td>
</tr>
<tr>
<td>25.720</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 33.581%; route: 13.461, 52.837%; tC2Q: 3.460, 13.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.348</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>processor/writeBackData_22_s0/I0</td>
</tr>
<tr>
<td>23.380</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_22_s0/F</td>
</tr>
<tr>
<td>25.659</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.488, 33.398%; route: 13.467, 52.988%; tC2Q: 3.460, 13.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.178</td>
<td>1.344</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[1][B]</td>
<td>processor/writeBackData_21_s0/I0</td>
</tr>
<tr>
<td>23.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C33[1][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_21_s0/F</td>
</tr>
<tr>
<td>25.653</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.488, 33.406%; route: 13.461, 52.977%; tC2Q: 3.460, 13.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>13.198</td>
<td>3.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s3/I0</td>
</tr>
<tr>
<td>13.824</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[3][B]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s3/F</td>
</tr>
<tr>
<td>13.830</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>uart_unit/uart_regs_interface_u0/n397_s4/I1</td>
</tr>
<tr>
<td>14.862</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_regs_interface_u0/n397_s4/F</td>
</tr>
<tr>
<td>16.188</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>processor_rdata_13_s5/I0</td>
</tr>
<tr>
<td>17.220</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_13_s5/F</td>
</tr>
<tr>
<td>19.978</td>
<td>2.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>processor/writeBackData_5_s5/I1</td>
</tr>
<tr>
<td>21.010</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_5_s5/F</td>
</tr>
<tr>
<td>21.016</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td>processor/writeBackData_5_s1/I2</td>
</tr>
<tr>
<td>22.048</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_5_s1/F</td>
</tr>
<tr>
<td>22.053</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td>processor/writeBackData_5_s0/I0</td>
</tr>
<tr>
<td>22.875</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_5_s0/F</td>
</tr>
<tr>
<td>25.632</td>
<td>2.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.894, 35.032%; route: 13.034, 51.340%; tC2Q: 3.460, 13.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>processor/writeBackData_28_s0/I0</td>
</tr>
<tr>
<td>23.159</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>25.602</td>
<td>2.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 32.645%; route: 13.620, 53.711%; tC2Q: 3.460, 13.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.331</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>processor/writeBackData_11_s0/I0</td>
</tr>
<tr>
<td>23.153</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_11_s0/F</td>
</tr>
<tr>
<td>25.592</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 32.658%; route: 13.610, 53.692%; tC2Q: 3.460, 13.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.678</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][A]</td>
<td>processor/writeBackData_26_s0/I0</td>
</tr>
<tr>
<td>23.500</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C23[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_26_s0/F</td>
</tr>
<tr>
<td>25.443</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 32.851%; route: 13.461, 53.418%; tC2Q: 3.460, 13.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.676</td>
<td>1.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[0][B]</td>
<td>processor/writeBackData_18_s0/I0</td>
</tr>
<tr>
<td>23.302</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C19[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_18_s0/F</td>
</tr>
<tr>
<td>25.416</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 32.107%; route: 13.630, 54.148%; tC2Q: 3.460, 13.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.678</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>processor/writeBackData_15_s0/I0</td>
</tr>
<tr>
<td>23.304</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_15_s0/F</td>
</tr>
<tr>
<td>25.247</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 32.323%; route: 13.462, 53.839%; tC2Q: 3.460, 13.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.023</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>processor/writeBackData_14_s0/I1</td>
</tr>
<tr>
<td>23.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_14_s0/F</td>
</tr>
<tr>
<td>25.246</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 34.217%; route: 12.987, 51.945%; tC2Q: 3.460, 13.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.668</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][B]</td>
<td>processor/writeBackData_16_s0/I0</td>
</tr>
<tr>
<td>23.294</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_16_s0/F</td>
</tr>
<tr>
<td>25.237</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 32.337%; route: 13.451, 53.820%; tC2Q: 3.460, 13.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>14.990</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[3][A]</td>
<td>processor_rdata_8_s6/I0</td>
</tr>
<tr>
<td>16.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C17[3][A]</td>
<td style=" background: #97FFFF;">processor_rdata_8_s6/F</td>
</tr>
<tr>
<td>18.363</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>processor/writeBackData_8_s8/I0</td>
</tr>
<tr>
<td>19.395</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s8/F</td>
</tr>
<tr>
<td>19.401</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>processor/writeBackData_8_s3/I2</td>
</tr>
<tr>
<td>20.223</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s3/F</td>
</tr>
<tr>
<td>22.007</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>processor/writeBackData_8_s0/I3</td>
</tr>
<tr>
<td>23.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C32[2][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s0/F</td>
</tr>
<tr>
<td>25.147</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.157, 36.770%; route: 12.286, 49.336%; tC2Q: 3.460, 13.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.337</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>processor/writeBackData_28_s0/I0</td>
</tr>
<tr>
<td>23.159</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_28_s0/F</td>
</tr>
<tr>
<td>25.103</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.278, 33.300%; route: 13.121, 52.781%; tC2Q: 3.460, 13.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.704</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>6.483</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>processor/loadstore_addr_0_s/I0</td>
</tr>
<tr>
<td>7.528</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_0_s/COUT</td>
</tr>
<tr>
<td>7.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[0][B]</td>
<td>processor/loadstore_addr_1_s/CIN</td>
</tr>
<tr>
<td>7.585</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_1_s/COUT</td>
</tr>
<tr>
<td>7.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>processor/loadstore_addr_2_s/CIN</td>
</tr>
<tr>
<td>7.642</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_2_s/COUT</td>
</tr>
<tr>
<td>7.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>processor/loadstore_addr_3_s/CIN</td>
</tr>
<tr>
<td>7.699</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>7.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][A]</td>
<td>processor/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>7.756</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>7.756</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[2][B]</td>
<td>processor/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>7.813</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][A]</td>
<td>processor/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>7.870</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>7.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[0][B]</td>
<td>processor/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][A]</td>
<td>processor/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td>processor/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>8.041</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][A]</td>
<td>processor/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>8.098</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>8.098</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td>processor/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>8.155</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>8.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>processor/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>8.212</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>8.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>processor/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>8.269</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>8.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>processor/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>8.326</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>8.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>processor/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>8.383</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>8.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>processor/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>8.440</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>8.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>processor/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>8.497</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>8.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>processor/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>8.554</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>8.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>processor/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>8.611</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>8.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>processor/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>8.668</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>8.668</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>processor/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>8.725</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>8.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>processor/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_22_s/COUT</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>processor/loadstore_addr_23_s/CIN</td>
</tr>
<tr>
<td>8.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_23_s/COUT</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>processor/loadstore_addr_24_s/CIN</td>
</tr>
<tr>
<td>8.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_24_s/COUT</td>
</tr>
<tr>
<td>8.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][B]</td>
<td>processor/loadstore_addr_25_s/CIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_25_s/COUT</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][A]</td>
<td>processor/loadstore_addr_26_s/CIN</td>
</tr>
<tr>
<td>9.010</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_26_s/COUT</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td>processor/loadstore_addr_27_s/CIN</td>
</tr>
<tr>
<td>9.067</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_27_s/COUT</td>
</tr>
<tr>
<td>9.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][A]</td>
<td>processor/loadstore_addr_28_s/CIN</td>
</tr>
<tr>
<td>9.124</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_28_s/COUT</td>
</tr>
<tr>
<td>9.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[2][B]</td>
<td>processor/loadstore_addr_29_s/CIN</td>
</tr>
<tr>
<td>9.181</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_29_s/COUT</td>
</tr>
<tr>
<td>9.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][A]</td>
<td>processor/loadstore_addr_30_s/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_30_s/COUT</td>
</tr>
<tr>
<td>9.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C32[0][B]</td>
<td>processor/loadstore_addr_31_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">processor/loadstore_addr_31_s/SUM</td>
</tr>
<tr>
<td>11.914</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>n76_s4/I0</td>
</tr>
<tr>
<td>12.736</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">n76_s4/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>n76_s6/I1</td>
</tr>
<tr>
<td>13.779</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">n76_s6/F</td>
</tr>
<tr>
<td>15.143</td>
<td>1.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>processor_rdata_31_s6/I0</td>
</tr>
<tr>
<td>16.175</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">processor_rdata_31_s6/F</td>
</tr>
<tr>
<td>18.773</td>
<td>2.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>processor/writeBackData_7_s8/I1</td>
</tr>
<tr>
<td>19.399</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">processor/writeBackData_7_s8/F</td>
</tr>
<tr>
<td>20.208</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>processor/writeBackData_8_s1/I0</td>
</tr>
<tr>
<td>20.834</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>22.348</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>processor/writeBackData_27_s0/I0</td>
</tr>
<tr>
<td>22.974</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][A]</td>
<td style=" background: #97FFFF;">processor/writeBackData_27_s0/F</td>
</tr>
<tr>
<td>25.088</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>33.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.577</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s/CLKA</td>
</tr>
<tr>
<td>33.534</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>processor/registerFile_registerFile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>33.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.082, 32.531%; route: 13.302, 53.543%; tC2Q: 3.460, 13.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n22_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n22_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n19_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n19_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n49_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n49_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/n25_s4/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n25_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C38[1][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>processor/n2579_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td style=" background: #97FFFF;">processor/n2579_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>processor/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C12[0][A]</td>
<td>processor/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>processor/n905_s0/I3</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">processor/n905_s0/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>processor/aluShamt_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>processor/aluShamt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/state_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>processor/state_0_s6/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">processor/state_0_s6/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>processor/n2253_s15/I0</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">processor/n2253_s15/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" font-weight:bold;">processor/state_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>processor/state_0_s6/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>processor/state_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_9_s0/Q</td>
</tr>
<tr>
<td>0.526</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/n17_s3/I3</td>
</tr>
<tr>
<td>0.898</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" background: #97FFFF;">uart_unit/uart_transmitter_u1/n17_s3/F</td>
</tr>
<tr>
<td>0.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td style=" font-weight:bold;">uart_unit/uart_transmitter_u1/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C38[0][A]</td>
<td>uart_unit/uart_transmitter_u1/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[1][A]</td>
<td>processor/n2577_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" background: #97FFFF;">processor/n2577_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[1][A]</td>
<td>processor/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td>processor/n2573_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">processor/n2573_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>processor/cycles_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td>processor/n2571_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">processor/n2571_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>processor/cycles_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[0][A]</td>
<td>processor/n2567_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" background: #97FFFF;">processor/n2567_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[0][A]</td>
<td>processor/cycles_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C14[1][A]</td>
<td>processor/n2565_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" background: #97FFFF;">processor/n2565_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C14[1][A]</td>
<td>processor/cycles_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[0][A]</td>
<td>processor/n2561_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" background: #97FFFF;">processor/n2561_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[0][A]</td>
<td>processor/cycles_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C15[1][A]</td>
<td>processor/n2559_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">processor/n2559_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>processor/cycles_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>processor/n2555_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">processor/n2555_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>processor/cycles_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>processor/n2553_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">processor/n2553_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">processor/cycles_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>processor/cycles_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][A]</td>
<td>processor/n2549_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" background: #97FFFF;">processor/n2549_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td style=" font-weight:bold;">processor/cycles_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C17[0][A]</td>
<td>processor/cycles_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C23[2][A]</td>
<td style=" font-weight:bold;">processor/instr_8_s0/Q</td>
</tr>
<tr>
<td>1.049</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 61.436%; tC2Q: 0.333, 38.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td style=" font-weight:bold;">processor/PC_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>processor/PC_14_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>processor/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.455%; tC2Q: 0.333, 39.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.028</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" font-weight:bold;">processor/PC_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>processor/PC_18_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>processor/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.455%; tC2Q: 0.333, 39.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>processor/instr_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C22[2][B]</td>
<td style=" font-weight:bold;">processor/instr_10_s0/Q</td>
</tr>
<tr>
<td>1.092</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">processor/registerFile_registerFile_0_0_s0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>0.260</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>processor/registerFile_registerFile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/state_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[2][A]</td>
<td>processor/state_2_s2/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R14C22[2][A]</td>
<td style=" font-weight:bold;">processor/state_2_s2/Q</td>
</tr>
<tr>
<td>1.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" font-weight:bold;">processor/PC_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>processor/PC_15_s0/CLK</td>
</tr>
<tr>
<td>0.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>processor/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.744%; tC2Q: 0.333, 39.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C12[0][B]</td>
<td>processor/n2578_s/I0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" background: #97FFFF;">processor/n2578_s/SUM</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td style=" font-weight:bold;">processor/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][B]</td>
<td>processor/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>processor/aluShamt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>processor/n909_s0/I2</td>
</tr>
<tr>
<td>1.076</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" background: #97FFFF;">processor/n909_s0/F</td>
</tr>
<tr>
<td>1.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td style=" font-weight:bold;">processor/aluShamt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>253</td>
<td>PLL_R</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>processor/aluShamt_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[2][A]</td>
<td>processor/aluShamt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_1_MEM_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D_mem_unit/MEM_3_MEM_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_25_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/PC_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/PC_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/instr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/instr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processor/aluReg_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>processor/aluReg_6_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.339</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.928</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL_CLK</td>
</tr>
<tr>
<td>33.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>33.518</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_unit/uart_transmitter_u1/data_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>253</td>
<td>clk</td>
<td>6.753</td>
<td>0.262</td>
</tr>
<tr>
<td>104</td>
<td>instr_0[3]</td>
<td>9.984</td>
<td>4.735</td>
</tr>
<tr>
<td>96</td>
<td>instr_0[12]</td>
<td>14.412</td>
<td>3.614</td>
</tr>
<tr>
<td>86</td>
<td>instr[13]</td>
<td>12.172</td>
<td>6.869</td>
</tr>
<tr>
<td>64</td>
<td>instr_0[31]</td>
<td>11.349</td>
<td>3.775</td>
</tr>
<tr>
<td>46</td>
<td>n2012_5</td>
<td>16.089</td>
<td>4.412</td>
</tr>
<tr>
<td>42</td>
<td>instr_0[14]</td>
<td>14.753</td>
<td>5.699</td>
</tr>
<tr>
<td>41</td>
<td>PC_1_7</td>
<td>8.991</td>
<td>4.057</td>
</tr>
<tr>
<td>40</td>
<td>instr_0[4]</td>
<td>11.357</td>
<td>2.467</td>
</tr>
<tr>
<td>38</td>
<td>state[2]</td>
<td>23.104</td>
<td>2.321</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C22</td>
<td>86.11%</td>
</tr>
<tr>
<td>R12C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R17C16</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C18</td>
<td>80.56%</td>
</tr>
<tr>
<td>R17C15</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R14C14</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SYS_CLK -period 37.037 -waveform {0 18.518} [get_ports {clk_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PLL_CLK -period 33.333 -waveform {0 16.666} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
