# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do SeqDet1001_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ANDRECLERIGO/Desktop/LSD/aula9/Parte1Nova/SeqDetFSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:09 on May 06,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDRECLERIGO/Desktop/LSD/aula9/Parte1Nova/SeqDetFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM
# -- Compiling architecture MealyArch of SeqDetFSM
# End time: 12:57:10 on May 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/ANDRECLERIGO/Desktop/LSD/aula9/Parte1Nova/SeqDetFSM_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:57:24 on May 06,2020
# vcom -reportprogress 300 -work work C:/Users/ANDRECLERIGO/Desktop/LSD/aula9/Parte1Nova/SeqDetFSM_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SeqDetFSM_Tb
# -- Compiling architecture Stimulus of SeqDetFSM_Tb
# -- Loading entity SeqDetFSM
# End time: 12:57:24 on May 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.seqdetfsm_tb(stimulus)
# vsim work.seqdetfsm_tb(stimulus) 
# Start time: 12:57:28 on May 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seqdetfsm_tb(stimulus)
# Loading work.seqdetfsm(mealyarch)
add wave -position end  sim:/seqdetfsm_tb/s_clk
add wave -position end  sim:/seqdetfsm_tb/s_reset
add wave -position end  sim:/seqdetfsm_tb/s_xin
add wave -position end  sim:/seqdetfsm_tb/s_yout
add wave -position end  sim:/seqdetfsm_tb/s_estado
run
# End time: 13:00:23 on May 06,2020, Elapsed time: 0:02:55
# Errors: 0, Warnings: 0
