$date
	Sat Oct 22 20:02:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#875281
b1001 !
1"
#875282
b1001 &
b1001 %
1$
#875283
0"
#875286
b11100 &
b11100 %
#875290
b1110 &
b1110 %
#875294
b111 &
b111 %
#875298
b10110 &
b10110 %
#875302
b1011 &
b1011 %
#875306
b100010 &
b100010 %
#875310
b10001 &
b10001 %
#875314
b110100 &
b110100 %
#875318
b11010 &
b11010 %
#875322
b1101 &
b1101 %
#875326
b101000 &
b101000 %
#875330
b10100 &
b10100 %
#875334
b1010 &
b1010 %
#875338
b101 &
b101 %
#875342
b10000 &
b10000 %
#875346
b1000 &
b1000 %
#875350
b100 &
b100 %
#875354
b10 &
b10 %
#875358
b1 &
1#
b1 %
#875362
b0 &
b0 %
0#
0$
#1851266
b11 &
b11 %
1$
b11 !
1"
#1851267
0"
#1851270
b1010 &
b1010 %
#1851274
b101 &
b101 %
#1851278
b10000 &
b10000 %
#1851282
b1000 &
b1000 %
#1851286
b100 &
b100 %
#1851290
b10 &
b10 %
#1851294
b1 &
1#
b1 %
#1851298
b0 &
b0 %
0#
0$
#2858674
b10000 &
b10000 %
1$
b10000 !
1"
#2858675
0"
#2858678
b1000 &
b1000 %
#2858682
b100 &
b100 %
#2858686
b10 &
b10 %
#2858690
b1 &
b1 %
1#
#2858694
b0 &
0#
b0 %
0$
#4500012
