// Seed: 2393195098
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd86,
    parameter id_8 = 32'd77
) (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    output wand id_3
    , id_6,
    output wand id_4
);
  assign id_3 = 1;
  defparam id_7.id_8 = 1; module_0(
      id_6, id_6, id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_7 = id_5;
  module_0(
      id_4, id_2, id_1
  );
  initial begin
    id_3 <= 1;
    id_7[1'b0] <= 1;
  end
endmodule
