# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ak.srcs/sources_1/ip/floating_point_adder/sim/floating_point_adder.vhd" \
"../../../../ak.srcs/sources_1/ip/floating_point_root/sim/floating_point_root.vhd" \
"../../../../ak.srcs/sources_1/ip/floating_point_inverse/sim/floating_point_inverse.vhd" \
"../../../../ak.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" \

# Do not sort compile order
nosort
