#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12d706b00 .scope module, "tb_alu_32bit" "tb_alu_32bit" 2 3;
 .timescale -9 -12;
v0x12d751c50_0 .var "a", 31 0;
v0x12d751d20_0 .var "b", 31 0;
v0x12d751db0_0 .var "clk", 0 0;
v0x12d751e60_0 .var "op", 3 0;
o0x130040250 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d751f10_0 .net "result", 31 0, o0x130040250;  0 drivers
v0x12d751fe0_0 .var "rst_n", 0 0;
v0x12d752070_0 .var/i "test_failed", 31 0;
v0x12d752110_0 .var/i "test_passed", 31 0;
o0x130040280 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d7521c0_0 .net "zero", 0 0, o0x130040280;  0 drivers
S_0x12d706c70 .scope task, "addition_test" "addition_test" 2 86, 2 86 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d7291f0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.addition_test ;
    %vpi_call 2 89 "$display", "Starting Addition Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d7291f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12d7291f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x12d7291f0_0;
    %muli 100, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d7291f0_0;
    %muli 50, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %add;
    %vpi_call 2 96 "$display", "Addition Test Failed at cycle %0d: Expected %h, Got %h", v0x12d7291f0_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_0.3 ;
    %load/vec4 v0x12d7291f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d7291f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 102 "$display", "Addition Test Completed." {0 0 0};
    %end;
S_0x12d74fd20 .scope task, "boundary_test" "boundary_test" 2 304, 2 304 0, S_0x12d706b00;
 .timescale -9 -12;
TD_tb_alu_32bit.boundary_test ;
    %vpi_call 2 307 "$display", "Starting Boundary Test..." {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 2 314 "$display", "Boundary Test Failed: Overflow case" {0 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_1.5 ;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 2 326 "$display", "Boundary Test Failed: Min value case" {0 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_1.7 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %pushi/vec4 2271560481, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 2 338 "$display", "Boundary Test Failed: Invalid operation code" {0 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_1.9 ;
    %vpi_call 2 344 "$display", "Boundary Test Completed." {0 0 0};
    %end;
S_0x12d74fef0 .scope task, "division_test" "division_test" 2 149, 2 149 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d7500b0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.division_test ;
    %vpi_call 2 152 "$display", "Starting Division Test..." {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12d7500b0_0, 0, 32;
T_2.10 ;
    %load/vec4 v0x12d7500b0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.11, 5;
    %load/vec4 v0x12d7500b0_0;
    %muli 100, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d7500b0_0;
    %muli 10, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751d20_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %div;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %div;
    %vpi_call 2 159 "$display", "Division Test Failed at cycle %0d: Expected %h, Got %h", v0x12d7500b0_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x12d751d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %load/vec4 v0x12d751f10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %vpi_call 2 164 "$display", "Division by Zero Test Failed at cycle %0d: Expected 0, Got %h", v0x12d7500b0_0, v0x12d751f10_0 {0 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_2.18 ;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_2.16 ;
T_2.13 ;
    %load/vec4 v0x12d7500b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d7500b0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %vpi_call 2 173 "$display", "Division Test Completed." {0 0 0};
    %end;
S_0x12d750150 .scope task, "logical_and_test" "logical_and_test" 2 178, 2 178 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d750310_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_and_test ;
    %vpi_call 2 181 "$display", "Starting Logical AND Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d750310_0, 0, 32;
T_3.19 ;
    %load/vec4 v0x12d750310_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.20, 5;
    %load/vec4 v0x12d750310_0;
    %muli 15, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d750310_0;
    %muli 7, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %and;
    %vpi_call 2 188 "$display", "Logical AND Test Failed at cycle %0d: Expected %h, Got %h", v0x12d750310_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x12d750310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d750310_0, 0, 32;
    %jmp T_3.19;
T_3.20 ;
    %vpi_call 2 194 "$display", "Logical AND Test Completed." {0 0 0};
    %end;
S_0x12d7503d0 .scope task, "logical_or_test" "logical_or_test" 2 199, 2 199 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d7505d0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_or_test ;
    %vpi_call 2 202 "$display", "Starting Logical OR Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d7505d0_0, 0, 32;
T_4.23 ;
    %load/vec4 v0x12d7505d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.24, 5;
    %load/vec4 v0x12d7505d0_0;
    %muli 15, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d7505d0_0;
    %muli 7, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %or;
    %vpi_call 2 209 "$display", "Logical OR Test Failed at cycle %0d: Expected %h, Got %h", v0x12d7505d0_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_4.26 ;
    %load/vec4 v0x12d7505d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d7505d0_0, 0, 32;
    %jmp T_4.23;
T_4.24 ;
    %vpi_call 2 215 "$display", "Logical OR Test Completed." {0 0 0};
    %end;
S_0x12d750690 .scope task, "logical_xor_test" "logical_xor_test" 2 220, 2 220 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d750850_0 .var/i "j", 31 0;
TD_tb_alu_32bit.logical_xor_test ;
    %vpi_call 2 223 "$display", "Starting Logical XOR Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d750850_0, 0, 32;
T_5.27 ;
    %load/vec4 v0x12d750850_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.28, 5;
    %load/vec4 v0x12d750850_0;
    %muli 15, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d750850_0;
    %muli 7, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_5.29, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %xor;
    %vpi_call 2 230 "$display", "Logical XOR Test Failed at cycle %0d: Expected %h, Got %h", v0x12d750850_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_5.30 ;
    %load/vec4 v0x12d750850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d750850_0, 0, 32;
    %jmp T_5.27;
T_5.28 ;
    %vpi_call 2 236 "$display", "Logical XOR Test Completed." {0 0 0};
    %end;
S_0x12d750910 .scope task, "multiplication_test" "multiplication_test" 2 128, 2 128 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d750ad0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.multiplication_test ;
    %vpi_call 2 131 "$display", "Starting Multiplication Test..." {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12d750ad0_0, 0, 32;
T_6.31 ;
    %load/vec4 v0x12d750ad0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.32, 5;
    %load/vec4 v0x12d750ad0_0;
    %muli 10, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d750ad0_0;
    %muli 20, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %mul;
    %cmp/ne;
    %jmp/0xz  T_6.33, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %mul;
    %vpi_call 2 138 "$display", "Multiplication Test Failed at cycle %0d: Expected %h, Got %h", v0x12d750ad0_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_6.34;
T_6.33 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_6.34 ;
    %load/vec4 v0x12d750ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d750ad0_0, 0, 32;
    %jmp T_6.31;
T_6.32 ;
    %vpi_call 2 144 "$display", "Multiplication Test Completed." {0 0 0};
    %end;
S_0x12d750b90 .scope task, "shift_left_test" "shift_left_test" 2 241, 2 241 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d750d50_0 .var/i "j", 31 0;
TD_tb_alu_32bit.shift_left_test ;
    %vpi_call 2 244 "$display", "Starting Shift Left Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d750d50_0, 0, 32;
T_7.35 ;
    %load/vec4 v0x12d750d50_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_7.36, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d750d50_0;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %ix/getv 4, v0x12d751d20_0;
    %shiftl 4;
    %cmp/ne;
    %jmp/0xz  T_7.37, 4;
    %load/vec4 v0x12d751c50_0;
    %ix/getv 4, v0x12d751d20_0;
    %shiftl 4;
    %vpi_call 2 251 "$display", "Shift Left Test Failed at cycle %0d: Expected %h, Got %h", v0x12d750d50_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_7.38;
T_7.37 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_7.38 ;
    %load/vec4 v0x12d750d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d750d50_0, 0, 32;
    %jmp T_7.35;
T_7.36 ;
    %vpi_call 2 257 "$display", "Shift Left Test Completed." {0 0 0};
    %end;
S_0x12d750e10 .scope task, "shift_right_test" "shift_right_test" 2 262, 2 262 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d751050_0 .var/i "j", 31 0;
TD_tb_alu_32bit.shift_right_test ;
    %vpi_call 2 265 "$display", "Starting Shift Right Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751050_0, 0, 32;
T_8.39 ;
    %load/vec4 v0x12d751050_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.40, 5;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d751050_0;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %ix/getv 4, v0x12d751d20_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_8.41, 4;
    %load/vec4 v0x12d751c50_0;
    %ix/getv 4, v0x12d751d20_0;
    %shiftr 4;
    %vpi_call 2 272 "$display", "Shift Right Test Failed at cycle %0d: Expected %h, Got %h", v0x12d751050_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_8.42;
T_8.41 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_8.42 ;
    %load/vec4 v0x12d751050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d751050_0, 0, 32;
    %jmp T_8.39;
T_8.40 ;
    %vpi_call 2 278 "$display", "Shift Right Test Completed." {0 0 0};
    %end;
S_0x12d7510f0 .scope task, "subtraction_test" "subtraction_test" 2 107, 2 107 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d7512b0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.subtraction_test ;
    %vpi_call 2 110 "$display", "Starting Subtraction Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d7512b0_0, 0, 32;
T_9.43 ;
    %load/vec4 v0x12d7512b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_9.44, 5;
    %load/vec4 v0x12d7512b0_0;
    %muli 200, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %load/vec4 v0x12d7512b0_0;
    %muli 75, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d751f10_0;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_9.45, 4;
    %load/vec4 v0x12d751c50_0;
    %load/vec4 v0x12d751d20_0;
    %sub;
    %vpi_call 2 117 "$display", "Subtraction Test Failed at cycle %0d: Expected %h, Got %h", v0x12d7512b0_0, S<0,vec4,u32>, v0x12d751f10_0 {1 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_9.46;
T_9.45 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_9.46 ;
    %load/vec4 v0x12d7512b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d7512b0_0, 0, 32;
    %jmp T_9.43;
T_9.44 ;
    %vpi_call 2 123 "$display", "Subtraction Test Completed." {0 0 0};
    %end;
S_0x12d751370 .scope module, "uut" "alu_32bit" 2 22, 3 1 0, S_0x12d706b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0x12d7515e0_0 .net "a", 31 0, v0x12d751c50_0;  1 drivers
v0x12d7516a0_0 .net "b", 31 0, v0x12d751d20_0;  1 drivers
v0x12d751740_0 .net "op", 3 0, v0x12d751e60_0;  1 drivers
v0x12d7517d0_0 .net "result", 31 0, o0x130040250;  alias, 0 drivers
v0x12d751880_0 .net "zero", 0 0, o0x130040280;  alias, 0 drivers
S_0x12d7519f0 .scope task, "zero_flag_test" "zero_flag_test" 2 283, 2 283 0, S_0x12d706b00;
 .timescale -9 -12;
v0x12d751bb0_0 .var/i "j", 31 0;
TD_tb_alu_32bit.zero_flag_test ;
    %vpi_call 2 286 "$display", "Starting Zero Flag Test..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751bb0_0, 0, 32;
T_10.47 ;
    %load/vec4 v0x12d751bb0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.48, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %delay 10000, 0;
    %load/vec4 v0x12d7521c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_10.49, 4;
    %vpi_call 2 293 "$display", "Zero Flag Test Failed at cycle %0d: Expected zero=1, Got zero=%b", v0x12d751bb0_0, v0x12d7521c0_0 {0 0 0};
    %load/vec4 v0x12d752070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752070_0, 0, 32;
    %jmp T_10.50;
T_10.49 ;
    %load/vec4 v0x12d752110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d752110_0, 0, 32;
T_10.50 ;
    %load/vec4 v0x12d751bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12d751bb0_0, 0, 32;
    %jmp T_10.47;
T_10.48 ;
    %vpi_call 2 299 "$display", "Zero Flag Test Completed." {0 0 0};
    %end;
    .scope S_0x12d706b00;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x12d751db0_0;
    %inv;
    %store/vec4 v0x12d751db0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12d706b00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d751db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d751fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12d751d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12d751e60_0, 0, 4;
    %vpi_call 2 43 "$display", "===================================" {0 0 0};
    %vpi_call 2 44 "$display", "ALU 32BIT Testbench Started" {0 0 0};
    %vpi_call 2 45 "$display", "===================================" {0 0 0};
    %vpi_call 2 48 "$dumpfile", "alu_32bit.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12d706b00 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d751fe0_0, 0, 1;
    %fork TD_tb_alu_32bit.addition_test, S_0x12d706c70;
    %join;
    %fork TD_tb_alu_32bit.subtraction_test, S_0x12d7510f0;
    %join;
    %fork TD_tb_alu_32bit.multiplication_test, S_0x12d750910;
    %join;
    %fork TD_tb_alu_32bit.division_test, S_0x12d74fef0;
    %join;
    %fork TD_tb_alu_32bit.logical_and_test, S_0x12d750150;
    %join;
    %fork TD_tb_alu_32bit.logical_or_test, S_0x12d7503d0;
    %join;
    %fork TD_tb_alu_32bit.logical_xor_test, S_0x12d750690;
    %join;
    %fork TD_tb_alu_32bit.shift_left_test, S_0x12d750b90;
    %join;
    %fork TD_tb_alu_32bit.shift_right_test, S_0x12d750e10;
    %join;
    %fork TD_tb_alu_32bit.zero_flag_test, S_0x12d7519f0;
    %join;
    %fork TD_tb_alu_32bit.boundary_test, S_0x12d74fd20;
    %join;
    %vpi_call 2 68 "$display", "===================================" {0 0 0};
    %vpi_call 2 69 "$display", "Test Report:" {0 0 0};
    %vpi_call 2 70 "$display", "Passed Tests: %d", v0x12d752110_0 {0 0 0};
    %vpi_call 2 71 "$display", "Failed Tests: %d", v0x12d752070_0 {0 0 0};
    %load/vec4 v0x12d752110_0;
    %load/vec4 v0x12d752070_0;
    %add;
    %vpi_call 2 72 "$display", "Total Tests: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 73 "$display", "===================================" {0 0 0};
    %load/vec4 v0x12d752070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 76 "$display", "ALL TESTS PASSED!" {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 2 78 "$display", "SOME TESTS FAILED!" {0 0 0};
T_12.1 ;
    %delay 100000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x12d706b00;
T_13 ;
    %vpi_call 2 350 "$monitor", "Time=%0t: a=%h, b=%h, op=%b, result=%h, zero=%b", $time, v0x12d751c50_0, v0x12d751d20_0, v0x12d751e60_0, v0x12d751f10_0, v0x12d7521c0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tdd_experiments/tdd_1754303333_1754303333/testbenches/testbench_alu_32bit.v";
    "tdd_experiments/tdd_1754303333_1754303333/designs/alu_32bit.v";
