#place Mutex  mk(<..>)
#place Idle0 mk(<..>)
#place Wait0
#place Update0
#place Mess0
#place Ack0
#place Idle1 mk(<..>)
#place Wait1
#place Update1
#place Mess1
#place Ack1
#place Idle2 mk(<..>)
#place Wait2
#place Update2
#place Mess2
#place Ack2
#place Idle3 mk(<..>)
#place Wait3
#place Update3
#place Mess3
#place Ack3
#place Idle4 mk(<..>)
#place Wait4
#place Update4
#place Mess4
#place Ack4
#trans T1_0
in {Idle0:<..>;Mutex:<..>;}
out {Wait0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_0
in {Wait0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Idle0:<..>;Mutex:<..>;}
#endtr
#trans T3_0
in {Idle0:<..>;Mess0:<..>;}
out {Update0:<..>;}
#endtr
#trans T4_0
in {Update0:<..>;}
out {Idle0:<..>;Ack0:<..>;}
#endtr
#trans T1_1
in {Idle1:<..>;Mutex:<..>;}
out {Wait1:<..>;Mess0:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_1
in {Wait1:<..>;Ack0:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Idle1:<..>;Mutex:<..>;}
#endtr
#trans T3_1
in {Idle1:<..>;Mess1:<..>;}
out {Update1:<..>;}
#endtr
#trans T4_1
in {Update1:<..>;}
out {Idle1:<..>;Ack1:<..>;}
#endtr
#trans T1_2
in {Idle2:<..>;Mutex:<..>;}
out {Wait2:<..>;Mess0:<..>;Mess1:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_2
in {Wait2:<..>;Ack0:<..>;Ack1:<..>;Ack3:<..>;Ack4:<..>;}
out {Idle2:<..>;Mutex:<..>;}
#endtr
#trans T3_2
in {Idle2:<..>;Mess2:<..>;}
out {Update2:<..>;}
#endtr
#trans T4_2
in {Update2:<..>;}
out {Idle2:<..>;Ack2:<..>;}
#endtr
#trans T1_3
in {Idle3:<..>;Mutex:<..>;}
out {Wait3:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess4:<..>;}
#endtr
#trans T2_3
in {Wait3:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack4:<..>;}
out {Idle3:<..>;Mutex:<..>;}
#endtr
#trans T3_3
in {Idle3:<..>;Mess3:<..>;}
out {Update3:<..>;}
#endtr
#trans T4_3
in {Update3:<..>;}
out {Idle3:<..>;Ack3:<..>;}
#endtr
#trans T1_4
in {Idle4:<..>;Mutex:<..>;}
out {Wait4:<..>;Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;}
#endtr
#trans T2_4
in {Wait4:<..>;Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;}
out {Idle4:<..>;Mutex:<..>;}
#endtr
#trans T3_4
in {Idle4:<..>;Mess4:<..>;}
out {Update4:<..>;}
#endtr
#trans T4_4
in {Update4:<..>;}
out {Idle4:<..>;Ack4:<..>;}
#endtr
#trans T1_5
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_5
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_6
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_6
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_7
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_7
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_8
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_8
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_9
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_9
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_10
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_10
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_11
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_11
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_12
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_12
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_13
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_13
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_14
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_14
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_15
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_15
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_16
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_16
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_17
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_17
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_18
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_18
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_19
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_19
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_20
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_20
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_21
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_21
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_22
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_22
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_23
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_23
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_24
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_24
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_25
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_25
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_26
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_26
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_27
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_27
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_28
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_28
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
#trans T1_29
in {Mutex:<..>;}
out {Mess0:<..>;Mess1:<..>;Mess2:<..>;Mess3:<..>;Mess4:<..>;}
#endtr
#trans T2_29
in {Ack0:<..>;Ack1:<..>;Ack2:<..>;Ack3:<..>;Ack4:<..>;}
out {Mutex:<..>;}
#endtr
