#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1808d20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1812ad0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17f85f0 .functor NOT 1, L_0x184e6f0, C4<0>, C4<0>, C4<0>;
L_0x184e400 .functor XOR 2, L_0x184e210, L_0x184e360, C4<00>, C4<00>;
L_0x184e5e0 .functor XOR 2, L_0x184e400, L_0x184e510, C4<00>, C4<00>;
v0x184bf50_0 .net *"_ivl_10", 1 0, L_0x184e510;  1 drivers
v0x184c050_0 .net *"_ivl_12", 1 0, L_0x184e5e0;  1 drivers
v0x184c130_0 .net *"_ivl_2", 1 0, L_0x184e150;  1 drivers
v0x184c1f0_0 .net *"_ivl_4", 1 0, L_0x184e210;  1 drivers
v0x184c2d0_0 .net *"_ivl_6", 1 0, L_0x184e360;  1 drivers
v0x184c400_0 .net *"_ivl_8", 1 0, L_0x184e400;  1 drivers
v0x184c4e0_0 .net "a", 0 0, v0x184ab20_0;  1 drivers
v0x184c580_0 .net "b", 0 0, v0x184abc0_0;  1 drivers
v0x184c620_0 .net "c", 0 0, v0x184ac60_0;  1 drivers
v0x184c750_0 .var "clk", 0 0;
v0x184c7f0_0 .net "d", 0 0, v0x184ada0_0;  1 drivers
v0x184c890_0 .net "out_pos_dut", 0 0, v0x184b920_0;  1 drivers
v0x184c930_0 .net "out_pos_ref", 0 0, L_0x184dfa0;  1 drivers
v0x184c9d0_0 .net "out_sop_dut", 0 0, v0x184ba10_0;  1 drivers
v0x184ca70_0 .net "out_sop_ref", 0 0, L_0x1825050;  1 drivers
v0x184cb40_0 .var/2u "stats1", 223 0;
v0x184cbe0_0 .var/2u "strobe", 0 0;
v0x184cd90_0 .net "tb_match", 0 0, L_0x184e6f0;  1 drivers
v0x184ce60_0 .net "tb_mismatch", 0 0, L_0x17f85f0;  1 drivers
v0x184cf00_0 .net "wavedrom_enable", 0 0, v0x184b070_0;  1 drivers
v0x184cfd0_0 .net "wavedrom_title", 511 0, v0x184b110_0;  1 drivers
L_0x184e150 .concat [ 1 1 0 0], L_0x184dfa0, L_0x1825050;
L_0x184e210 .concat [ 1 1 0 0], L_0x184dfa0, L_0x1825050;
L_0x184e360 .concat [ 1 1 0 0], v0x184b920_0, v0x184ba10_0;
L_0x184e510 .concat [ 1 1 0 0], L_0x184dfa0, L_0x1825050;
L_0x184e6f0 .cmp/eeq 2, L_0x184e150, L_0x184e5e0;
S_0x1812c60 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1812ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17f89d0 .functor AND 1, v0x184ac60_0, v0x184ada0_0, C4<1>, C4<1>;
L_0x17f8db0 .functor NOT 1, v0x184ab20_0, C4<0>, C4<0>, C4<0>;
L_0x17f9190 .functor NOT 1, v0x184abc0_0, C4<0>, C4<0>, C4<0>;
L_0x17f9410 .functor AND 1, L_0x17f8db0, L_0x17f9190, C4<1>, C4<1>;
L_0x18137b0 .functor AND 1, L_0x17f9410, v0x184ac60_0, C4<1>, C4<1>;
L_0x1825050 .functor OR 1, L_0x17f89d0, L_0x18137b0, C4<0>, C4<0>;
L_0x184d420 .functor NOT 1, v0x184abc0_0, C4<0>, C4<0>, C4<0>;
L_0x184d490 .functor OR 1, L_0x184d420, v0x184ada0_0, C4<0>, C4<0>;
L_0x184d5a0 .functor AND 1, v0x184ac60_0, L_0x184d490, C4<1>, C4<1>;
L_0x184d660 .functor NOT 1, v0x184ab20_0, C4<0>, C4<0>, C4<0>;
L_0x184d730 .functor OR 1, L_0x184d660, v0x184abc0_0, C4<0>, C4<0>;
L_0x184d7a0 .functor AND 1, L_0x184d5a0, L_0x184d730, C4<1>, C4<1>;
L_0x184d920 .functor NOT 1, v0x184abc0_0, C4<0>, C4<0>, C4<0>;
L_0x184d990 .functor OR 1, L_0x184d920, v0x184ada0_0, C4<0>, C4<0>;
L_0x184d8b0 .functor AND 1, v0x184ac60_0, L_0x184d990, C4<1>, C4<1>;
L_0x184db20 .functor NOT 1, v0x184ab20_0, C4<0>, C4<0>, C4<0>;
L_0x184dc20 .functor OR 1, L_0x184db20, v0x184ada0_0, C4<0>, C4<0>;
L_0x184dce0 .functor AND 1, L_0x184d8b0, L_0x184dc20, C4<1>, C4<1>;
L_0x184de90 .functor XNOR 1, L_0x184d7a0, L_0x184dce0, C4<0>, C4<0>;
v0x17f7f20_0 .net *"_ivl_0", 0 0, L_0x17f89d0;  1 drivers
v0x17f8320_0 .net *"_ivl_12", 0 0, L_0x184d420;  1 drivers
v0x17f8700_0 .net *"_ivl_14", 0 0, L_0x184d490;  1 drivers
v0x17f8ae0_0 .net *"_ivl_16", 0 0, L_0x184d5a0;  1 drivers
v0x17f8ec0_0 .net *"_ivl_18", 0 0, L_0x184d660;  1 drivers
v0x17f92a0_0 .net *"_ivl_2", 0 0, L_0x17f8db0;  1 drivers
v0x17f9520_0 .net *"_ivl_20", 0 0, L_0x184d730;  1 drivers
v0x1849090_0 .net *"_ivl_24", 0 0, L_0x184d920;  1 drivers
v0x1849170_0 .net *"_ivl_26", 0 0, L_0x184d990;  1 drivers
v0x1849250_0 .net *"_ivl_28", 0 0, L_0x184d8b0;  1 drivers
v0x1849330_0 .net *"_ivl_30", 0 0, L_0x184db20;  1 drivers
v0x1849410_0 .net *"_ivl_32", 0 0, L_0x184dc20;  1 drivers
v0x18494f0_0 .net *"_ivl_36", 0 0, L_0x184de90;  1 drivers
L_0x7ff9081ce018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18495b0_0 .net *"_ivl_38", 0 0, L_0x7ff9081ce018;  1 drivers
v0x1849690_0 .net *"_ivl_4", 0 0, L_0x17f9190;  1 drivers
v0x1849770_0 .net *"_ivl_6", 0 0, L_0x17f9410;  1 drivers
v0x1849850_0 .net *"_ivl_8", 0 0, L_0x18137b0;  1 drivers
v0x1849930_0 .net "a", 0 0, v0x184ab20_0;  alias, 1 drivers
v0x18499f0_0 .net "b", 0 0, v0x184abc0_0;  alias, 1 drivers
v0x1849ab0_0 .net "c", 0 0, v0x184ac60_0;  alias, 1 drivers
v0x1849b70_0 .net "d", 0 0, v0x184ada0_0;  alias, 1 drivers
v0x1849c30_0 .net "out_pos", 0 0, L_0x184dfa0;  alias, 1 drivers
v0x1849cf0_0 .net "out_sop", 0 0, L_0x1825050;  alias, 1 drivers
v0x1849db0_0 .net "pos0", 0 0, L_0x184d7a0;  1 drivers
v0x1849e70_0 .net "pos1", 0 0, L_0x184dce0;  1 drivers
L_0x184dfa0 .functor MUXZ 1, L_0x7ff9081ce018, L_0x184d7a0, L_0x184de90, C4<>;
S_0x1849ff0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1812ad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x184ab20_0 .var "a", 0 0;
v0x184abc0_0 .var "b", 0 0;
v0x184ac60_0 .var "c", 0 0;
v0x184ad00_0 .net "clk", 0 0, v0x184c750_0;  1 drivers
v0x184ada0_0 .var "d", 0 0;
v0x184ae90_0 .var/2u "fail", 0 0;
v0x184af30_0 .var/2u "fail1", 0 0;
v0x184afd0_0 .net "tb_match", 0 0, L_0x184e6f0;  alias, 1 drivers
v0x184b070_0 .var "wavedrom_enable", 0 0;
v0x184b110_0 .var "wavedrom_title", 511 0;
E_0x1807440/0 .event negedge, v0x184ad00_0;
E_0x1807440/1 .event posedge, v0x184ad00_0;
E_0x1807440 .event/or E_0x1807440/0, E_0x1807440/1;
S_0x184a320 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1849ff0;
 .timescale -12 -12;
v0x184a560_0 .var/2s "i", 31 0;
E_0x18072e0 .event posedge, v0x184ad00_0;
S_0x184a660 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1849ff0;
 .timescale -12 -12;
v0x184a860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x184a940 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1849ff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x184b2f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1812ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x184b520_0 .net "a", 0 0, v0x184ab20_0;  alias, 1 drivers
v0x184b630_0 .net "b", 0 0, v0x184abc0_0;  alias, 1 drivers
v0x184b740_0 .net "c", 0 0, v0x184ac60_0;  alias, 1 drivers
v0x184b830_0 .net "d", 0 0, v0x184ada0_0;  alias, 1 drivers
v0x184b920_0 .var "out_pos", 0 0;
v0x184ba10_0 .var "out_sop", 0 0;
v0x184bab0_0 .var "pos0", 0 0;
v0x184bb70_0 .var "pos1", 0 0;
E_0x182b500/0 .event anyedge, v0x1849ab0_0, v0x18499f0_0, v0x1849b70_0, v0x1849930_0;
E_0x182b500/1 .event anyedge, v0x184bab0_0, v0x184bb70_0;
E_0x182b500 .event/or E_0x182b500/0, E_0x182b500/1;
E_0x182b820 .event anyedge, v0x1849ab0_0, v0x1849b70_0, v0x1849930_0, v0x18499f0_0;
S_0x184bd30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1812ad0;
 .timescale -12 -12;
E_0x17ed9f0 .event anyedge, v0x184cbe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x184cbe0_0;
    %nor/r;
    %assign/vec4 v0x184cbe0_0, 0;
    %wait E_0x17ed9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1849ff0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ae90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184af30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1849ff0;
T_4 ;
    %wait E_0x1807440;
    %load/vec4 v0x184afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184ae90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1849ff0;
T_5 ;
    %wait E_0x18072e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %wait E_0x18072e0;
    %load/vec4 v0x184ae90_0;
    %store/vec4 v0x184af30_0, 0, 1;
    %fork t_1, S_0x184a320;
    %jmp t_0;
    .scope S_0x184a320;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x184a560_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x184a560_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18072e0;
    %load/vec4 v0x184a560_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x184a560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x184a560_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1849ff0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1807440;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x184ada0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184ac60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x184abc0_0, 0;
    %assign/vec4 v0x184ab20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x184ae90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x184af30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x184b2f0;
T_6 ;
    %wait E_0x182b820;
    %load/vec4 v0x184b740_0;
    %load/vec4 v0x184b830_0;
    %and;
    %load/vec4 v0x184b520_0;
    %inv;
    %load/vec4 v0x184b630_0;
    %inv;
    %and;
    %load/vec4 v0x184b740_0;
    %and;
    %or;
    %store/vec4 v0x184ba10_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x184b2f0;
T_7 ;
    %wait E_0x182b500;
    %load/vec4 v0x184b740_0;
    %load/vec4 v0x184b630_0;
    %inv;
    %load/vec4 v0x184b830_0;
    %or;
    %and;
    %load/vec4 v0x184b520_0;
    %inv;
    %load/vec4 v0x184b630_0;
    %or;
    %and;
    %store/vec4 v0x184bab0_0, 0, 1;
    %load/vec4 v0x184b520_0;
    %inv;
    %load/vec4 v0x184b830_0;
    %or;
    %load/vec4 v0x184b740_0;
    %and;
    %store/vec4 v0x184bb70_0, 0, 1;
    %load/vec4 v0x184bab0_0;
    %load/vec4 v0x184bb70_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x184bab0_0;
    %store/vec4 v0x184b920_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x184b920_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x184b2f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184b920_0, 0, 1;
    %delay 1316134912, 2328;
    %vpi_call/w 4 57 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1812ad0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x184cbe0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1812ad0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x184c750_0;
    %inv;
    %store/vec4 v0x184c750_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1812ad0;
T_11 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x184ad00_0, v0x184ce60_0, v0x184c4e0_0, v0x184c580_0, v0x184c620_0, v0x184c7f0_0, v0x184ca70_0, v0x184c9d0_0, v0x184c930_0, v0x184c890_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1812ad0;
T_12 ;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_12.1 ;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_12.3 ;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1812ad0;
T_13 ;
    %wait E_0x1807440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x184cb40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
    %load/vec4 v0x184cd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x184cb40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x184ca70_0;
    %load/vec4 v0x184ca70_0;
    %load/vec4 v0x184c9d0_0;
    %xor;
    %load/vec4 v0x184ca70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x184c930_0;
    %load/vec4 v0x184c930_0;
    %load/vec4 v0x184c890_0;
    %xor;
    %load/vec4 v0x184c930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x184cb40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x184cb40_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter4/response3/top_module.sv";
