

================================================================
== Vivado HLS Report for 'gmul'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      64|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      69|    -|
|Register         |        -|      -|      46|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      46|     133|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_105_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln55_fu_99_p2       |   icmp   |      0|  0|  11|           4|           5|
    |select_ln56_1_fu_129_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln56_fu_121_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln59_fu_157_p3    |  select  |      0|  0|   8|           1|           8|
    |p_V_fu_111_p2            |    xor   |      0|  0|   8|           8|           8|
    |xor_ln719_fu_151_p2      |    xor   |      0|  0|   8|           8|           5|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  64|          27|          43|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_V_buf_0_reg_55          |   9|          2|    8|         16|
    |agg_result_V_0_reg_44     |   9|          2|    8|         16|
    |agg_result_V_load_reg_73  |   9|          2|    8|         16|
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_return                 |   9|          2|    8|         16|
    |b_V_buf_0_reg_64          |   9|          2|    8|         16|
    |i_0_reg_84                |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  69|         15|   45|         91|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |a_V_buf_0_reg_55          |  8|   0|    8|          0|
    |agg_result_V_0_reg_44     |  8|   0|    8|          0|
    |agg_result_V_load_reg_73  |  8|   0|    8|          0|
    |ap_CS_fsm                 |  2|   0|    2|          0|
    |ap_return_preg            |  8|   0|    8|          0|
    |b_V_buf_0_reg_64          |  8|   0|    8|          0|
    |i_0_reg_84                |  4|   0|    4|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 46|   0|   46|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_return  | out |    8| ap_ctrl_hs |     gmul     | return value |
|a_V        |  in |    3|   ap_none  |      a_V     |    scalar    |
|b_V        |  in |    8|   ap_none  |      b_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

