// Seed: 3803662743
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    input  tri0  id_2,
    id_17,
    output tri0  id_3,
    input  tri   id_4,
    input  wire  id_5,
    output wand  id_6,
    input  tri0  id_7,
    output logic id_8,
    input  wire  id_9,
    input  wand  id_10,
    input  wire  id_11,
    id_18,
    output tri0  id_12,
    input  tri0  id_13,
    input  logic id_14,
    input  tri   id_15
);
  assign id_17 = 1 & 1;
  assign id_1  = id_11;
  assign id_6  = id_15;
  initial @(*) if (-1) id_8 <= id_14;
  module_0 modCall_1 (
      id_18,
      id_17
  );
  id_19(
      1
  );
endmodule
