Warning: Design 'vsdcaravel' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : vsdcaravel
Version: T-2022.03-SP5
Date   : Tue Dec 16 16:56:31 2025
****************************************

Library(s) Used:

    tsl18fs120_scl_ff (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db)
    tsl18cio250_max (File: /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_max.db)

Number of ports:                        14255
Number of nets:                         38617
Number of cells:                        31141
Number of combinational cells:          18511
Number of sequential cells:              6886
Number of macros/black boxes:              19
Number of buf/inv:                       3614
Number of references:                       2

Combinational area:             343485.000051
Buf/Inv area:                    29776.139884
Noncombinational area:          431042.669125
Macro/Black Box area:             3986.640190
Net Interconnect area:           36770.286396

Total cell area:                778514.309366
Total area:                     815284.595762

Information: This design contains black box (unknown) components. (RPT-8)
1
