{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712132461920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712132461929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 09:21:01 2024 " "Processing started: Wed Apr 03 09:21:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712132461929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132461929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParityCheck -c ParityCheck " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParityCheck -c ParityCheck" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132461929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712132462142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712132462142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "Cont/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Cont/Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "Cont/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "Cont/MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "Cont/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "Cont/HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "Cont/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "Cont/FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "Cont/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "Cont/FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "Cont/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "Cont/ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "Cont/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont/Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont/adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont/adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder1-structural " "Found design unit 1: adder1-structural" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder1 " "Found entity 1: adder1" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paritycheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paritycheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParityCheck-structure " "Found design unit 1: ParityCheck-structure" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/ParityCheck.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParityCheck " "Found entity 1: ParityCheck" {  } { { "ParityCheck.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/ParityCheck.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712132468373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "A std_logic adder4.vhd(31) " "VHDL error at adder4.vhd(31): type of identifier \"A\" does not agree with its usage as \"std_logic\" type" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 31 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "B std_logic adder4.vhd(31) " "VHDL error at adder4.vhd(31): type of identifier \"B\" does not agree with its usage as \"std_logic\" type" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 31 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "S std_logic adder4.vhd(31) " "VHDL error at adder4.vhd(31): type of identifier \"S\" does not agree with its usage as \"std_logic\" type" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 31 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out S adder4.vhd(31) " "VHDL error at adder4.vhd(31): cannot associate formal port \"S\" of mode \"out\" with an expression" {  } { { "Cont/adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd" 31 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1712132468373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712132468466 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 03 09:21:08 2024 " "Processing ended: Wed Apr 03 09:21:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712132468466 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712132468466 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712132468466 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132468466 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712132469040 ""}
