
SIMULATION REPORT          Generated on Sun Oct 15 19:18:08 2023


Design simulated: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog.glbl C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog.ddc_tb
Number of signals/nets in design: 173
Number of processes in design: 47
Number of instances from user libraries in design: 5
Number of executable statements in design: 366

Simulator Parameters:

    Current directory: C:/Git/zahapat/SQD-FQEnv/simulator
    Project file: C:/Git/zahapat/SQD-FQEnv/simulator/project.mpf
    Project root directory: .
    Simulation time resolution: 1ps

List of Design units used:

    Module: fir_parallel , acc : <novopt>
    Library: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog
    Source File: C:/Git/zahapat/SQD-FQEnv/modules/fir_parallel/hdl/fir_parallel.sv
    Timescale: 1ns / 100ps
    Occurrences: 2

    Module: ddc , acc : <novopt>
    Library: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog
    Source File: C:/Git/zahapat/SQD-FQEnv/modules/ddc/hdl/ddc.sv
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: ddc_tb , acc : <novopt>
    Library: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog
    Source File: C:/Git/zahapat/SQD-FQEnv/modules/ddc/sim/ddc_tb.sv
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: std , acc : <novopt>
    Library: C:/intelFPGA/20.1/modelsim_ase/sv_std
    Source File: $MODEL_TECH/../verilog_src/std/std.sv
    Occurrences: 1

    Module: glbl , acc : <novopt>
    Library: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog
    Source File: C:/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v
    Timescale: 1ps / 1ps
    Occurrences: 1

    Module: fir_parallel_sv_unit , acc : <novopt>
    Library: C:/Git/zahapat/SQD-FQEnv/simulator/unisim_verilog
    Source File: C:/Git/zahapat/SQD-FQEnv/modules/fir_parallel/hdl/fir_parallel.sv
    Source File: C:/Git/zahapat/SQD-FQEnv/modules/fir_parallel/hdl/fir_parallel_coeff.svh
    Timescale: 1ns / 100ps
    Occurrences: 1

