Drill report for C:/Repos/AttNode_AddOns/powerpack/powerpack.kicad_pcb
Created on 08.02.2021 11:55:00

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'powerpack.drl' contains
    plated through holes:
    =============================================================
    T1  2,00mm  0,079"  (2 holes)

    Total plated holes count 2


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
