
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.55+112 (git sha1 bf9aaac0f, clang++ 18.1.3 -fPIC -O3)

-- Running command `read_rtlil design_prep.il; hierarchy -smtcheck; delete */t:; formalff -assume; dffunmap; stat; write_smt2 -wires design_smt2.smt2' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `__top__'. Setting top module to __top__.

2.1. Analyzing design hierarchy..
Top module:  \__top__

2.2. Analyzing design hierarchy..
Top module:  \__top__
Removed 0 unused modules.
Module __top__ directly or indirectly displays text -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== __top__ ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           1
   Number of public wire bits:       1
   Number of ports:                  0
   Number of port bits:              0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $initstate                      1
     $print                          1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module __top__.

End of script. Logfile hash: 81ba773c8d, CPU: user 0.00s system 0.00s, MEM: 10.70 MB peak
Yosys 0.55+112 (git sha1 bf9aaac0f, clang++ 18.1.3 -fPIC -O3)
Time spent: 56% 2x write_smt2 (0 sec), 18% 2x read_rtlil (0 sec), ...
