<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>embARC: dev_gpio.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dev__gpio_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">dev_gpio.h File Reference<div class="ingroups"><a class="el" href="group___d_e_v_i_c_e___h_a_l.html">Device HAL</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___h_a_l___d_e_f.html">Device HAL Definition</a> &raquo; <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o.html">GPIO Device HAL Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>gpio device hardware layer definitions  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="dev__common_8h_source.html">dev_common.h</a>&quot;</code><br />
</div>
<p><a href="dev__gpio_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdev__gpio__int__cfg.html">dev_gpio_int_cfg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO interrupt configuration.  <a href="structdev__gpio__int__cfg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdev__gpio__bit__isr.html">dev_gpio_bit_isr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt handler for each port bit  <a href="structdev__gpio__bit__isr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdev__gpio__info.html">dev_gpio_info</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio information struct definition  <a href="structdev__gpio__info.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdev__gpio.html">dev_gpio</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio device interface definition  <a href="structdev__gpio.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4956087e24b3fc0ccf1f667b74cb967f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r.html#ga4956087e24b3fc0ccf1f667b74cb967f">GPIO_DIR_INPUT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga4956087e24b3fc0ccf1f667b74cb967f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bb804807d0819629660c6e97934e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r.html#gae9bb804807d0819629660c6e97934e37">GPIO_DIR_OUTPUT</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:gae9bb804807d0819629660c6e97934e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53986f44fb081f59b937b63527dbfe1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gac53986f44fb081f59b937b63527dbfe1">DEV_GPIO_PIN_DEF</a>(pin)&#160;&#160;&#160;((pin)&amp;0xFFFF)</td></tr>
<tr class="memdesc:gac53986f44fb081f59b937b63527dbfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to define a gpio pin, start from 0. <br /></td></tr>
<tr class="separator:gac53986f44fb081f59b937b63527dbfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422c7f05c6cd6fe627a576528f0880eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ga422c7f05c6cd6fe627a576528f0880eb">DEV_GPIO_PORT_DEF</a>(port)&#160;&#160;&#160;((port)&amp;0xFFFF)</td></tr>
<tr class="memdesc:ga422c7f05c6cd6fe627a576528f0880eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to define a gpio port, start from 0. <br /></td></tr>
<tr class="separator:ga422c7f05c6cd6fe627a576528f0880eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff14b1a1ea12924d9609cdbbcb91095"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gadff14b1a1ea12924d9609cdbbcb91095">DEV_GPIO_PORT_PIN_DEF</a>(port,  pin)&#160;&#160;&#160;(((port)&lt;&lt;16)|((pin)&amp;0xFFFF))</td></tr>
<tr class="memdesc:gadff14b1a1ea12924d9609cdbbcb91095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to define a gpio port-pin(such as P0.0 or PA.0, start from 0. <br /></td></tr>
<tr class="separator:gadff14b1a1ea12924d9609cdbbcb91095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2e3c74bf24056161b11fe605ae2465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gadf2e3c74bf24056161b11fe605ae2465">GPIO_CMD_SET_BIT_DIR_INPUT</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(0)</td></tr>
<tr class="memdesc:gadf2e3c74bf24056161b11fe605ae2465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="structdev__gpio__info.html#ad127dface06d3090d4041e97d45e9104">direction</a> of masked bits of gpio port into <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r.html#ga4956087e24b3fc0ccf1f667b74cb967f">input</a>.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gadf2e3c74bf24056161b11fe605ae2465">More...</a><br /></td></tr>
<tr class="separator:gadf2e3c74bf24056161b11fe605ae2465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012ec483702c3346090ed3990fb5c424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga012ec483702c3346090ed3990fb5c424">GPIO_CMD_SET_BIT_DIR_OUTPUT</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(1)</td></tr>
<tr class="memdesc:ga012ec483702c3346090ed3990fb5c424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="structdev__gpio__info.html#ad127dface06d3090d4041e97d45e9104">direction</a> of masked bits of gpio port into <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_f_d_i_r.html#gae9bb804807d0819629660c6e97934e37">output</a>.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga012ec483702c3346090ed3990fb5c424">More...</a><br /></td></tr>
<tr class="separator:ga012ec483702c3346090ed3990fb5c424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad16affb5d8e7ec732e904be45328c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gaad16affb5d8e7ec732e904be45328c96">GPIO_CMD_GET_BIT_DIR</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(2)</td></tr>
<tr class="memdesc:gaad16affb5d8e7ec732e904be45328c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="structdev__gpio__info.html#ad127dface06d3090d4041e97d45e9104">gpio port direction</a>.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gaad16affb5d8e7ec732e904be45328c96">More...</a><br /></td></tr>
<tr class="separator:gaad16affb5d8e7ec732e904be45328c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada822221fb039eb5549af98e8c88ce9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gada822221fb039eb5549af98e8c88ce9b">GPIO_CMD_SET_BIT_INT_CFG</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(3)</td></tr>
<tr class="memdesc:gada822221fb039eb5549af98e8c88ce9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set gpio interrupt configuration for each bit.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gada822221fb039eb5549af98e8c88ce9b">More...</a><br /></td></tr>
<tr class="separator:gada822221fb039eb5549af98e8c88ce9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fc7807746e1c9a4fecbb2ac17a23a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga75fc7807746e1c9a4fecbb2ac17a23a6">GPIO_CMD_GET_BIT_INT_CFG</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(4)</td></tr>
<tr class="memdesc:ga75fc7807746e1c9a4fecbb2ac17a23a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get gpio interrupt configuration for each bit.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga75fc7807746e1c9a4fecbb2ac17a23a6">More...</a><br /></td></tr>
<tr class="separator:ga75fc7807746e1c9a4fecbb2ac17a23a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43d27e0971a8cbca838dc69af2639a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gad43d27e0971a8cbca838dc69af2639a7">GPIO_CMD_SET_BIT_ISR</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(5)</td></tr>
<tr class="memdesc:gad43d27e0971a8cbca838dc69af2639a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set gpio service routine for each bit.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#gad43d27e0971a8cbca838dc69af2639a7">More...</a><br /></td></tr>
<tr class="separator:gad43d27e0971a8cbca838dc69af2639a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35168af88b6a2ddef118c55687d23bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga35168af88b6a2ddef118c55687d23bfa">GPIO_CMD_GET_BIT_ISR</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(6)</td></tr>
<tr class="memdesc:ga35168af88b6a2ddef118c55687d23bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get gpio service routine for each bit.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga35168af88b6a2ddef118c55687d23bfa">More...</a><br /></td></tr>
<tr class="separator:ga35168af88b6a2ddef118c55687d23bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc3ba08f56ab2c5ca64e4beab70fed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga0dc3ba08f56ab2c5ca64e4beab70fed5">GPIO_CMD_ENA_BIT_INT</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(7)</td></tr>
<tr class="memdesc:ga0dc3ba08f56ab2c5ca64e4beab70fed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable gpio interrupt of the masked bits.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga0dc3ba08f56ab2c5ca64e4beab70fed5">More...</a><br /></td></tr>
<tr class="separator:ga0dc3ba08f56ab2c5ca64e4beab70fed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628f933ae67d4f0acdedffd3b8b3ae99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga628f933ae67d4f0acdedffd3b8b3ae99">GPIO_CMD_DIS_BIT_INT</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(8)</td></tr>
<tr class="memdesc:ga628f933ae67d4f0acdedffd3b8b3ae99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable gpio interrupt of the masked bits.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga628f933ae67d4f0acdedffd3b8b3ae99">More...</a><br /></td></tr>
<tr class="separator:ga628f933ae67d4f0acdedffd3b8b3ae99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4b788e2447b60ec5e67dea7fc96104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga5c4b788e2447b60ec5e67dea7fc96104">GPIO_CMD_GET_BIT_MTHD</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(9)</td></tr>
<tr class="memdesc:ga5c4b788e2447b60ec5e67dea7fc96104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="structdev__gpio__info.html#a5f1fdd29f4effd6df56db55ccc011a27">gpio interrupt enable status</a>.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga5c4b788e2447b60ec5e67dea7fc96104">More...</a><br /></td></tr>
<tr class="separator:ga5c4b788e2447b60ec5e67dea7fc96104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdac03e82e12781a8196fd300753a4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga1bdac03e82e12781a8196fd300753a4d">GPIO_CMD_TOGGLE_BITS</a>&#160;&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___c_o_m_m_o_n___d_e_f_c_m_d.html#ga5560787ca52a8f1846d0aa7457ef45ee">DEV_SET_SYSCMD</a>(10)</td></tr>
<tr class="memdesc:ga1bdac03e82e12781a8196fd300753a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle GPIO output of the masked bits(pins).  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___c_t_r_l_c_m_d.html#ga1bdac03e82e12781a8196fd300753a4d">More...</a><br /></td></tr>
<tr class="separator:ga1bdac03e82e12781a8196fd300753a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4203a0e716de02ef575abb80f6a9c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaea4203a0e716de02ef575abb80f6a9c2">GPIO_BITS_MASK_NONE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaea4203a0e716de02ef575abb80f6a9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask none bits of the max 32bits. <br /></td></tr>
<tr class="separator:gaea4203a0e716de02ef575abb80f6a9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c2c2001d31ee7336e5ecbd283e66486"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga6c2c2001d31ee7336e5ecbd283e66486">GPIO_BITS_MASK_ALL</a>&#160;&#160;&#160;(0XFFFFFFFF)</td></tr>
<tr class="memdesc:ga6c2c2001d31ee7336e5ecbd283e66486"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask all bits of the max 32bits. <br /></td></tr>
<tr class="separator:ga6c2c2001d31ee7336e5ecbd283e66486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af26c98e4ab38de1881a258ad890cb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga6af26c98e4ab38de1881a258ad890cb5">GPIO_INT_LEVEL_TRIG</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga6af26c98e4ab38de1881a258ad890cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sensitive interrupt type for 1 bit. <br /></td></tr>
<tr class="separator:ga6af26c98e4ab38de1881a258ad890cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab62c3bce0ebe01b3fea627a032a56995"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gab62c3bce0ebe01b3fea627a032a56995">GPIO_INT_EDGE_TRIG</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gab62c3bce0ebe01b3fea627a032a56995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge sensitive interrupt type for 1 bit. <br /></td></tr>
<tr class="separator:gab62c3bce0ebe01b3fea627a032a56995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9776fdbdfdb11ed78784f79fa25b667"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaf9776fdbdfdb11ed78784f79fa25b667">GPIO_INT_LEVEL_TRIG_ALL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaf9776fdbdfdb11ed78784f79fa25b667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sensitive interrupt type for all 32 bits. <br /></td></tr>
<tr class="separator:gaf9776fdbdfdb11ed78784f79fa25b667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a703faf4b3220b70f4492b34a746381"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga8a703faf4b3220b70f4492b34a746381">GPIO_INT_EDGE_TRIG_ALL</a>&#160;&#160;&#160;(0XFFFFFFFF)</td></tr>
<tr class="memdesc:ga8a703faf4b3220b70f4492b34a746381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge sensitive interrupt type for all 32 bits. <br /></td></tr>
<tr class="separator:ga8a703faf4b3220b70f4492b34a746381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245c0a48052a3e3ac76712bb38c6b871"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga245c0a48052a3e3ac76712bb38c6b871">GPIO_INT_BIT_LEVEL_TRIG</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga6af26c98e4ab38de1881a258ad890cb5">GPIO_INT_LEVEL_TRIG</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:ga245c0a48052a3e3ac76712bb38c6b871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt type of gpio into level sensitive. <br /></td></tr>
<tr class="separator:ga245c0a48052a3e3ac76712bb38c6b871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ca4a46917c909adb8c8185d447b5bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga76ca4a46917c909adb8c8185d447b5bd">GPIO_INT_BIT_EDGE_TRIG</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gab62c3bce0ebe01b3fea627a032a56995">GPIO_INT_EDGE_TRIG</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:ga76ca4a46917c909adb8c8185d447b5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt type of gpio into edge sensitive. <br /></td></tr>
<tr class="separator:ga76ca4a46917c909adb8c8185d447b5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc8e9ff61ad3a75f61fcd778d3bf759"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gabbc8e9ff61ad3a75f61fcd778d3bf759">GPIO_INT_BITS_LEVEL_TRIG</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaf9776fdbdfdb11ed78784f79fa25b667">GPIO_INT_LEVEL_TRIG_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:gabbc8e9ff61ad3a75f61fcd778d3bf759"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt type of masked bits of gpio into level sensitive. <br /></td></tr>
<tr class="separator:gabbc8e9ff61ad3a75f61fcd778d3bf759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a52e3e3d19344614b2381e28ef79e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gac1a52e3e3d19344614b2381e28ef79e9">GPIO_INT_BITS_EDGE_TRIG</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga8a703faf4b3220b70f4492b34a746381">GPIO_INT_EDGE_TRIG_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:gac1a52e3e3d19344614b2381e28ef79e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt type of gpio into edge sensitive. <br /></td></tr>
<tr class="separator:gac1a52e3e3d19344614b2381e28ef79e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a71014dc4411c347c81eb386f943a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gad7a71014dc4411c347c81eb386f943a2">GPIO_INT_BIT_POL_ACT_LOW</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a">GPIO_INT_ACTIVE_LOW</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:gad7a71014dc4411c347c81eb386f943a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit polarity of gpio into active low. <br /></td></tr>
<tr class="separator:gad7a71014dc4411c347c81eb386f943a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63c41c0ca0a29874a9a9d90c4d9b48d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gac63c41c0ca0a29874a9a9d90c4d9b48d">GPIO_INT_BIT_POL_ACT_HIGH</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075">GPIO_INT_ACTIVE_HIGH</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:gac63c41c0ca0a29874a9a9d90c4d9b48d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit polarity of gpio into active high. <br /></td></tr>
<tr class="separator:gac63c41c0ca0a29874a9a9d90c4d9b48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef36d887266eb89499b8e27a3d1b4e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gadef36d887266eb89499b8e27a3d1b4e5">GPIO_INT_BIT_POL_FALL_EDGE</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58">GPIO_INT_FALLING_EDGE</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:gadef36d887266eb89499b8e27a3d1b4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit polarity of gpio into falling edge. <br /></td></tr>
<tr class="separator:gadef36d887266eb89499b8e27a3d1b4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212ac3afe0cd5c456dc65f9505ecd745"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga212ac3afe0cd5c456dc65f9505ecd745">GPIO_INT_BIT_POL_RISE_EDGE</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e">GPIO_INT_RISING_EDGE</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:ga212ac3afe0cd5c456dc65f9505ecd745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit polarity of gpio into rising edge. <br /></td></tr>
<tr class="separator:ga212ac3afe0cd5c456dc65f9505ecd745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e04bad224b3e05c14570017e908c445"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga5e04bad224b3e05c14570017e908c445">GPIO_INT_BITS_POL_ACT_LOW</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19">GPIO_INT_ACTIVE_LOW_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:ga5e04bad224b3e05c14570017e908c445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polarity of masked bits of gpio into active low. <br /></td></tr>
<tr class="separator:ga5e04bad224b3e05c14570017e908c445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2279e517d31a29123fbcc8cffff6f1d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga2279e517d31a29123fbcc8cffff6f1d6">GPIO_INT_BITS_POL_ACT_HIGH</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1">GPIO_INT_ACTIVE_HIGH_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:ga2279e517d31a29123fbcc8cffff6f1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polarity of masked bits of gpio into active high. <br /></td></tr>
<tr class="separator:ga2279e517d31a29123fbcc8cffff6f1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68592bdef50959dd12d339ac9532b14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gae68592bdef50959dd12d339ac9532b14">GPIO_INT_BITS_POL_FALL_EDGE</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b">GPIO_INT_FALLING_EDGE_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:gae68592bdef50959dd12d339ac9532b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polarity of masked bits of gpio into falling edge. <br /></td></tr>
<tr class="separator:gae68592bdef50959dd12d339ac9532b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83ab7af0a4d58b56825313614bd7e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga0d83ab7af0a4d58b56825313614bd7e1">GPIO_INT_BITS_POL_RISE_EDGE</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f">GPIO_INT_RISING_EDGE_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:ga0d83ab7af0a4d58b56825313614bd7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polarity of masked bits of gpio into rising edge. <br /></td></tr>
<tr class="separator:ga0d83ab7af0a4d58b56825313614bd7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593c2f076bdb6d88ca004fed48c7a12f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga593c2f076bdb6d88ca004fed48c7a12f">GPIO_INT_NO_DEBOUNCE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga593c2f076bdb6d88ca004fed48c7a12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable debounce circuitry for 1 bit. <br /></td></tr>
<tr class="separator:ga593c2f076bdb6d88ca004fed48c7a12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca79acf34a8eb18f89f02f1edf8e8a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga2ca79acf34a8eb18f89f02f1edf8e8a6">GPIO_INT_DEBOUNCE</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga2ca79acf34a8eb18f89f02f1edf8e8a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable debounce circuitry for 1 bit. <br /></td></tr>
<tr class="separator:ga2ca79acf34a8eb18f89f02f1edf8e8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0e952816e5c67259a674a6010ad41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga2c0e952816e5c67259a674a6010ad41c">GPIO_INT_NO_DEBOUNCE_ALL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga2c0e952816e5c67259a674a6010ad41c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable debounce circuitry for all bits. <br /></td></tr>
<tr class="separator:ga2c0e952816e5c67259a674a6010ad41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3b5b3cec987a3937f9999388b9e5c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaba3b5b3cec987a3937f9999388b9e5c1">GPIO_INT_DEBOUNCE_ALL</a>&#160;&#160;&#160;(0XFFFFFFFF)</td></tr>
<tr class="memdesc:gaba3b5b3cec987a3937f9999388b9e5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable debounce circuitry for all bits. <br /></td></tr>
<tr class="separator:gaba3b5b3cec987a3937f9999388b9e5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb81d7bf7656fbb1f393c3b1bebb951"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga8cb81d7bf7656fbb1f393c3b1bebb951">GPIO_INT_BIT_ENA_DEBOUNCE</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga2ca79acf34a8eb18f89f02f1edf8e8a6">GPIO_INT_DEBOUNCE</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:ga8cb81d7bf7656fbb1f393c3b1bebb951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt debounce of gpio into enabled. <br /></td></tr>
<tr class="separator:ga8cb81d7bf7656fbb1f393c3b1bebb951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga204e3512591e7fac986480673487edc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga204e3512591e7fac986480673487edc9">GPIO_INT_BIT_DIS_DEBOUNCE</a>(bit_ofs)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga593c2f076bdb6d88ca004fed48c7a12f">GPIO_INT_NO_DEBOUNCE</a>&lt;&lt;(bit_ofs))</td></tr>
<tr class="memdesc:ga204e3512591e7fac986480673487edc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt debounce of gpio into disabled. <br /></td></tr>
<tr class="separator:ga204e3512591e7fac986480673487edc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f127cfd02bd48f0bad684565ddf50e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga4f127cfd02bd48f0bad684565ddf50e8">GPIO_INT_BITS_ENA_DEBOUNCE</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaba3b5b3cec987a3937f9999388b9e5c1">GPIO_INT_DEBOUNCE_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:ga4f127cfd02bd48f0bad684565ddf50e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt debounce of gpio into enabled. <br /></td></tr>
<tr class="separator:ga4f127cfd02bd48f0bad684565ddf50e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890d93ea24a2d81c25478dca7fc81209"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga890d93ea24a2d81c25478dca7fc81209">GPIO_INT_BITS_DIS_DEBOUNCE</a>(bit_mask)&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga2c0e952816e5c67259a674a6010ad41c">GPIO_INT_NO_DEBOUNCE_ALL</a>&amp;(bit_mask))</td></tr>
<tr class="memdesc:ga890d93ea24a2d81c25478dca7fc81209"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bit interrupt debounce of gpio into disabled. <br /></td></tr>
<tr class="separator:ga890d93ea24a2d81c25478dca7fc81209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3eaf5c7fa6d44a27e58e65a864d8ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gaec3eaf5c7fa6d44a27e58e65a864d8ac">DEV_GPIO_INFO_SET_EXTRA_OBJECT</a>(gpio_info_ptr,  extra_info)&#160;&#160;&#160;(gpio_info_ptr)-&gt;extra = (void *)(extra_info)</td></tr>
<tr class="memdesc:gaec3eaf5c7fa6d44a27e58e65a864d8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set extra information pointer of gpio info. <br /></td></tr>
<tr class="separator:gaec3eaf5c7fa6d44a27e58e65a864d8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04d0e5061e455cf4a79b2eea7d26b4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gaf04d0e5061e455cf4a79b2eea7d26b4f">DEV_GPIO_INFO_GET_EXTRA_OBJECT</a>(gpio_info_ptr)&#160;&#160;&#160;((gpio_info_ptr)-&gt;extra)</td></tr>
<tr class="memdesc:gaf04d0e5061e455cf4a79b2eea7d26b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get extra information pointer of gpio info. <br /></td></tr>
<tr class="separator:gaf04d0e5061e455cf4a79b2eea7d26b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed07d1ee12aecd4634df70aeed4e9678"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gaed07d1ee12aecd4634df70aeed4e9678">DEV_GPIO_BITS_MTHD_POLL</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gaed07d1ee12aecd4634df70aeed4e9678"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method of all gpio bits set to poll. <br /></td></tr>
<tr class="separator:gaed07d1ee12aecd4634df70aeed4e9678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cc519090f41d765e90e0abf5a98956"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#ga88cc519090f41d765e90e0abf5a98956">DEV_GPIO_BITS_MTHD_INTERRUPT</a>&#160;&#160;&#160;(0xFFFFFFFF)</td></tr>
<tr class="memdesc:ga88cc519090f41d765e90e0abf5a98956"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method of all gpio bits set to interrupt. <br /></td></tr>
<tr class="separator:ga88cc519090f41d765e90e0abf5a98956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f184480198a34d80ea26240160facb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#ga38f184480198a34d80ea26240160facb">DEV_GPIO_BITS_MTHD_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gaed07d1ee12aecd4634df70aeed4e9678">DEV_GPIO_BITS_MTHD_POLL</a>)</td></tr>
<tr class="memdesc:ga38f184480198a34d80ea26240160facb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default method of all gpio bits should be poll for first open. <br /></td></tr>
<tr class="separator:ga38f184480198a34d80ea26240160facb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6d892ba958277a2af1358f378b11af6c"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gab250cf93325c17613311c44766920a12">dev_gpio_pin</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ga6d892ba958277a2af1358f378b11af6c">DEV_GPIO_PIN</a></td></tr>
<tr class="memdesc:ga6d892ba958277a2af1358f378b11af6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio pin defintions <br /></td></tr>
<tr class="separator:ga6d892ba958277a2af1358f378b11af6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba2c70a7841f1e445f5c3c6ad1a74ad"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gac090176f5a201bc707f545e478599e8a">dev_gpio_port</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gacba2c70a7841f1e445f5c3c6ad1a74ad">DEV_GPIO_PORT</a></td></tr>
<tr class="memdesc:gacba2c70a7841f1e445f5c3c6ad1a74ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio port defintions <br /></td></tr>
<tr class="separator:gacba2c70a7841f1e445f5c3c6ad1a74ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ce96f05f5aed30f6101586fdecb750"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaf7acf5e0cba8e4d0fea85668a51e747f">gpio_int_polarity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga58ce96f05f5aed30f6101586fdecb750">GPIO_INT_POLARITY</a></td></tr>
<tr class="memdesc:ga58ce96f05f5aed30f6101586fdecb750"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt polarity type enum. <br /></td></tr>
<tr class="separator:ga58ce96f05f5aed30f6101586fdecb750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd4a71b300b56dcf96373a00fd03e02"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio__int__cfg.html">dev_gpio_int_cfg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga3cd4a71b300b56dcf96373a00fd03e02">DEV_GPIO_INT_CFG</a></td></tr>
<tr class="memdesc:ga3cd4a71b300b56dcf96373a00fd03e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO interrupt configuration. <br /></td></tr>
<tr class="separator:ga3cd4a71b300b56dcf96373a00fd03e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29546541d780a9b4f7c1bf3c8f1f47d"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio__int__cfg.html">dev_gpio_int_cfg</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_GPIO_INT_CFG_PTR</b></td></tr>
<tr class="separator:gab29546541d780a9b4f7c1bf3c8f1f47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63a55aa4fd71c10bcb4f7d3dc5ea11f"><td class="memItemLeft" align="right" valign="top">
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gad63a55aa4fd71c10bcb4f7d3dc5ea11f">DEV_GPIO_HANDLER</a>) (void *ptr)</td></tr>
<tr class="memdesc:gad63a55aa4fd71c10bcb4f7d3dc5ea11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO interrupt handler or Interrupt Service Routine(ISR) <br /></td></tr>
<tr class="separator:gad63a55aa4fd71c10bcb4f7d3dc5ea11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620e465b53c10b6718d12fdc29e963b8"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio__bit__isr.html">dev_gpio_bit_isr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga620e465b53c10b6718d12fdc29e963b8">DEV_GPIO_BIT_ISR</a></td></tr>
<tr class="memdesc:ga620e465b53c10b6718d12fdc29e963b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt handler for each port bit <br /></td></tr>
<tr class="separator:ga620e465b53c10b6718d12fdc29e963b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e1936a47c3b3d9b4de03fb7c93ed74"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio__bit__isr.html">dev_gpio_bit_isr</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_GPIO_BIT_ISR_PTR</b></td></tr>
<tr class="separator:gaa3e1936a47c3b3d9b4de03fb7c93ed74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e9eab1a73f62b5d21cc109b19d5db9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdev__gpio__info.html">dev_gpio_info</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#ga87e9eab1a73f62b5d21cc109b19d5db9">DEV_GPIO_INFO</a></td></tr>
<tr class="memdesc:ga87e9eab1a73f62b5d21cc109b19d5db9"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio information struct definition  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#ga87e9eab1a73f62b5d21cc109b19d5db9">More...</a><br /></td></tr>
<tr class="separator:ga87e9eab1a73f62b5d21cc109b19d5db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd33c433a241a5332253dbe1d2bb6d66"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio__info.html">dev_gpio_info</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_GPIO_INFO_PTR</b></td></tr>
<tr class="separator:gafd33c433a241a5332253dbe1d2bb6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39bda9a6b6726d0ccccc7b4742d9d27"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structdev__gpio.html">dev_gpio</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gab39bda9a6b6726d0ccccc7b4742d9d27">DEV_GPIO</a></td></tr>
<tr class="memdesc:gab39bda9a6b6726d0ccccc7b4742d9d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio device interface definition  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___d_e_v_s_t_r_u_c_t.html#gab39bda9a6b6726d0ccccc7b4742d9d27">More...</a><br /></td></tr>
<tr class="separator:gab39bda9a6b6726d0ccccc7b4742d9d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f24acdf1f85cb06e332306fb6d29bc"><td class="memItemLeft" align="right" valign="top">
typedef struct <a class="el" href="structdev__gpio.html">dev_gpio</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_GPIO_PTR</b></td></tr>
<tr class="separator:gae0f24acdf1f85cb06e332306fb6d29bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gab250cf93325c17613311c44766920a12"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gab250cf93325c17613311c44766920a12">dev_gpio_pin</a> { <br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ac319c4aff8e3c3fb37366ae5c71743e8">DEV_GPIO_PIN_0</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ae1ddf5e654dd6de64d83225e9f6e12a2">DEV_GPIO_PIN_1</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ab8ca9087d6a2e054eb2c2d05ec2773f9">DEV_GPIO_PIN_2</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a52a3cf2293beb7af692489d60fd7cc95">DEV_GPIO_PIN_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ae26c6f9562340ecacc1d2df9fe10cfdc">DEV_GPIO_PIN_4</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a2bbcf90cb8d932a57d98716a820a1a39">DEV_GPIO_PIN_5</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ac5cd03c56bbfbda6c8763e0ec1b9f8c7">DEV_GPIO_PIN_6</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a4aa6dacee3839896256f86720d15ce0d">DEV_GPIO_PIN_7</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12aa1bb840716cf78f94b6be4ea66cd27f7">DEV_GPIO_PIN_8</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ab754eec888d2034b251abc0e1bbcffeb">DEV_GPIO_PIN_9</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ab3767da9ed7bba7d7e68da924bacb0b6">DEV_GPIO_PIN_10</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a6c382341f63a20d341485cf688de8f1f">DEV_GPIO_PIN_11</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12ac085ab34c235b596edaa0a87f72abed0">DEV_GPIO_PIN_12</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a87f11e8d17729d5a776a3b76078733c0">DEV_GPIO_PIN_13</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a071f1e284fa9de9b2da659bf6c0c7cd5">DEV_GPIO_PIN_14</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a81a31a3812eb60119caeebd71935de47">DEV_GPIO_PIN_15</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a799ed53aaa4479a90ac3d0544ae06a23">DEV_GPIO_PIN_16</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a2a5f2e067b0bdcaef3fc91fe4acb35c0">DEV_GPIO_PIN_17</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12aaaa46c1d4bed47eb5644b1fedca0993c">DEV_GPIO_PIN_18</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a49177db79f5f006836d7890a39d6d774">DEV_GPIO_PIN_19</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a9c2458e889b5fea9a667380c281a01b1">DEV_GPIO_PIN_20</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12adc0857948f5ab7c92b0401f4a796fa56">DEV_GPIO_PIN_21</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a7f7a54d90e0b71cdab1142fb6dfc2337">DEV_GPIO_PIN_22</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a921df87a39457e5ed92977a6c3e0e197">DEV_GPIO_PIN_23</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a30a59d1ceb203527dc15a279cbb5538b">DEV_GPIO_PIN_24</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12abd65884d3707430adbd3ff9e374b2139">DEV_GPIO_PIN_25</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a66e263e3926b6164b7c506b0840ce15e">DEV_GPIO_PIN_26</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a15ec0e3d0d0df7b6e68273480b39c633">DEV_GPIO_PIN_27</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a7dda2df7dddaea04646423d7e0b5c625">DEV_GPIO_PIN_28</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a8c2b0b0b5bf0b2c713dc6140a2650099">DEV_GPIO_PIN_29</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a0abf184e2b9d3cc54a7fa2d3ff9a15d2">DEV_GPIO_PIN_30</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a73c36d770967967cbe149df681adc1ba">DEV_GPIO_PIN_31</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggab250cf93325c17613311c44766920a12a16df4617a020c44a7e883baf8cea7b01">DEV_GPIO_PIN_NC</a> = 0xFFFFFFFF
<br />
 }<tr class="memdesc:gab250cf93325c17613311c44766920a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio pin defintions  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gab250cf93325c17613311c44766920a12">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gab250cf93325c17613311c44766920a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac090176f5a201bc707f545e478599e8a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gac090176f5a201bc707f545e478599e8a">dev_gpio_port</a> { <br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa72446ff2344369d027950fdac3d2a228">DEV_GPIO_PORT_0</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aaadc17ebf61a90a5822d80e2cd045ee22">DEV_GPIO_PORT_1</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa69b0dfa027a189d1ac30c04661678559">DEV_GPIO_PORT_2</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aab5b20bcade81c600d37ead3ff65b0c35">DEV_GPIO_PORT_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa4f25e9039c1103a6aabe1c27eebfe6a0">DEV_GPIO_PORT_4</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa71094464f73c7c72d5a49c8466152b2c">DEV_GPIO_PORT_5</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa27336423079ac5bf24ad490031496aeb">DEV_GPIO_PORT_6</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa75a7225630f0ab5f593a7a5c1360547c">DEV_GPIO_PORT_7</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa4894081e4d7b9ab7b99f9a36d5100223">DEV_GPIO_PORT_8</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa561e36bb38fb95f1050bb7b70e532c24">DEV_GPIO_PORT_9</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa8d6618fa02104a1824c11c99848312aa">DEV_GPIO_PORT_10</a>, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa6601c97c399ff793e35459b4eee158b3">DEV_GPIO_PORT_A</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aacd5810cf1f20b884f187dc90bd0cfe3e">DEV_GPIO_PORT_B</a> = 1, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aab87602402daaffb1449875e6d75329f0">DEV_GPIO_PORT_C</a> = 2, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aafb32ba20afbc950d62b5f2e55c205186">DEV_GPIO_PORT_D</a> = 3, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa9131d5101d1b4f78e5c1e4df50bb0466">DEV_GPIO_PORT_E</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aac3f3d373fedc15c7ad25b6dc4eca44f0">DEV_GPIO_PORT_F</a> = 5, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa61dae67758205a921a8a4ebd0eb6c76f">DEV_GPIO_PORT_G</a> = 6, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa2b09be8fb5df3cfba863fd1e8d5713e9">DEV_GPIO_PORT_H</a> = 7, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa38f8039b678a9763653af86349d8ec4f">DEV_GPIO_PORT_I</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa09a12bd696c8e5e991e5e10535c13632">DEV_GPIO_PORT_J</a> = 9, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aa2517e00a840b7806ddaaf6922cea74c7">DEV_GPIO_PORT_K</a> = 10, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#ggac090176f5a201bc707f545e478599e8aaa3fdf40e9267c25f2835932e0f40df83">DEV_GPIO_PORT_NC</a> = 0xFFFFFFFF
<br />
 }<tr class="memdesc:gac090176f5a201bc707f545e478599e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">gpio port defintions  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___p_i_n_d_e_f.html#gac090176f5a201bc707f545e478599e8a">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gac090176f5a201bc707f545e478599e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7acf5e0cba8e4d0fea85668a51e747f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaf7acf5e0cba8e4d0fea85668a51e747f">gpio_int_polarity</a> { <br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fac05bf506d475a58b45649c05c7448d7a">GPIO_INT_ACTIVE_LOW</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa3b03ffd1c638cd0bc6a0074e4b9b9d58">GPIO_INT_FALLING_EDGE</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747faffb4e64179063c63edb6e9ee78f6f075">GPIO_INT_ACTIVE_HIGH</a> = 1, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa972a50f714b96ed7a41f9e5ee734ed9e">GPIO_INT_RISING_EDGE</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747faba4811b0bbe2fe6a60641961df5b8e19">GPIO_INT_ACTIVE_LOW_ALL</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa35b1957a6688067545c9f1134bddc45b">GPIO_INT_FALLING_EDGE_ALL</a> = 0, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fa31944f1136e77883ead79055e60ff5f1">GPIO_INT_ACTIVE_HIGH_ALL</a> = 0XFFFFFFFF, 
<a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ggaf7acf5e0cba8e4d0fea85668a51e747fadba09c91f686ef5ae7289fc16f49d33f">GPIO_INT_RISING_EDGE_ALL</a> = 0XFFFFFFFF
<br />
 }<tr class="memdesc:gaf7acf5e0cba8e4d0fea85668a51e747f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Interrupt polarity type enum.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#gaf7acf5e0cba8e4d0fea85668a51e747f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf7acf5e0cba8e4d0fea85668a51e747f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa3ed54c8ec11f3ae9033d93c86e21c72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structdev__gpio.html">DEV_GPIO_PTR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o.html#gaa3ed54c8ec11f3ae9033d93c86e21c72">gpio_get_dev</a> (int32_t gpio_id)</td></tr>
<tr class="memdesc:gaa3ed54c8ec11f3ae9033d93c86e21c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">get an <a class="el" href="structdev__gpio.html">gpio device</a> by gpio device id.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o.html#gaa3ed54c8ec11f3ae9033d93c86e21c72">More...</a><br /></td></tr>
<tr class="separator:gaa3ed54c8ec11f3ae9033d93c86e21c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga25fcd68b3e78f18559a32d0bacd9bcb1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga3cd4a71b300b56dcf96373a00fd03e02">DEV_GPIO_INT_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga25fcd68b3e78f18559a32d0bacd9bcb1">gpio_int_cfg_default</a></td></tr>
<tr class="memdesc:ga25fcd68b3e78f18559a32d0bacd9bcb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default interrupt configuration for all gpio bits.  <a href="group___d_e_v_i_c_e___h_a_l___g_p_i_o___i_n_t___c_f_g___s_e_t.html#ga25fcd68b3e78f18559a32d0bacd9bcb1">More...</a><br /></td></tr>
<tr class="separator:ga25fcd68b3e78f18559a32d0bacd9bcb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>gpio device hardware layer definitions </p>
<p>Provide common definitions for gpio device, then the software developer can develop gpio driver following these definitions, and the applications can directly call this definition to realize functions </p>

<p>Definition in file <a class="el" href="dev__gpio_8h_source.html">dev_gpio.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_820b2b9dd608784780e51ab49715a98b.html">device</a></li><li class="navelem"><a class="el" href="dir_186dbe9c673f504ebc67eaaff66f4d3d.html">ip</a></li><li class="navelem"><a class="el" href="dir_886e19c93bc421eeee55883ae0f2226b.html">ip_hal</a></li><li class="navelem"><a class="el" href="dir_4a6d3e42e51f7adfbe892d824faa7d28.html">inc</a></li><li class="navelem"><a class="el" href="dev__gpio_8h.html">dev_gpio.h</a></li>
    <li class="footer">Generated on Fri Apr 27 2018 03:33:51 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
