# Digital Circuits and Systems - Syllabus

**Instructor:**  
Kun-Chih (Jimmy) Chen 陳坤志  
**Email:** [kcchen@nycu.edu.tw](mailto:kcchen@nycu.edu.tw)  
**Institute:** National Yang Ming Chiao Tung University, Institute of Electronics  

## Prerequisites
- Computer Programming (C or C++)  
- Logic Design (recommended, but not necessary)  

## Grading
- **Homework/Lab:** 30%  
- **Final Project:** 30%  
- **Midterm Exam:** 15%  
- **Final Exam (including online test):** 25%  

## Textbook and References
- **Recommended (not required):**  
  - David C. Black, Jack Donovan, Bill Bunton, Anna Keist, *“SystemC: From the Ground Up”*, Springer, 2010.  
  - M. Morris R. Mano, Michael D. Ciletti, *“Digital Design: With an Introduction to Verilog HDL, VHDL, and SystemVerilog”*, 6th Edition, Pearson, 2019.  

## Course Objectives
- Understand the front-end digital IC design flow.  
- Master SystemC for verification at arbitrary levels.  
- Master Verilog-HDL for RTL design and verification.  
- Understand digital IC design metrics.  
- Evaluate digital systems using Platform Architect.  

## Schedule
| Week | Date       | Topic                                   |
|------|------------|-----------------------------------------|
| 1    | 2/20, 22   | Introduction and syllabus              |
| 2    | 2/27, 29   | Basic SystemC                          |
| 3    | 3/5, 7     | SystemC: Module description            | 
| 4    | 3/12, 14   | SystemC: Interface and channel         |
| 5    | 3/19, 21   | Verilog-HDL: Verilog Overview          | 
| 6    | 3/26, 28   | Verilog-HDL: Combinational Logic       | 
| 7    | 4/2, 4/4   | Verilog-HDL: Sequential Logic (Spring Break on 4/4) | 
| 8    | 4/9, 11    | Midterm Exam                           | 
| 9    | 4/16, 18   | Verilog-HDL: Testbench                 |
| 10   | 4/23, 25   | Synthesis and Gate-level Simulation    | 
| 11   | 4/30, 5/2  | Synthesis and Gate-level Simulation    | 
| 12   | 5/7, 9     | Single-cycle and Pipeline MIPS Processor | 
| 13   | 5/14, 16   | MIPS Processor & Static Timing Analysis | 
| 14   | 5/21, 23   | FPGA Verification (Lab)                |
| 15   | 5/28, 30   | Final Exam                             |
| 16   | 6/4, 6     | Online Test                            | 
| 17   | -          | Final Report/Submission                | 
