

Implementation tool: Xilinx Vivado v.2013.4
Device target:       xc7z020clg484-1
Report date:         Wed Mar 12 09:52:46 GMT 2014

#=== Resource usage ===
SLICE:          513
LUT:           1486
FF:             846
DSP:             12
BRAM:             0
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved:    8.447
Timing met
