# Cyclone V Nios II
Nios II RISC-V embedded processor implementation for DE0-CV (Cyclone V)
## Used IPs
- Nios II Processor
- Clock Bridge
- Reset Bridge
- On Chip Memory Intel FPGA IP
- JTAG UART Intel FPGA IP
- PIO (Paraller I/O) Intel FPGA IP
## Requirements
https://www.terasic.com.tw/wiki/Getting_Start_Install_Eclipse_IDE_into_Nios_EDS</br>
Requires configuring nios2eds to create/build firmware for Nios II processor.
## Reference
- Nios II Hello World tutorial</br>
https://www.intel.com/content/dam/support/us/en/programmable/support-resources/fpga-wiki/asset02/nios-ii-hello-world-a10.pdf
