Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 05:09:04 2023
| Host         : FLASH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              85 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           13 |
| Yes          | No                    | No                     |              70 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                  Enable Signal                  |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  xclk_OBUF_BUFG             |                                                 | display/vga_control/VS0                    |                1 |              1 |         1.00 |
|  xclk_OBUF_BUFG             |                                                 | display/vga_control/HS0                    |                1 |              1 |         1.00 |
|  xclk_OBUF_BUFG             | display/vga_control/hcounter_reg[6]_0           | display/vga_control/vcounter[10]_i_1_n_0   |                1 |              2 |         2.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/FSM_return_state[3]_i_1_n_0 |                                            |                1 |              4 |         4.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/FSM_state[3]_i_1_n_0        |                                            |                2 |              4 |         2.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/byte_index[3]_i_1_n_0       |                                            |                1 |              4 |         4.00 |
|  pclk_IBUF_BUFG             |                                                 |                                            |                2 |              4 |         2.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/rom1/ready_reg                    | cam/camConfig/config_1/timer[17]_i_1_n_0   |                3 |              7 |         2.33 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/tx_byte[7]_i_1_n_0          |                                            |                4 |              8 |         2.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/rom1/ready_reg_0                  | cam/camConfig/config_1/rom_addr[0]_i_1_n_0 |                2 |              8 |         4.00 |
|  pclk_IBUF_BUFG             | cam/camCapture/firstHalfPixel_0                 | cam/camCapture/firstHalfPixel[7]_i_1_n_0   |                3 |              8 |         2.67 |
|  xclk_OBUF_BUFG             | display/vga_control/hcounter_reg[6]_0           |                                            |                4 |              9 |         2.25 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/timer[8]_i_1_n_0            |                                            |                3 |              9 |         3.00 |
|  pclk_IBUF_BUFG             | cam/camCapture/E[0]                             | cam/camCapture/SR[0]                       |                3 |              9 |         3.00 |
|  pclk_IBUF_BUFG             | cam/camCapture/hIdx                             | cam/camCapture/hIdx[9]_i_1_n_0             |                4 |             10 |         2.50 |
|  xclk_OBUF_BUFG             |                                                 | display/vga_control/hcounter[10]_i_1_n_0   |                4 |             11 |         2.75 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/latched_data_1              |                                            |                4 |             16 |         4.00 |
|  xclk_OBUF_BUFG             | cam/camConfig/rom1/E[0]                         |                                            |                2 |             16 |         8.00 |
|  cam/camCapture/pixel_valid |                                                 |                                            |                4 |             16 |         4.00 |
|  xclk_OBUF_BUFG             |                                                 |                                            |               10 |             17 |         1.70 |
|  clkDiv2/clk25_output_reg_0 |                                                 |                                            |                9 |             22 |         2.44 |
|  xclk_OBUF_BUFG             | cam/camConfig/SCCB1/timer[8]_i_1_n_0            | cam/camConfig/SCCB1/timer[31]_i_1__0_n_0   |                6 |             23 |         3.83 |
|  xclk_OBUF_BUFG             | cam/camConfig/rom1/ready_reg                    | cam/camConfig/rom1/FSM_state_reg[0]        |                8 |             24 |         3.00 |
|  clkMain_IBUF_BUFG          |                                                 |                                            |               13 |             26 |         2.00 |
|  clkMain_IBUF_BUFG          |                                                 | clkDiv2/counter[0]_i_1_n_0                 |                7 |             26 |         3.71 |
+-----------------------------+-------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


