csl_enum ah {
	qu = 85,
	wy = 62,
	cf = 61,
	pg = 47
};
csl_enum hb {
	ci = 82,
	tx = 69,
	im = 67,
	sb = 94,
	bx = 51,
	iu = 25,
	bp = 76,
	hm = 7
};
csl_enum qy {
	qs,
	ij,
	pf,
	jr,
	mb,
	bt,
	cd,
	dy,
	bn,
	lt,
	oo
};
csl_isa_instruction_format lt{
    lt( ){
     set_width( 5);
     generate_decoder( pfkqpe);
  }
}
;
csl_isa ed{
    ed( ){
     set_decoder_name( "jw");
     set_decoder_out_name_prefix( "hy");
     set_decoder_out_name_suffix( "lv");
     generate_decoder( pfkqpefl);
     print( isa.txt);
  }
}
;
csl_fifo wf{
   wf( ){
     add_logic( programable_depth, 2);
     set_physical_implementation( FFA);
     add_logic( parallel_output, all);
     add_logic( parallel_input, all);
     add_logic( wr_words, 8);
  }
}
;
csl_memory_map_page mt{
    mt( ){
     add_address_range( 1, 3);
     set_address_increment( 3);
     set_next_address( 8);
     get_next_address( );
     set_access_rights( access_read, none);
     set_data_word_width( 9);
     set_aligment( 6);
     get_endianess( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page su{
  mt ix;
  mt ch;
  mt om;
    su( ){
     add_address_range( 8, 6);
     get_address_increment( );
     get_next_address( );
     set_access_rights( access_write, access_write);
     add( wf, "xi");
     get_lower_bound( );
     get_data_word_wodth( );
     set_endianess( little_endianbig_endian);
     get_endianess( );
     set_symbol_max_lenght( );
     get_symbol_lenght( );
  }
}
;
csl_memory_map_page aw{
    aw( ){
     set_address_increment( 5);
     get_address_increment( );
     get_next_address( );
     add_reserved_address_range( 8, 2);
     set_aligment( 4);
  }
}
;
csl_memory_map sl{
  su uv;
  aw ku;
  mt mm;
  su ip;
  aw ij;
  su qx;
  aw mr;
    sl( ){
     auto_gen_memory_map( );
     set_top_unit( pfkqpefl);
     set_type( flat);
su.set_access_rights_enum( mtsu); 
     set_data_word_width( 9);
     get_data_word_width( );
     set_suffix( nh);
  }
}
;
csl_register fu{
    fu( ){
     set_width( 9);
     constant( 8);
     add_logic( neg_output);
     add_logic( serial_input);
     add_logic( wr_en);
     set_lock_enable_bit( 1);
     get_lock_enable_bit( );
     set_count_amount( 3);
     set_start_value( 68);
     stop_at_end_value( );
  }
}
;
csl_register dh{
    dh( ){
     create_rtl_module( );
  }
}
;
