Timing Analyzer report for Microcomputer
Sat Mar 20 09:41:51 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cpuClock'
 14. Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'
 15. Slow 1200mV 85C Model Setup: 'BRG:brg2|baud_clk'
 16. Slow 1200mV 85C Model Setup: 'BRG:brg1|baud_clk'
 17. Slow 1200mV 85C Model Setup: 'BRG:brg3|baud_clk'
 18. Slow 1200mV 85C Model Setup: 'BRG:brg4|baud_clk'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'
 21. Slow 1200mV 85C Model Hold: 'BRG:brg1|baud_clk'
 22. Slow 1200mV 85C Model Hold: 'BRG:brg2|baud_clk'
 23. Slow 1200mV 85C Model Hold: 'cpuClock'
 24. Slow 1200mV 85C Model Hold: 'BRG:brg3|baud_clk'
 25. Slow 1200mV 85C Model Hold: 'BRG:brg4|baud_clk'
 26. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Recovery: 'BRG:brg4|baud_clk'
 28. Slow 1200mV 85C Model Recovery: 'BRG:brg2|baud_clk'
 29. Slow 1200mV 85C Model Recovery: 'BRG:brg1|baud_clk'
 30. Slow 1200mV 85C Model Recovery: 'BRG:brg3|baud_clk'
 31. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 85C Model Removal: 'BRG:brg3|baud_clk'
 33. Slow 1200mV 85C Model Removal: 'BRG:brg2|baud_clk'
 34. Slow 1200mV 85C Model Removal: 'BRG:brg1|baud_clk'
 35. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 36. Slow 1200mV 85C Model Removal: 'BRG:brg4|baud_clk'
 37. Slow 1200mV 85C Model Metastability Summary
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'cpuClock'
 45. Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 46. Slow 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'
 47. Slow 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'
 48. Slow 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'
 49. Slow 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'
 50. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 52. Slow 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'
 53. Slow 1200mV 0C Model Hold: 'cpuClock'
 54. Slow 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'
 57. Slow 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'
 58. Slow 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'
 59. Slow 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'
 60. Slow 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'
 61. Slow 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'
 62. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'
 64. Slow 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'
 65. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'
 67. Slow 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'
 68. Slow 1200mV 0C Model Metastability Summary
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'cpuClock'
 75. Fast 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'
 76. Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 77. Fast 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'
 78. Fast 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'
 79. Fast 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 82. Fast 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'
 83. Fast 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'
 84. Fast 1200mV 0C Model Hold: 'cpuClock'
 85. Fast 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'
 86. Fast 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'
 87. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 88. Fast 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'
 89. Fast 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'
 90. Fast 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'
 91. Fast 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'
 94. Fast 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'
 95. Fast 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'
 96. Fast 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'
 97. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Metastability Summary
 99. Multicorner Timing Analysis Summary
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths Summary
112. Clock Status Summary
113. Unconstrained Input Ports
114. Unconstrained Output Ports
115. Unconstrained Input Ports
116. Unconstrained Output Ports
117. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.9%      ;
;     Processor 3            ;   6.7%      ;
;     Processor 4            ;   6.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Microcomputer.sdc ; OK     ; Sat Mar 20 09:41:46 2021 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; BRG:brg1|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg1|baud_clk }   ;
; BRG:brg2|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg2|baud_clk }   ;
; BRG:brg3|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg3|baud_clk }   ;
; BRG:brg4|baud_clk   ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { BRG:brg4|baud_clk }   ;
; cpuClock            ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cpuClock }            ;
; T80s:cpu1|IORQ_n    ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { T80s:cpu1|IORQ_n }    ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 66.62 MHz  ; 66.62 MHz       ; cpuClock            ;      ;
; 100.85 MHz ; 100.85 MHz      ; altera_reserved_tck ;      ;
; 137.85 MHz ; 137.85 MHz      ; T80s:cpu1|IORQ_n    ;      ;
; 189.04 MHz ; 189.04 MHz      ; BRG:brg3|baud_clk   ;      ;
; 216.92 MHz ; 216.92 MHz      ; BRG:brg1|baud_clk   ;      ;
; 218.2 MHz  ; 218.2 MHz       ; BRG:brg4|baud_clk   ;      ;
; 221.04 MHz ; 221.04 MHz      ; BRG:brg2|baud_clk   ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary           ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; cpuClock            ; -14.011 ; -3752.282     ;
; T80s:cpu1|IORQ_n    ; -6.254  ; -450.261      ;
; BRG:brg2|baud_clk   ; -5.355  ; -225.116      ;
; BRG:brg1|baud_clk   ; -5.313  ; -215.126      ;
; BRG:brg3|baud_clk   ; -5.072  ; -207.328      ;
; BRG:brg4|baud_clk   ; -5.037  ; -206.233      ;
; altera_reserved_tck ; 45.042  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.645 ; -21.193       ;
; BRG:brg1|baud_clk   ; 0.411  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.427  ; 0.000         ;
; cpuClock            ; 0.435  ; 0.000         ;
; BRG:brg3|baud_clk   ; 0.456  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.456  ; 0.000         ;
; altera_reserved_tck ; 0.456  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg4|baud_clk   ; -5.043 ; -135.585      ;
; BRG:brg2|baud_clk   ; -5.012 ; -132.976      ;
; BRG:brg1|baud_clk   ; -4.951 ; -132.535      ;
; BRG:brg3|baud_clk   ; -4.602 ; -123.591      ;
; altera_reserved_tck ; 96.034 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg3|baud_clk   ; 1.049 ; 0.000         ;
; BRG:brg2|baud_clk   ; 1.150 ; 0.000         ;
; BRG:brg1|baud_clk   ; 1.337 ; 0.000         ;
; altera_reserved_tck ; 1.346 ; 0.000         ;
; BRG:brg4|baud_clk   ; 1.441 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; T80s:cpu1|IORQ_n    ; -3.201 ; -459.940           ;
; BRG:brg1|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg2|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg3|baud_clk   ; -3.201 ; -83.953            ;
; BRG:brg4|baud_clk   ; -3.201 ; -83.953            ;
; cpuClock            ; -1.487 ; -524.911           ;
; altera_reserved_tck ; 49.411 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cpuClock'                                                                                                                ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.011 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.367     ;
; -13.920 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 15.254     ;
; -13.880 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 15.214     ;
; -13.855 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.367      ; 15.223     ;
; -13.812 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 15.151     ;
; -13.776 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.380      ; 15.157     ;
; -13.764 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 15.110     ;
; -13.756 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 15.111     ;
; -13.753 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.410      ; 15.164     ;
; -13.741 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.415      ; 15.157     ;
; -13.733 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 15.089     ;
; -13.724 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 15.070     ;
; -13.717 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.367      ; 15.085     ;
; -13.708 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.350      ; 15.059     ;
; -13.693 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 15.089     ;
; -13.685 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.358      ; 15.044     ;
; -13.683 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 15.022     ;
; -13.677 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.410      ; 15.088     ;
; -13.662 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 15.051     ;
; -13.656 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.350      ; 15.007     ;
; -13.650 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 15.044     ;
; -13.645 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.358      ; 15.004     ;
; -13.642 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.976     ;
; -13.635 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.368      ; 15.004     ;
; -13.626 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.972     ;
; -13.622 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 15.011     ;
; -13.610 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 15.004     ;
; -13.602 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.976     ;
; -13.602 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.936     ;
; -13.600 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 14.967     ;
; -13.597 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.408      ; 15.006     ;
; -13.587 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.368      ; 14.956     ;
; -13.586 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 14.975     ;
; -13.581 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.419      ; 15.001     ;
; -13.578 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.924     ;
; -13.577 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.941     ;
; -13.575 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.914     ;
; -13.565 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 14.921     ;
; -13.562 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.936     ;
; -13.559 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.376     ; 12.184     ;
; -13.554 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 14.948     ;
; -13.552 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.353      ; 14.906     ;
; -13.552 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 14.915     ;
; -13.547 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 14.919     ;
; -13.545 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.408      ; 14.954     ;
; -13.544 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.346      ; 14.891     ;
; -13.542 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.398      ; 14.941     ;
; -13.538 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 14.927     ;
; -13.534 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.873     ;
; -13.531 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.364      ; 14.896     ;
; -13.527 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.350      ; 14.878     ;
; -13.526 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 14.922     ;
; -13.522 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.384      ; 14.907     ;
; -13.521 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.379      ; 14.901     ;
; -13.518 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.350      ; 14.869     ;
; -13.511 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.406      ; 14.918     ;
; -13.508 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 14.860     ;
; -13.506 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 14.893     ;
; -13.504 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 14.900     ;
; -13.503 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.408      ; 14.912     ;
; -13.498 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.409      ; 14.908     ;
; -13.496 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.346      ; 14.843     ;
; -13.496 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.346      ; 14.843     ;
; -13.494 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 14.890     ;
; -13.494 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.378      ; 14.873     ;
; -13.490 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.407      ; 14.898     ;
; -13.490 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.397      ; 14.888     ;
; -13.487 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 14.843     ;
; -13.486 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.414      ; 14.901     ;
; -13.482 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 14.878     ;
; -13.478 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.354      ; 14.833     ;
; -13.478 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.393      ; 14.872     ;
; -13.474 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.333      ; 14.808     ;
; -13.473 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.375      ; 14.849     ;
; -13.472 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.398     ; 12.075     ;
; -13.470 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.398     ; 12.073     ;
; -13.462 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 14.829     ;
; -13.460 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[4]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.159     ; 12.302     ;
; -13.458 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 14.845     ;
; -13.456 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.349      ; 14.806     ;
; -13.456 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.346      ; 14.803     ;
; -13.454 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 14.841     ;
; -13.451 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.390      ; 14.842     ;
; -13.450 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.405      ; 14.856     ;
; -13.449 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 14.821     ;
; -13.448 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.368      ; 14.817     ;
; -13.448 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.363      ; 14.812     ;
; -13.447 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.821     ;
; -13.445 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.395      ; 14.841     ;
; -13.443 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.397      ; 14.841     ;
; -13.440 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.783     ;
; -13.439 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.384      ; 14.824     ;
; -13.439 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.430      ; 14.870     ;
; -13.438 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.394      ; 14.833     ;
; -13.438 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.410      ; 14.849     ;
; -13.436 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 14.788     ;
; -13.435 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.809     ;
; -13.432 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.387      ; 14.820     ;
; -13.432 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[1]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.159     ; 12.274     ;
; -13.431 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.362      ; 14.794     ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.254 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.866     ; 6.389      ;
; -6.238 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.701     ; 6.538      ;
; -5.671 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.848     ; 5.824      ;
; -5.625 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.865     ; 5.761      ;
; -5.614 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.848     ; 5.767      ;
; -5.215 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.807     ; 5.409      ;
; -5.196 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.806     ; 5.391      ;
; -5.139 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.225     ; 5.962      ;
; -4.941 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 5.394      ;
; -4.941 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 5.394      ;
; -4.921 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.863     ; 5.059      ;
; -4.899 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 5.351      ;
; -4.882 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.863     ; 5.020      ;
; -4.848 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 5.149      ;
; -4.759 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.845     ; 4.915      ;
; -4.735 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.547     ; 5.189      ;
; -4.664 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.865     ; 4.800      ;
; -4.657 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.815     ; 4.843      ;
; -4.634 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.846     ; 4.789      ;
; -4.613 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.914      ;
; -4.580 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.864     ; 4.717      ;
; -4.571 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.845     ; 4.727      ;
; -4.552 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.845     ; 4.708      ;
; -4.517 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.845     ; 4.673      ;
; -4.493 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.815     ; 4.679      ;
; -4.489 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.815     ; 4.675      ;
; -4.488 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.815     ; 4.674      ;
; -4.482 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.845     ; 4.638      ;
; -4.461 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.913      ;
; -4.460 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.912      ;
; -4.459 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.911      ;
; -4.402 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.855      ;
; -4.308 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.818      ;
; -4.308 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.818      ;
; -4.262 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.057     ; 5.253      ;
; -4.191 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.865     ; 4.327      ;
; -4.188 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.489      ;
; -4.165 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.225     ; 4.988      ;
; -4.155 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.865     ; 4.291      ;
; -4.149 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.450      ;
; -4.147 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.208     ; 4.987      ;
; -4.139 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.848     ; 4.292      ;
; -4.137 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.848     ; 4.290      ;
; -4.121 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.057     ; 5.112      ;
; -4.111 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.057     ; 5.102      ;
; -4.066 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.530     ; 4.537      ;
; -4.024 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.325      ;
; -4.023 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.324      ;
; -4.005 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.208     ; 4.845      ;
; -3.989 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.700     ; 4.290      ;
; -3.985 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.495      ;
; -3.985 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.495      ;
; -3.981 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.225     ; 4.804      ;
; -3.976 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.225     ; 4.799      ;
; -3.958 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.530     ; 4.429      ;
; -3.914 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.181     ; 4.781      ;
; -3.914 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.530     ; 4.385      ;
; -3.907 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.359      ;
; -3.906 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.181     ; 4.773      ;
; -3.906 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.358      ;
; -3.905 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.357      ;
; -3.889 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.362      ;
; -3.888 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.361      ;
; -3.887 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.360      ;
; -3.885 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.547     ; 4.339      ;
; -3.883 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.356      ;
; -3.852 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.057     ; 4.843      ;
; -3.840 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.293      ;
; -3.840 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.293      ;
; -3.834 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.344      ;
; -3.834 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.491     ; 4.344      ;
; -3.819 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.181     ; 4.686      ;
; -3.806 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.530     ; 4.277      ;
; -3.805 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.305      ;
; -3.802 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.302      ;
; -3.802 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.302      ;
; -3.798 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.250      ;
; -3.796 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.415      ;
; -3.796 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.415      ;
; -3.795 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.414      ;
; -3.794 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.413      ;
; -3.793 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.412      ;
; -3.792 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.382     ; 4.411      ;
; -3.783 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.236      ;
; -3.783 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.236      ;
; -3.781 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.254      ;
; -3.780 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.253      ;
; -3.779 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.252      ;
; -3.778 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.225     ; 4.601      ;
; -3.775 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.528     ; 4.248      ;
; -3.764 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.548     ; 4.217      ;
; -3.761 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.530     ; 4.232      ;
; -3.755 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.255      ;
; -3.752 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.252      ;
; -3.752 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.252      ;
; -3.741 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.549     ; 4.193      ;
; -3.718 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.218      ;
; -3.715 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.215      ;
; -3.715 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.501     ; 4.215      ;
; -3.708 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.057     ; 4.699      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.355 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 5.015      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.307 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.841     ; 4.967      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -5.119 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.564      ;
; -4.986 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.820      ; 6.354      ;
; -4.986 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.826      ; 6.360      ;
; -4.986 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.820      ; 6.354      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.806 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.416      ; 5.723      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.791 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.236      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.789 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.448      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.746 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.667      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.741 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 4.400      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.725 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.647      ;
; -4.710 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.631      ;
; -4.708 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 3.153      ;
; -4.664 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.585      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.442     ; 4.709      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.442     ; 4.709      ;
; -4.602 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.436     ; 4.714      ;
; -4.583 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.442     ; 4.689      ;
; -4.583 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.436     ; 4.695      ;
; -4.583 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.442     ; 4.689      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.451 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.106      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.403 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.846     ; 4.058      ;
; -4.393 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[0]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 2.838      ;
; -4.392 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 2.837      ;
; -4.392 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[2]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 2.837      ;
; -4.390 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[3]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 2.835      ;
; -4.207 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.556     ; 2.652      ;
; -4.051 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.645      ; 6.244      ;
; -4.051 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.645      ; 6.244      ;
; -4.050 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.651      ; 6.249      ;
; -4.012 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.645      ; 6.205      ;
; -4.012 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.651      ; 6.211      ;
; -4.012 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.645      ; 6.205      ;
; -3.995 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.872      ; 6.415      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.313 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.131      ; 6.992      ;
; -5.313 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.137      ; 6.998      ;
; -5.313 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.131      ; 6.992      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -5.042 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.657     ; 3.386      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.878 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.105      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.861 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.721      ; 6.083      ;
; -4.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.313      ;
; -4.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.962      ; 7.319      ;
; -4.809 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.313      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.758 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.987      ;
; -4.714 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.218      ;
; -4.714 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.962      ; 7.224      ;
; -4.714 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.218      ;
; -4.664 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.183      ; 7.395      ;
; -4.664 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.189      ; 7.401      ;
; -4.664 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.183      ; 7.395      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.651 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.616      ;
; -4.650 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.131     ; 5.067      ;
; -4.650 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.125     ; 5.073      ;
; -4.650 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.131     ; 5.067      ;
; -4.645 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.131     ; 5.062      ;
; -4.645 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.125     ; 5.068      ;
; -4.645 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.131     ; 5.062      ;
; -4.636 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.865      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.626 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.593      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.613 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.580      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.603 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.568      ;
; -4.552 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.056      ;
; -4.552 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.962      ; 7.062      ;
; -4.552 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 7.056      ;
; -4.541 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txd                                                                                      ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 5.770      ;
; -4.474 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.183      ; 7.205      ;
; -4.474 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.189      ; 7.211      ;
; -4.474 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 2.183      ; 7.205      ;
; -4.404 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 6.908      ;
; -4.404 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.962      ; 6.914      ;
; -4.404 ; T80s:cpu1|T80:u0|A[1]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.956      ; 6.908      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.374 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.426      ;
; -4.357 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.546      ; 6.404      ;
; -4.357 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.546      ; 6.404      ;
; -4.357 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.546      ; 6.404      ;
; -4.357 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.546      ; 6.404      ;
; -4.357 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.546      ; 6.404      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                                       ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -5.072 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.040      ; 6.660      ;
; -4.982 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 5.308      ;
; -4.977 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 5.303      ;
; -4.951 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.046      ; 6.545      ;
; -4.951 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.040      ; 6.539      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.918 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.785      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.879 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.744      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.870 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.737      ;
; -4.861 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 5.193      ;
; -4.861 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 5.187      ;
; -4.856 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 5.188      ;
; -4.856 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 5.182      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.847 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.712      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.806 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.260     ; 3.547      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.676 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.803      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.606 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.735      ;
; -4.543 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.956      ;
; -4.504 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txState.idle                                                                             ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.257     ; 3.248      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.472 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.635      ; 5.608      ;
; -4.423 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.836      ;
; -4.422 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.871      ; 6.841      ;
; -4.422 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.835      ;
; -4.402 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.815      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.382 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.256      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.377 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.627     ; 4.251      ;
; -4.353 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.485      ;
; -4.328 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.741      ;
; -4.321 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txd                                                                                      ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.627      ; 5.449      ;
; -4.302 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.871      ; 6.721      ;
; -4.302 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.715      ;
; -4.290 ; bufferedUART:io3|rxClockCount[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 1.000        ; 0.336      ; 5.674      ;
; -4.281 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.871      ; 6.700      ;
; -4.281 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.694      ;
; -4.271 ; bufferedUART:io3|rxClockCount[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 1.000        ; 0.336      ; 5.655      ;
; -4.207 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.871      ; 6.626      ;
; -4.207 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.865      ; 6.620      ;
; -4.205 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.262     ; 2.944      ;
; -4.205 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.262     ; 2.944      ;
; -4.205 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.262     ; 2.944      ;
; -4.205 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.262     ; 2.944      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                                    ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.037 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.966      ; 6.551      ;
; -4.965 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.972      ; 6.485      ;
; -4.965 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.966      ; 6.479      ;
; -4.867 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txd                                                                                      ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.928      ;
; -4.823 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.018      ; 7.389      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.803 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.558      ; 5.862      ;
; -4.789 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.850      ;
; -4.767 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.296     ; 5.019      ;
; -4.762 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.296     ; 5.014      ;
; -4.751 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.024      ; 7.323      ;
; -4.751 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.018      ; 7.317      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.746 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.545      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.707 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.506      ;
; -4.695 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.290     ; 4.953      ;
; -4.695 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.296     ; 4.947      ;
; -4.693 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.791      ; 7.032      ;
; -4.690 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.290     ; 4.948      ;
; -4.690 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.296     ; 4.942      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.645 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.706      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.643 ; T80s:cpu1|WR_n                 ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 5.704      ;
; -4.637 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|txd                                                                                      ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.750      ;
; -4.633 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.018      ; 7.199      ;
; -4.621 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.797      ; 6.966      ;
; -4.621 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.791      ; 6.960      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.612 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.411      ;
; -4.598 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.791      ; 6.937      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.589 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.610      ; 6.700      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.564 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.363      ;
; -4.561 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.024      ; 7.133      ;
; -4.561 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 2.018      ; 7.127      ;
; -4.559 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.672      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.533 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.330      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.528 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.325      ;
; -4.526 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.797      ; 6.871      ;
; -4.526 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg4|baud_clk ; 0.500        ; 1.791      ; 6.865      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
; -4.509 ; bufferedUART:io4|txByteWritten ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 1.000        ; -2.192     ; 3.318      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.209      ;
; 45.144 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.107      ;
; 45.649 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.597      ;
; 46.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.035      ;
; 46.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.028      ;
; 46.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.782      ;
; 46.492 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.745      ;
; 46.588 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.663      ;
; 46.634 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.603      ;
; 46.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.607      ;
; 46.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.575      ;
; 46.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.547      ;
; 46.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.503      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.046      ;
; 47.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.024      ;
; 47.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.821      ;
; 47.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.629      ;
; 47.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.589      ;
; 47.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.558      ;
; 93.949 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.660      ;
; 93.966 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.643      ;
; 93.986 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.623      ;
; 94.130 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.479      ;
; 94.136 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.473      ;
; 94.197 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.412      ;
; 94.309 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.300      ;
; 94.316 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.412     ; 5.293      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.831      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.831      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.831      ;
; 95.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.831      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.634      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.634      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.634      ;
; 95.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.634      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.624      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.624      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.624      ;
; 95.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.624      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.489      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.474      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.474      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.474      ;
; 95.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.474      ;
; 95.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.405      ;
; 95.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.405      ;
; 95.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.405      ;
; 95.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.405      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.260      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.260      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.260      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.260      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.260      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.248      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.248      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.248      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.248      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.248      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.208      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.208      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.198      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.198      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.198      ;
; 95.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.198      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.137      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.048      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.048      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.048      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.048      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
; 95.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.020      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                       ;
+--------+---------------------------------+-------------------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                   ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.645 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[1]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.865      ; 2.952      ;
; -0.553 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[8]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.121      ;
; -0.520 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[28]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.934      ; 2.146      ;
; -0.467 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[7]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.858      ; 3.123      ;
; -0.457 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[14]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.950      ; 2.225      ;
; -0.454 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|host_write_flag         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.943      ; 4.221      ;
; -0.450 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[24]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.949      ; 4.231      ;
; -0.449 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[16]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.225      ;
; -0.441 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[15]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.938      ; 2.229      ;
; -0.429 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[27]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.934      ; 2.237      ;
; -0.428 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[29]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.934      ; 2.238      ;
; -0.418 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[8]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.159      ; 4.473      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[9]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[10]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[14]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[15]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[11]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[12]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.403 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[13]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.283      ;
; -0.401 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_read              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.168      ; 4.499      ;
; -0.396 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[16]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.278      ;
; -0.395 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|din_latched[5]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.276      ;
; -0.390 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[6]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.296      ;
; -0.390 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[7]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.296      ;
; -0.387 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|din_latched[4]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.928      ; 2.273      ;
; -0.381 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[26]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.296      ;
; -0.381 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[16]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.159      ; 4.510      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[0]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[1]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[2]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[3]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[4]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.377 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[5]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.297      ;
; -0.374 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_write             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.168      ; 4.526      ;
; -0.366 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|din_latched[6]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.928      ; 2.294      ;
; -0.357 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[0]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.938      ; 2.313      ;
; -0.355 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[31]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.936      ; 2.313      ;
; -0.354 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[2]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.927      ; 2.305      ;
; -0.340 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[8]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.334      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[9]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[10]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[14]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[15]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[11]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[12]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.340 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[13]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.171      ; 4.563      ;
; -0.335 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[4]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.259      ;
; -0.334 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[5]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.260      ;
; -0.332 ; T80s:cpu1|T80:u0|DO[5]          ; bufferedUART:io1|txByteLatch[5]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.279      ; 1.679      ;
; -0.329 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[30]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.947      ; 2.350      ;
; -0.328 ; T80s:cpu1|T80:u0|A[1]           ; MMU4:MemoryManagement|cpu_entry_select[0] ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.688      ; 4.092      ;
; -0.328 ; T80s:cpu1|T80:u0|A[1]           ; MMU4:MemoryManagement|cpu_entry_select[1] ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.688      ; 4.092      ;
; -0.324 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[25]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.945      ; 2.353      ;
; -0.321 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|dataOut[7]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.273      ;
; -0.319 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|din_latched[0]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.352      ;
; -0.313 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[31]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.951      ; 4.370      ;
; -0.313 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[30]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.951      ; 4.370      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[0]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[1]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[6]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[2]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[3]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[4]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.306 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[5]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.500      ; 3.926      ;
; -0.300 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|dataOut[7]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.294      ;
; -0.294 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|dataOut[0]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.300      ;
; -0.292 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|dataOut[0]               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.302      ;
; -0.290 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[22]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.950      ; 2.392      ;
; -0.288 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|host_write_flag         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.160      ; 4.604      ;
; -0.287 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[6]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.384      ;
; -0.285 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[2]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.309      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[9]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[10]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[14]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[15]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[11]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[12]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.279 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[13]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.407      ;
; -0.278 ; T80s:cpu1|T80:u0|A[0]           ; MMU4:MemoryManagement|cpu_entry_select[0] ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.905      ; 4.359      ;
; -0.278 ; T80s:cpu1|T80:u0|A[0]           ; MMU4:MemoryManagement|cpu_entry_select[1] ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.905      ; 4.359      ;
; -0.277 ; T80s:cpu1|T80:u0|DO[0]          ; bufferedUART:io1|txByteLatch[0]           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.279      ; 1.734      ;
; -0.276 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|din_latched[2]          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.928      ; 2.384      ;
; -0.272 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|rxReadPointer[4]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.322      ;
; -0.271 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|rxReadPointer[5]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.323      ;
; -0.271 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[31]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.951      ; 4.412      ;
; -0.271 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[30]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.951      ; 4.412      ;
; -0.269 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[6]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.417      ;
; -0.269 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[7]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.954      ; 4.417      ;
; -0.268 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[4]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.326      ;
; -0.267 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[5]         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.862      ; 3.327      ;
; -0.262 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[14]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.939      ; 2.409      ;
; -0.260 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[23]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.938      ; 2.410      ;
; -0.259 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[24]             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 5.166      ; 4.639      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[0]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[1]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[2]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[3]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[4]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.256 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[5]              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.942      ; 4.418      ;
; -0.254 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|host_write_flag         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.943      ; 4.421      ;
+--------+---------------------------------+-------------------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.411 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.165      ;
; 0.424 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.178      ;
; 0.425 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.179      ;
; 0.429 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.183      ;
; 0.430 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.184      ;
; 0.449 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.203      ;
; 0.455 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.209      ;
; 0.456 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.758      ;
; 0.472 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.500      ; 1.226      ;
; 0.497 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.787      ;
; 0.529 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.626 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.501      ; 1.381      ;
; 0.645 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.960      ;
; 0.671 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.961      ;
; 0.696 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 0.986      ;
; 0.727 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.739 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.029      ;
; 0.743 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.033      ;
; 0.745 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.035      ;
; 0.748 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.038      ;
; 0.750 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.750 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.750 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.759 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.759 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.762 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.052      ;
; 0.769 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.059      ;
; 0.775 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.065      ;
; 0.782 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.072      ;
; 0.783 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.073      ;
; 0.789 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.079      ;
; 0.806 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.501      ; 1.561      ;
; 0.808 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.098      ;
; 0.814 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.104      ;
; 0.831 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.121      ;
; 0.849 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.139      ;
; 0.898 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.188      ;
; 0.950 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.240      ;
; 0.955 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.245      ;
; 0.962 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.252      ;
; 0.971 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.261      ;
; 0.974 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.432      ;
; 0.979 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.269      ;
; 0.983 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.273      ;
; 0.986 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.276      ;
; 1.051 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.341      ;
; 1.051 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.341      ;
; 1.055 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.345      ;
; 1.064 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.501      ; 1.819      ;
; 1.103 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.393      ;
; 1.104 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.104 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.106 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.564      ;
; 1.106 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.501      ; 1.861      ;
; 1.111 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.401      ;
; 1.113 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.403      ;
; 1.120 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.411      ;
; 1.122 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.412      ;
; 1.130 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.420      ;
; 1.136 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.426      ;
; 1.139 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.429      ;
; 1.144 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.434      ;
; 1.146 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.436      ;
; 1.149 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.439      ;
; 1.153 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.443      ;
; 1.155 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.445      ;
; 1.234 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.524      ;
; 1.235 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.525      ;
; 1.235 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.525      ;
; 1.243 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.533      ;
; 1.244 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.534      ;
; 1.246 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.536      ;
; 1.251 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.541      ;
; 1.253 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.543      ;
; 1.255 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.545      ;
; 1.262 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.552      ;
; 1.267 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.557      ;
; 1.270 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.560      ;
; 1.284 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.574      ;
; 1.286 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.576      ;
; 1.295 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.078      ; 1.585      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.427 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.495      ; 1.176      ;
; 0.456 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.758      ;
; 0.475 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.223      ;
; 0.476 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.224      ;
; 0.500 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.495      ; 1.249      ;
; 0.526 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.274      ;
; 0.530 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.495      ; 1.279      ;
; 0.644 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.645 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.646 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.647 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 0.937      ;
; 0.717 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.495      ; 1.466      ;
; 0.727 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.728 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.018      ;
; 0.729 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.019      ;
; 0.729 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.019      ;
; 0.733 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.481      ;
; 0.737 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.485      ;
; 0.743 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.033      ;
; 0.749 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.039      ;
; 0.750 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.751 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.041      ;
; 0.756 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.046      ;
; 0.758 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.048      ;
; 0.759 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.759 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.775 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.065      ;
; 0.778 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.526      ;
; 0.793 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.082      ;
; 0.794 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.542      ;
; 0.797 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.494      ; 1.545      ;
; 0.807 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.097      ;
; 0.808 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.097      ;
; 0.814 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.104      ;
; 0.826 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.116      ;
; 0.829 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.119      ;
; 0.948 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.238      ;
; 0.953 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.243      ;
; 0.956 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.246      ;
; 0.970 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.260      ;
; 0.973 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.263      ;
; 0.974 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.264      ;
; 0.989 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.279      ;
; 0.989 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.278      ;
; 0.994 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.283      ;
; 1.001 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.290      ;
; 1.008 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.297      ;
; 1.057 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.347      ;
; 1.083 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.220      ;
; 1.104 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.104 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.104 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.112 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.402      ;
; 1.113 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.403      ;
; 1.114 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.404      ;
; 1.119 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.409      ;
; 1.122 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.412      ;
; 1.136 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.273      ;
; 1.146 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.435      ;
; 1.155 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.444      ;
; 1.168 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.458      ;
; 1.205 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.495      ;
; 1.235 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.525      ;
; 1.235 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.525      ;
; 1.244 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.534      ;
; 1.247 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.537      ;
; 1.253 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.543      ;
; 1.262 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.552      ;
; 1.286 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.575      ;
; 1.295 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.584      ;
; 1.299 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.589      ;
; 1.303 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.593      ;
; 1.309 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.599      ;
; 1.315 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.605      ;
; 1.315 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.605      ;
; 1.323 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.613      ;
; 1.325 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.615      ;
; 1.326 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.616      ;
; 1.333 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.622      ;
; 1.342 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.632      ;
; 1.342 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.632      ;
; 1.343 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.632      ;
; 1.344 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.078      ; 1.634      ;
; 1.344 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.077      ; 1.633      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cpuClock'                                                                                                                   ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; T80s:cpu1|T80:u0|XY_Ind                   ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock     ; cpuClock    ; 0.000        ; 0.099      ; 0.746      ;
; 0.454 ; T80s:cpu1|T80:u0|MCycle[0]                ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T80s:cpu1|T80:u0|BTR_r                    ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|TState[2]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|PC[0]                    ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|IntE_FF1                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|Halt_FF                  ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; T80s:cpu1|T80:u0|Alternate                ; T80s:cpu1|T80:u0|Alternate     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; T80s:cpu1|T80:u0|R[7]                     ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.746      ;
; 0.528 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.819      ;
; 0.643 ; T80s:cpu1|T80:u0|Ap[6]                    ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 0.934      ;
; 0.688 ; T80s:cpu1|T80:u0|R[6]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 0.978      ;
; 0.724 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|I[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.015      ;
; 0.726 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.017      ;
; 0.728 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.019      ;
; 0.740 ; T80s:cpu1|T80:u0|F[0]                     ; T80s:cpu1|T80:u0|Fp[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.032      ;
; 0.742 ; T80s:cpu1|T80:u0|Ap[1]                    ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.033      ;
; 0.764 ; T80s:cpu1|T80:u0|F[6]                     ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.055      ;
; 0.765 ; T80s:cpu1|T80:u0|Ap[0]                    ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.057      ;
; 0.767 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.057      ;
; 0.769 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.059      ;
; 0.776 ; T80s:cpu1|T80:u0|MCycle[2]                ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.068      ;
; 0.784 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.074      ;
; 0.786 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|I[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.077      ;
; 0.793 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.083      ;
; 0.811 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|I[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.102      ;
; 0.847 ; T80s:cpu1|T80:u0|Ap[3]                    ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.138      ;
; 0.864 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.155      ;
; 0.865 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.156      ;
; 0.882 ; T80s:cpu1|T80:u0|Ap[5]                    ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.173      ;
; 0.899 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.190      ;
; 0.920 ; T80s:cpu1|T80:u0|Ap[2]                    ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.211      ;
; 0.923 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.215      ;
; 0.925 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.217      ;
; 0.926 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.218      ;
; 0.940 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.231      ;
; 0.970 ; T80s:cpu1|T80:u0|MCycle[1]                ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.262      ;
; 0.974 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.265      ;
; 1.019 ; T80s:cpu1|T80:u0|I[0]                     ; T80s:cpu1|T80:u0|A[8]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.311      ;
; 1.021 ; T80s:cpu1|T80:u0|I[5]                     ; T80s:cpu1|T80:u0|A[13]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.313      ;
; 1.033 ; T80s:cpu1|T80:u0|Ap[7]                    ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.324      ;
; 1.050 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.341      ;
; 1.053 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.344      ;
; 1.095 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.386      ;
; 1.120 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.410      ;
; 1.121 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.411      ;
; 1.121 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.411      ;
; 1.123 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|I[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.416      ;
; 1.128 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.418      ;
; 1.130 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.420      ;
; 1.137 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.427      ;
; 1.139 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.429      ;
; 1.148 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|I[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.439      ;
; 1.154 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.444      ;
; 1.163 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.453      ;
; 1.167 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.458      ;
; 1.175 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock     ; cpuClock    ; 0.000        ; 0.593      ; 1.980      ;
; 1.181 ; T80s:cpu1|T80:u0|Ap[4]                    ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.472      ;
; 1.183 ; T80s:cpu1|T80:u0|M1_n                     ; T80s:cpu1|T80:u0|M1_n          ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.474      ;
; 1.193 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[10]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.067      ; 1.472      ;
; 1.197 ; T80s:cpu1|T80:u0|I[6]                     ; T80s:cpu1|T80:u0|A[14]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.091      ; 1.500      ;
; 1.204 ; T80s:cpu1|T80:u0|I[3]                     ; T80s:cpu1|T80:u0|A[11]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.497      ;
; 1.206 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.498      ;
; 1.207 ; T80s:cpu1|T80:u0|I[4]                     ; T80s:cpu1|T80:u0|A[12]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.091      ; 1.510      ;
; 1.211 ; T80s:cpu1|T80:u0|Auto_Wait_t1             ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock     ; cpuClock    ; 0.000        ; -0.424     ; 0.999      ;
; 1.221 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.080      ; 1.513      ;
; 1.225 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.516      ;
; 1.230 ; T80s:cpu1|T80:u0|I[1]                     ; T80s:cpu1|T80:u0|A[9]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.523      ;
; 1.237 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|I[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.075      ; 1.524      ;
; 1.243 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.534      ;
; 1.251 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.541      ;
; 1.252 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.542      ;
; 1.254 ; T80s:cpu1|T80:u0|F[7]                     ; T80s:cpu1|T80:u0|Fp[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.545      ;
; 1.256 ; T80s:cpu1|T80:u0|ISet[1]                  ; T80s:cpu1|T80:u0|PreserveC_r   ; cpuClock     ; cpuClock    ; 0.000        ; -0.386     ; 1.082      ;
; 1.260 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.550      ;
; 1.261 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.551      ;
; 1.268 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.558      ;
; 1.270 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.560      ;
; 1.273 ; T80s:cpu1|T80:u0|ACC[2]                   ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.079      ; 1.564      ;
; 1.274 ; T80s:cpu1|T80:u0|ISet[0]                  ; T80s:cpu1|T80:u0|MCycles[1]    ; cpuClock     ; cpuClock    ; 0.000        ; -0.386     ; 1.100      ;
; 1.277 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.567      ;
; 1.279 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.569      ;
; 1.291 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[2]    ; cpuClock     ; cpuClock    ; 0.000        ; 0.067      ; 1.570      ;
; 1.301 ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; T80s:cpu1|T80:u0|RegBusA_r[5]  ; cpuClock     ; cpuClock    ; 0.000        ; -0.389     ; 1.124      ;
; 1.340 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.081      ; 1.633      ;
; 1.391 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.681      ;
; 1.396 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.075      ; 1.683      ;
; 1.400 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.690      ;
; 1.404 ; T80s:cpu1|T80:u0|TState[2]                ; T80s:cpu1|T80:u0|ISet[0]       ; cpuClock     ; cpuClock    ; 0.000        ; 0.559      ; 2.175      ;
; 1.408 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.698      ;
; 1.411 ; T80s:cpu1|T80:u0|A[2]                     ; T80s:cpu1|DI_Reg[4]            ; cpuClock     ; cpuClock    ; 0.000        ; 2.173      ; 3.796      ;
; 1.417 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.078      ; 1.707      ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.456 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 0.746      ;
; 0.469 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 0.758      ;
; 0.473 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.496      ; 1.223      ;
; 0.498 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 0.787      ;
; 0.529 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.529 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.530 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.820      ;
; 0.531 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.644 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.646 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.936      ;
; 0.647 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.937      ;
; 0.647 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.937      ;
; 0.670 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.960      ;
; 0.672 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 0.962      ;
; 0.727 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.017      ;
; 0.728 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.496      ; 1.478      ;
; 0.735 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.860      ; 4.088      ;
; 0.746 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.509      ;
; 0.747 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.510      ;
; 0.750 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.750 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.513      ;
; 0.750 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.040      ;
; 0.758 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.048      ;
; 0.759 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.049      ;
; 0.759 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.048      ;
; 0.763 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.052      ;
; 0.764 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.121      ;
; 0.767 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.057      ;
; 0.779 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.542      ;
; 0.787 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.550      ;
; 0.790 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.080      ;
; 0.793 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.496      ; 1.543      ;
; 0.799 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.089      ;
; 0.804 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.567      ;
; 0.815 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.578      ;
; 0.827 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.509      ; 1.590      ;
; 0.836 ; bufferedUART:io3|txState.idle           ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.126      ;
; 0.894 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.183      ;
; 0.966 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.256      ;
; 0.969 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.259      ;
; 0.970 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.260      ;
; 0.977 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.267      ;
; 0.978 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.268      ;
; 0.982 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.496      ; 1.732      ;
; 0.982 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.272      ;
; 0.995 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.285      ;
; 0.997 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.287      ;
; 1.011 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.301      ;
; 1.023 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.313      ;
; 1.047 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.336      ;
; 1.050 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.075      ; 1.337      ;
; 1.104 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.394      ;
; 1.111 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.401      ;
; 1.112 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.075      ; 1.399      ;
; 1.112 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.075      ; 1.399      ;
; 1.120 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.410      ;
; 1.120 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.410      ;
; 1.142 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.077      ; 1.431      ;
; 1.144 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.434      ;
; 1.160 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.450      ;
; 1.169 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.459      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.196 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.868      ; 4.557      ;
; 1.218 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.508      ;
; 1.235 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.525      ;
; 1.244 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.534      ;
; 1.250 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; -0.500       ; 2.860      ; 4.103      ;
; 1.251 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.541      ;
; 1.260 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.550      ;
; 1.268 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.075      ; 1.555      ;
; 1.273 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.130      ;
; 1.275 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.565      ;
; 1.288 ; bufferedUART:io3|rxInPointer[5]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.578      ;
; 1.300 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.590      ;
; 1.311 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.601      ;
; 1.313 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.603      ;
; 1.320 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.610      ;
; 1.321 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.078      ; 1.611      ;
; 1.325 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.861      ; 4.679      ;
; 1.325 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.861      ; 4.679      ;
; 1.325 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.861      ; 4.679      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.456 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.758      ;
; 0.495 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.785      ;
; 0.529 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.819      ;
; 0.531 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.531 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.821      ;
; 0.644 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.644 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.934      ;
; 0.645 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.935      ;
; 0.670 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.960      ;
; 0.672 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.962      ;
; 0.672 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 0.962      ;
; 0.728 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.018      ;
; 0.735 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.490      ;
; 0.735 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.025      ;
; 0.741 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.496      ;
; 0.746 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.747 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.037      ;
; 0.749 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.041      ;
; 0.761 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.051      ;
; 0.761 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.051      ;
; 0.763 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.054      ;
; 0.764 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.519      ;
; 0.765 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.769 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.524      ;
; 0.769 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.059      ;
; 0.778 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.533      ;
; 0.788 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.543      ;
; 0.789 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.079      ;
; 0.789 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.079      ;
; 0.791 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.082      ;
; 0.798 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.088      ;
; 0.800 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.090      ;
; 0.815 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.105      ;
; 0.826 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.581      ;
; 0.831 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.121      ;
; 0.883 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[6]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.173      ;
; 0.937 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.227      ;
; 0.962 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.252      ;
; 0.971 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.261      ;
; 0.971 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.261      ;
; 0.979 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.269      ;
; 1.041 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.331      ;
; 1.072 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.082      ; 1.366      ;
; 1.072 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.082      ; 1.366      ;
; 1.073 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.082      ; 1.367      ;
; 1.074 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.364      ;
; 1.078 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.501      ; 1.833      ;
; 1.101 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.392      ;
; 1.103 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.862      ;
; 1.111 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.402      ;
; 1.120 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.129 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.882      ;
; 1.129 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.130 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.883      ;
; 1.130 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.420      ;
; 1.138 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.429      ;
; 1.139 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.429      ;
; 1.142 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.499      ; 1.895      ;
; 1.144 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.434      ;
; 1.144 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.434      ;
; 1.152 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.442      ;
; 1.153 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.443      ;
; 1.157 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.447      ;
; 1.162 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.790      ; 4.445      ;
; 1.162 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.452      ;
; 1.209 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.790      ; 4.492      ;
; 1.213 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.503      ;
; 1.232 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.523      ;
; 1.234 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.525      ;
; 1.243 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.534      ;
; 1.251 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.542      ;
; 1.268 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.558      ;
; 1.269 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.559      ;
; 1.269 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.560      ;
; 1.270 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.560      ;
; 1.275 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.565      ;
; 1.275 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.565      ;
; 1.278 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.079      ; 1.569      ;
; 1.283 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.573      ;
; 1.284 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.078      ; 1.574      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.758      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.778      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.784      ;
; 0.505 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.801      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.801      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.801      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.802      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.802      ;
; 0.513 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.802      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.803      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.803      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.807      ;
; 0.530 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.820      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.819      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.819      ;
; 0.530 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.819      ;
; 0.531 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.821      ;
; 0.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.821      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.823      ;
; 0.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.827      ;
; 0.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.830      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.831      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.835      ;
; 0.570 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.234      ;
; 0.573 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.237      ;
; 0.584 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.248      ;
; 0.586 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.250      ;
; 0.589 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.253      ;
; 0.597 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.261      ;
; 0.599 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.263      ;
; 0.604 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.268      ;
; 0.615 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.279      ;
; 0.618 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.282      ;
; 0.620 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.284      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.935      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.936      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.938      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.938      ;
; 0.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.942      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.944      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.946      ;
; 0.659 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.410      ; 1.323      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.956      ;
; 0.672 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.962      ;
; 0.674 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.964      ;
; 0.674 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.964      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.981      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.981      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.992      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.993      ;
; 0.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.993      ;
; 0.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.999      ;
; 0.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.000      ;
; 0.715 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.420      ; 1.389      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.017      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.018      ;
; 0.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.023      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.735 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.024      ;
; 0.736 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.025      ;
; 0.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.032      ;
; 0.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.032      ;
; 0.744 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.420      ; 1.418      ;
; 0.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.033      ;
; 0.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.033      ;
; 0.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.033      ;
; 0.745 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.420      ; 1.419      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.034      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.034      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.034      ;
; 0.747 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.420      ; 1.421      ;
; 0.748 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.038      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.040      ;
; 0.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.042      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg4|baud_clk'                                                                                           ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -5.043 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 6.104      ;
; -5.043 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 6.104      ;
; -5.043 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.560      ; 6.104      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.040 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.564      ; 6.105      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.017 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.561      ; 6.079      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -5.007 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.565      ; 6.073      ;
; -4.813 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.926      ;
; -4.813 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.926      ;
; -4.813 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.926      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.810 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.927      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.787 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.901      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.777 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.895      ;
; -4.617 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.730      ;
; -4.617 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.730      ;
; -4.617 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.612      ; 6.730      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.614 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.616      ; 6.731      ;
; -4.602 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.385      ; 6.488      ;
; -4.602 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.385      ; 6.488      ;
; -4.602 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.385      ; 6.488      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.591 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.613      ; 6.705      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.581 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.617      ; 6.699      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.580 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.389      ; 6.470      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.564 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.386      ; 6.451      ;
; -4.543 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.390      ; 6.434      ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg2|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -5.012 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.933      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.982 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.415      ; 5.898      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.937 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.420      ; 5.858      ;
; -4.605 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.527      ;
; -4.605 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.527      ;
; -4.605 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.527      ;
; -4.605 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.421      ; 5.527      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.255 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.914      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.244 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.990      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.225 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.847     ; 3.879      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.214 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.240      ; 5.955      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.180 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.839      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.169 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.915      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.047 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.472      ; 6.020      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.045 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.245      ; 5.791      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.842     ; 3.694      ;
; -4.017 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.467      ; 5.985      ;
; -4.017 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.467      ; 5.985      ;
; -4.017 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.467      ; 5.985      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg1|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.951 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.178      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.914 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.143      ;
; -4.911 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.138      ;
; -4.911 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.138      ;
; -4.911 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.138      ;
; -4.911 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.726      ; 6.138      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.728      ; 6.085      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.386 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.438      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.356 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.635      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.397      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.397      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.397      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.397      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.335 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.389      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.319 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.780      ; 6.600      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.317 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.282      ;
; -4.316 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.595      ;
; -4.316 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.595      ;
; -4.316 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.595      ;
; -4.316 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.778      ; 6.595      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.291 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.551      ; 6.343      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.285 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.553      ; 6.339      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.280 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.534     ; 4.247      ;
; -4.277 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.242      ;
; -4.277 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.242      ;
; -4.277 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.536     ; 4.242      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'BRG:brg3|baud_clk'                                                                                            ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.734      ;
; -4.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.734      ;
; -4.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.734      ;
; -4.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.734      ;
; -4.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.631      ; 5.734      ;
; -4.586 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.715      ;
; -4.586 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.628      ; 5.715      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.710      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.568 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.626      ; 5.695      ;
; -4.554 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.624      ; 5.679      ;
; -4.554 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.624      ; 5.679      ;
; -4.554 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.624      ; 5.679      ;
; -4.554 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.624      ; 5.679      ;
; -4.174 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.631     ; 4.044      ;
; -4.174 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.631     ; 4.044      ;
; -4.174 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.631     ; 4.044      ;
; -4.174 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.631     ; 4.044      ;
; -4.174 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.631     ; 4.044      ;
; -4.158 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.025      ;
; -4.158 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.634     ; 4.025      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.155 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.020      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.140 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.636     ; 4.005      ;
; -4.133 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.090      ;
; -4.133 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.090      ;
; -4.133 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.090      ;
; -4.133 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.090      ;
; -4.133 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.090      ;
; -4.126 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.989      ;
; -4.126 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.989      ;
; -4.126 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.989      ;
; -4.126 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.989      ;
; -4.117 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.453      ; 6.071      ;
; -4.117 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.453      ; 6.071      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.114 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.066      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.099 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 6.051      ;
; -4.085 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.449      ; 6.035      ;
; -4.085 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.449      ; 6.035      ;
; -4.085 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.449      ; 6.035      ;
; -4.085 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.449      ; 6.035      ;
; -4.045 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.002      ;
; -4.045 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.002      ;
; -4.045 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.002      ;
; -4.045 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.002      ;
; -4.045 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.456      ; 6.002      ;
; -4.029 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.453      ; 5.983      ;
; -4.029 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.453      ; 5.983      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.026 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.978      ;
; -4.011 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.963      ;
; -4.011 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.963      ;
; -4.011 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.963      ;
; -4.011 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.963      ;
; -4.011 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.451      ; 5.963      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.912      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.526      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 96.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.060      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.404      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.383      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.152      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.152      ;
; 97.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.152      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.133      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.103      ;
; 97.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.091      ;
; 98.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.750      ;
; 98.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.750      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg3|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.049 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.856      ; 4.398      ;
; 1.049 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.856      ; 4.398      ;
; 1.049 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.856      ; 4.398      ;
; 1.049 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.856      ; 4.398      ;
; 1.052 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.861      ; 4.406      ;
; 1.052 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.861      ; 4.406      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.058 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.410      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.059 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.859      ; 4.411      ;
; 1.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.456      ;
; 1.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.456      ;
; 1.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.456      ;
; 1.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.456      ;
; 1.099 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.864      ; 4.456      ;
; 1.503 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.856      ; 4.352      ;
; 1.503 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.856      ; 4.352      ;
; 1.503 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.856      ; 4.352      ;
; 1.503 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.856      ; 4.352      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.367      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.529 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.859      ; 4.381      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.861      ; 4.387      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.861      ; 4.387      ;
; 1.547 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.404      ;
; 1.547 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.404      ;
; 1.547 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.404      ;
; 1.547 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.404      ;
; 1.547 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.864      ; 4.404      ;
; 3.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 4.899      ;
; 3.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 4.899      ;
; 3.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 4.899      ;
; 3.291 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 4.899      ;
; 3.294 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.881      ; 4.907      ;
; 3.294 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.881      ; 4.907      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.300 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.911      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.301 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 4.912      ;
; 3.341 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.884      ; 4.957      ;
; 3.341 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.884      ; 4.957      ;
; 3.341 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.884      ; 4.957      ;
; 3.341 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.884      ; 4.957      ;
; 3.341 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.884      ; 4.957      ;
; 3.553 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 5.161      ;
; 3.553 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 5.161      ;
; 3.553 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 5.161      ;
; 3.553 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.876      ; 5.161      ;
; 3.556 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.881      ; 5.169      ;
; 3.556 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.881      ; 5.169      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.562 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.173      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
; 3.563 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.879      ; 5.174      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg2|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.150 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.645      ; 4.288      ;
; 1.150 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.645      ; 4.288      ;
; 1.150 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.645      ; 4.288      ;
; 1.150 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.645      ; 4.288      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.422 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.559      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.466 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.639      ; 4.598      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.501 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.644      ; 4.638      ;
; 1.569 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.645      ; 4.207      ;
; 1.569 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.645      ; 4.207      ;
; 1.569 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.645      ; 4.207      ;
; 1.569 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.645      ; 4.207      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.887 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.524      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.931 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.639      ; 4.563      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 1.960 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.644      ; 4.597      ;
; 2.663 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.060      ;
; 2.663 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.060      ;
; 2.663 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.060      ;
; 2.663 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.060      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.935 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.331      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 2.979 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.659      ; 4.370      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.014 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 4.410      ;
; 3.539 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.936      ;
; 3.539 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.936      ;
; 3.539 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.936      ;
; 3.539 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 4.936      ;
; 3.748 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 5.145      ;
; 3.748 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 5.145      ;
; 3.748 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 5.145      ;
; 3.748 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.665      ; 5.145      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.811 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.664      ; 5.207      ;
; 3.834 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.448      ; 5.014      ;
; 3.834 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.448      ; 5.014      ;
; 3.834 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.448      ; 5.014      ;
; 3.834 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.448      ; 5.014      ;
; 3.836 ; T80s:cpu1|T80:u0|A[3] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.448      ; 5.016      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg1|baud_clk'                                                                                                ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.337 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.795      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.385 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.965      ; 4.843      ;
; 1.395 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.851      ;
; 1.395 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.851      ;
; 1.395 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.851      ;
; 1.395 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.851      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.434 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.963      ; 4.890      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.785 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.743      ;
; 1.838 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.794      ;
; 1.838 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.794      ;
; 1.838 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.794      ;
; 1.838 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.794      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.841 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.965      ; 4.799      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 1.877 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.963      ; 4.833      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.823 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.540      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.871 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 4.588      ;
; 2.881 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.596      ;
; 2.881 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.596      ;
; 2.881 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.596      ;
; 2.881 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.596      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 2.920 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.983      ; 4.635      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 3.977 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.473      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.025 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.236     ; 3.521      ;
; 4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.238     ; 3.529      ;
; 4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.238     ; 3.529      ;
; 4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.238     ; 3.529      ;
; 4.035 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.238     ; 3.529      ;
; 4.055 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.985      ; 5.772      ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.635      ;
; 1.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.635      ;
; 1.618 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.906      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.912      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.032      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.032      ;
; 1.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.032      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.031      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.031      ;
; 1.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.031      ;
; 1.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.253      ;
; 1.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.253      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.276      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.898      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.250      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
; 3.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.606      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'BRG:brg4|baud_clk'                                                                                               ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.441 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.729      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.464 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.791      ; 4.748      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.477 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.795      ; 4.765      ;
; 1.500 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.790      ; 4.783      ;
; 1.500 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.790      ; 4.783      ;
; 1.500 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.790      ; 4.783      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.943 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.731      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.953 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.791      ; 4.737      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.974 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.795      ; 4.762      ;
; 1.978 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.790      ; 4.761      ;
; 1.978 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.790      ; 4.761      ;
; 1.978 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.790      ; 4.761      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.340 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.887      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.363 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.811      ; 3.906      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.376 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.815      ; 3.923      ;
; 2.399 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.810      ; 3.941      ;
; 2.399 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.810      ; 3.941      ;
; 2.399 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.810      ; 3.941      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.129 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.459      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.152 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.594      ; 5.478      ;
; 4.165 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.598      ; 5.495      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.198 ns




+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 70.76 MHz  ; 70.76 MHz       ; cpuClock            ;      ;
; 110.72 MHz ; 110.72 MHz      ; altera_reserved_tck ;      ;
; 148.96 MHz ; 148.96 MHz      ; T80s:cpu1|IORQ_n    ;      ;
; 198.65 MHz ; 198.65 MHz      ; BRG:brg3|baud_clk   ;      ;
; 230.1 MHz  ; 230.1 MHz       ; BRG:brg4|baud_clk   ;      ;
; 230.68 MHz ; 230.68 MHz      ; BRG:brg1|baud_clk   ;      ;
; 234.25 MHz ; 234.25 MHz      ; BRG:brg2|baud_clk   ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary            ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; cpuClock            ; -13.132 ; -3523.192     ;
; T80s:cpu1|IORQ_n    ; -5.713  ; -414.095      ;
; BRG:brg1|baud_clk   ; -5.084  ; -203.375      ;
; BRG:brg2|baud_clk   ; -5.057  ; -212.467      ;
; BRG:brg3|baud_clk   ; -4.939  ; -195.175      ;
; BRG:brg4|baud_clk   ; -4.856  ; -194.204      ;
; altera_reserved_tck ; 45.484  ; 0.000         ;
+---------------------+---------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.706 ; -24.548       ;
; BRG:brg1|baud_clk   ; 0.383  ; 0.000         ;
; cpuClock            ; 0.385  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.392  ; 0.000         ;
; altera_reserved_tck ; 0.403  ; 0.000         ;
; BRG:brg3|baud_clk   ; 0.405  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.406  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg4|baud_clk   ; -4.799 ; -128.895      ;
; BRG:brg2|baud_clk   ; -4.768 ; -126.309      ;
; BRG:brg1|baud_clk   ; -4.709 ; -126.115      ;
; BRG:brg3|baud_clk   ; -4.404 ; -118.440      ;
; altera_reserved_tck ; 96.248 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg3|baud_clk   ; 1.042 ; 0.000         ;
; BRG:brg2|baud_clk   ; 1.141 ; 0.000         ;
; altera_reserved_tck ; 1.243 ; 0.000         ;
; BRG:brg1|baud_clk   ; 1.311 ; 0.000         ;
; BRG:brg4|baud_clk   ; 1.391 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; T80s:cpu1|IORQ_n    ; -3.201 ; -473.848          ;
; BRG:brg1|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg2|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg3|baud_clk   ; -3.201 ; -83.953           ;
; BRG:brg4|baud_clk   ; -3.201 ; -83.953           ;
; cpuClock            ; -1.487 ; -524.911          ;
; altera_reserved_tck ; 49.258 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cpuClock'                                                                                                                 ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.132 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.335      ; 14.469     ;
; -13.061 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.405     ;
; -13.042 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.316      ; 14.360     ;
; -12.999 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.316      ; 14.317     ;
; -12.989 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.355      ; 14.346     ;
; -12.971 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.296     ;
; -12.962 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.306     ;
; -12.952 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.392      ; 14.346     ;
; -12.944 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.318      ; 14.264     ;
; -12.928 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.253     ;
; -12.919 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 14.309     ;
; -12.899 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.336      ; 14.237     ;
; -12.890 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.388      ; 14.280     ;
; -12.873 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.200     ;
; -12.872 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.197     ;
; -12.867 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.318      ; 14.187     ;
; -12.862 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.206     ;
; -12.862 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.237     ;
; -12.856 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.335      ; 14.193     ;
; -12.856 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.336      ; 14.194     ;
; -12.834 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.332      ; 14.168     ;
; -12.829 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.154     ;
; -12.829 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 14.200     ;
; -12.827 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.330      ; 14.159     ;
; -12.823 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.383      ; 14.208     ;
; -12.819 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.373      ; 14.194     ;
; -12.814 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.376      ; 14.192     ;
; -12.804 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.342      ; 14.148     ;
; -12.801 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.141     ;
; -12.800 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 14.171     ;
; -12.796 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.123     ;
; -12.786 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 14.157     ;
; -12.774 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.101     ;
; -12.772 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.097     ;
; -12.766 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.316      ; 14.084     ;
; -12.765 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.098     ;
; -12.764 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.375      ; 14.141     ;
; -12.763 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.339      ; 14.104     ;
; -12.761 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.383      ; 14.146     ;
; -12.757 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.369      ; 14.128     ;
; -12.756 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.337      ; 14.095     ;
; -12.744 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.318      ; 14.064     ;
; -12.735 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.376      ; 14.113     ;
; -12.733 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.364      ; 14.099     ;
; -12.731 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 14.104     ;
; -12.729 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.054     ;
; -12.728 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.345      ; 14.075     ;
; -12.728 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.171     ; 11.559     ;
; -12.724 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.357      ; 14.083     ;
; -12.724 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.064     ;
; -12.723 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.316      ; 14.041     ;
; -12.714 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 14.039     ;
; -12.705 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.368      ; 14.075     ;
; -12.702 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 14.075     ;
; -12.697 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.024     ;
; -12.694 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.338      ; 14.034     ;
; -12.692 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 14.080     ;
; -12.691 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.352      ; 14.045     ;
; -12.690 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.381      ; 14.073     ;
; -12.690 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.364      ; 14.056     ;
; -12.687 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.375      ; 14.064     ;
; -12.684 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.350      ; 14.036     ;
; -12.681 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.357      ; 14.040     ;
; -12.678 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.368      ; 14.048     ;
; -12.677 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.401      ; 14.080     ;
; -12.676 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.335      ; 14.013     ;
; -12.674 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.001     ;
; -12.673 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 14.000     ;
; -12.671 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.323      ; 13.996     ;
; -12.671 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.364      ; 14.037     ;
; -12.670 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.340      ; 14.012     ;
; -12.670 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.331      ; 14.003     ;
; -12.668 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.318      ; 13.988     ;
; -12.664 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.339      ; 14.005     ;
; -12.657 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.337      ; 13.996     ;
; -12.655 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.410      ; 14.067     ;
; -12.654 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.389      ; 14.045     ;
; -12.654 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 14.027     ;
; -12.653 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.358      ; 14.013     ;
; -12.647 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.387      ; 14.036     ;
; -12.646 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.335      ; 13.983     ;
; -12.645 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.357      ; 14.004     ;
; -12.640 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.190     ; 11.452     ;
; -12.638 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.376      ; 14.016     ;
; -12.638 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.326      ; 13.966     ;
; -12.638 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -2.190     ; 11.450     ;
; -12.635 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.376      ; 14.013     ;
; -12.635 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.366      ; 14.003     ;
; -12.633 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[4]                     ; cpuClock     ; cpuClock    ; 1.000        ; -1.952     ; 11.683     ;
; -12.628 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.364      ; 13.994     ;
; -12.627 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 14.015     ;
; -12.626 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.359      ; 13.987     ;
; -12.625 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.371      ; 13.998     ;
; -12.622 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 13.975     ;
; -12.621 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.385      ; 14.008     ;
; -12.616 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.325      ; 13.943     ;
; -12.615 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.349      ; 13.966     ;
; -12.614 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.383      ; 13.999     ;
; -12.612 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; cpuClock     ; cpuClock    ; 1.000        ; 0.351      ; 13.965     ;
; -12.606 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.386      ; 13.994     ;
+---------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -5.713 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.607     ; 6.108      ;
; -5.704 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.754     ; 5.952      ;
; -5.156 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.737     ; 5.421      ;
; -5.105 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.737     ; 5.370      ;
; -5.095 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.753     ; 5.344      ;
; -4.774 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.189     ; 5.624      ;
; -4.718 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.704     ; 5.016      ;
; -4.694 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.702     ; 4.994      ;
; -4.639 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 5.166      ;
; -4.639 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 5.166      ;
; -4.588 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 5.115      ;
; -4.442 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.750     ; 4.694      ;
; -4.441 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.474     ; 4.969      ;
; -4.398 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.750     ; 4.650      ;
; -4.354 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.604     ; 4.752      ;
; -4.261 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.532      ;
; -4.165 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.753     ; 4.414      ;
; -4.164 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.711     ; 4.455      ;
; -4.140 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.411      ;
; -4.136 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 4.532      ;
; -4.117 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.644      ;
; -4.117 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.644      ;
; -4.115 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.642      ;
; -4.093 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.364      ;
; -4.092 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.749     ; 4.345      ;
; -4.071 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.342      ;
; -4.040 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.567      ;
; -4.040 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.311      ;
; -4.025 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.711     ; 4.316      ;
; -4.022 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.711     ; 4.313      ;
; -4.017 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.711     ; 4.308      ;
; -4.004 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.731     ; 4.275      ;
; -3.937 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.513      ;
; -3.936 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.512      ;
; -3.923 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.041     ; 4.921      ;
; -3.789 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.041     ; 4.787      ;
; -3.779 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.041     ; 4.777      ;
; -3.773 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.172     ; 4.640      ;
; -3.771 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.189     ; 4.621      ;
; -3.729 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 4.125      ;
; -3.725 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.753     ; 3.974      ;
; -3.704 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 4.249      ;
; -3.688 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.753     ; 3.937      ;
; -3.683 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 4.079      ;
; -3.670 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.734     ; 3.938      ;
; -3.668 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.734     ; 3.936      ;
; -3.653 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.189     ; 4.503      ;
; -3.645 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.172     ; 4.512      ;
; -3.633 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 4.178      ;
; -3.615 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.474     ; 4.143      ;
; -3.602 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.150      ;
; -3.601 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.149      ;
; -3.600 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 4.145      ;
; -3.600 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.148      ;
; -3.596 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.144      ;
; -3.590 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.166      ;
; -3.589 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.165      ;
; -3.576 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 3.972      ;
; -3.575 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 3.971      ;
; -3.562 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.089      ;
; -3.562 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.089      ;
; -3.560 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.087      ;
; -3.549 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.076      ;
; -3.549 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.076      ;
; -3.548 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.155     ; 4.432      ;
; -3.544 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.190     ; 4.393      ;
; -3.543 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 4.088      ;
; -3.542 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.154     ; 4.427      ;
; -3.540 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.606     ; 3.936      ;
; -3.533 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.098      ;
; -3.530 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.095      ;
; -3.530 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.095      ;
; -3.525 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.199      ;
; -3.524 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.198      ;
; -3.523 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.197      ;
; -3.522 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.196      ;
; -3.521 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.195      ;
; -3.521 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.195      ;
; -3.518 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.045      ;
; -3.518 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.045      ;
; -3.518 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.041     ; 4.516      ;
; -3.512 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.060      ;
; -3.511 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.059      ;
; -3.510 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.058      ;
; -3.506 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.454     ; 4.054      ;
; -3.498 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.025      ;
; -3.487 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 4.014      ;
; -3.470 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.155     ; 4.354      ;
; -3.467 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.436     ; 4.033      ;
; -3.467 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.475     ; 3.994      ;
; -3.464 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.436     ; 4.030      ;
; -3.464 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.436     ; 4.030      ;
; -3.458 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.034      ;
; -3.457 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.426     ; 4.033      ;
; -3.456 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.021      ;
; -3.453 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.018      ;
; -3.453 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.437     ; 4.018      ;
; -3.441 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.457     ; 3.986      ;
; -3.435 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.109      ;
; -3.434 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.328     ; 4.108      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.084 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.907      ; 6.530      ;
; -5.084 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.913      ; 6.536      ;
; -5.084 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.907      ; 6.530      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.726 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.761      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.709 ; bufferedUART:io1|txByteWritten ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 1.000        ; -2.562     ; 3.149      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.690 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.529      ; 5.721      ;
; -4.688 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.939      ;
; -4.688 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.718      ; 6.945      ;
; -4.688 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.939      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.599 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.636      ;
; -4.591 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.842      ;
; -4.591 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.718      ; 6.848      ;
; -4.591 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.842      ;
; -4.448 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.485      ;
; -4.442 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.940      ; 6.921      ;
; -4.442 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.946      ; 6.927      ;
; -4.442 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.940      ; 6.921      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.386 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.338      ;
; -4.353 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.604      ;
; -4.353 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.718      ; 6.610      ;
; -4.353 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.712      ; 6.604      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.352 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.306      ;
; -4.337 ; T80s:cpu1|WR_n                 ; bufferedUART:io1|txd                                                                                      ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.374      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.170      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.330 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.282      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.296 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.250      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.294 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.334      ; 6.130      ;
; -4.270 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.940      ; 6.749      ;
; -4.270 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.946      ; 6.755      ;
; -4.270 ; T80s:cpu1|T80:u0|A[6]          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.940      ; 6.749      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.176     ; 4.628      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.170     ; 4.634      ;
; -4.265 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.176     ; 4.628      ;
; -4.262 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.176     ; 4.625      ;
; -4.262 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.170     ; 4.631      ;
; -4.262 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; -0.176     ; 4.625      ;
; -4.233 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.073      ;
; -4.233 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.073      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.057 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.734      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -5.001 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.825     ; 4.678      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.814 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.357      ;
; -4.771 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.625      ; 5.935      ;
; -4.757 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.631      ; 5.927      ;
; -4.757 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.625      ; 5.921      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.623 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.376      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.565 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.323      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.552 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.312      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.211      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.516 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 3.059      ;
; -4.502 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.260      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.480 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 4.155      ;
; -4.456 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txState.idle                                                                             ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.999      ;
; -4.453 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.211      ;
; -4.318 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.458     ; 4.399      ;
; -4.318 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.458     ; 4.399      ;
; -4.316 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.452     ; 4.403      ;
; -4.262 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.458     ; 4.343      ;
; -4.262 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.458     ; 4.343      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.452     ; 4.347      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.205 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.875      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.149 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.819      ;
; -4.115 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[0]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.658      ;
; -4.115 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[1]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.658      ;
; -4.115 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[2]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.658      ;
; -4.112 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBitCount[3]                                                                            ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.655      ;
; -3.951 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -2.459     ; 2.494      ;
; -3.912 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.430      ; 5.881      ;
; -3.898 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.436      ; 5.873      ;
; -3.898 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.430      ; 5.867      ;
; -3.815 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.430      ; 5.784      ;
; -3.810 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.658      ; 6.007      ;
; -3.804 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.367      ;
; -3.801 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 1.436      ; 5.776      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                                        ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; -4.939 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.819      ; 6.297      ;
; -4.774 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.825      ; 6.138      ;
; -4.774 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.819      ; 6.132      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.653 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.511      ;
; -4.649 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.264     ; 4.924      ;
; -4.646 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.264     ; 4.921      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.597 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.455      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.592 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.450      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.536 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 4.394      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.514 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.455      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.498 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.184     ; 3.316      ;
; -4.484 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.258     ; 4.765      ;
; -4.484 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.264     ; 4.759      ;
; -4.481 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.258     ; 4.762      ;
; -4.481 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.264     ; 4.756      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.444 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.385      ;
; -4.410 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.573      ;
; -4.367 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.530      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.346 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.445      ; 5.293      ;
; -4.270 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.433      ;
; -4.256 ; bufferedUART:io3|txByteWritten   ; bufferedUART:io3|txState.idle                                                                             ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 1.000        ; -2.180     ; 3.078      ;
; -4.245 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.630      ; 6.414      ;
; -4.245 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.408      ;
; -4.208 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.371      ;
; -4.202 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.630      ; 6.371      ;
; -4.202 ; T80s:cpu1|T80:u0|A[4]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.365      ;
; -4.182 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.127      ;
; -4.173 ; T80s:cpu1|WR_n                   ; bufferedUART:io3|txd                                                                                      ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.114      ;
; -4.124 ; T80s:cpu1|T80:u0|A[5]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.852      ; 6.515      ;
; -4.105 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.630      ; 6.274      ;
; -4.105 ; T80s:cpu1|T80:u0|A[3]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.268      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.072 ; T80s:cpu1|T80:u0|DO[1]           ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.936      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.056 ; T80s:cpu1|T80:u0|DO[0]           ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; -0.638     ; 3.920      ;
; -4.043 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.630      ; 6.212      ;
; -4.043 ; T80s:cpu1|T80:u0|A[2]            ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.624      ; 6.206      ;
; -4.034 ; bufferedUART:io3|rxClockCount[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 1.000        ; 0.313      ; 5.386      ;
; -4.018 ; bufferedUART:io3|rxClockCount[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 1.000        ; 0.313      ; 5.370      ;
; -3.985 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.731      ;
; -3.985 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.731      ;
; -3.985 ; T80s:cpu1|T80:u0|A[1]            ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock          ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.731      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                         ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                   ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.856 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.755      ; 6.150      ;
; -4.747 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.761      ; 6.047      ;
; -4.747 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.755      ; 6.041      ;
; -4.651 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txd                                                                                      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.532      ;
; -4.633 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.788      ; 6.960      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.624 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.378      ; 5.504      ;
; -4.614 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.560      ; 6.713      ;
; -4.580 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.461      ;
; -4.524 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.794      ; 6.857      ;
; -4.524 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.788      ; 6.851      ;
; -4.517 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.560      ; 6.616      ;
; -4.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.566      ; 6.610      ;
; -4.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.560      ; 6.604      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.475 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.275      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.464 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.345      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.463 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 5.346      ;
; -4.461 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.788      ; 6.788      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.419 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.702     ; 4.219      ;
; -4.416 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.328     ; 4.627      ;
; -4.413 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.328     ; 4.624      ;
; -4.408 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.566      ; 6.513      ;
; -4.408 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.560      ; 6.507      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.401 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.411      ; 6.314      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.382 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 6.067      ;
; -4.374 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.328     ; 4.585      ;
; -4.372 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.322     ; 4.589      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.367 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.165      ;
; -4.352 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.794      ; 6.685      ;
; -4.352 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.788      ; 6.679      ;
; -4.328 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txd                                                                                      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.242      ;
; -4.318 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.328     ; 4.529      ;
; -4.316 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.322     ; 4.533      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.311 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.704     ; 4.109      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.285 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.183      ; 5.970      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.260 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.705     ; 4.057      ;
; -4.257 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.171      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 4.911      ;
; 45.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 4.809      ;
; 45.966 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 4.423      ;
; 46.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.875      ;
; 46.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.794      ;
; 46.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.583      ;
; 46.818 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 3.564      ;
; 46.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.447      ;
; 46.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.450      ;
; 46.949 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 3.433      ;
; 47.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 3.392      ;
; 47.077 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 3.312      ;
; 47.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 3.255      ;
; 47.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.808      ;
; 47.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 2.770      ;
; 47.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.690      ;
; 47.923 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.471      ;
; 47.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 2.448      ;
; 47.988 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.372      ; 2.406      ;
; 94.426 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.230      ;
; 94.456 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.200      ;
; 94.478 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.178      ;
; 94.597 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.059      ;
; 94.600 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 5.056      ;
; 94.665 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.991      ;
; 94.761 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.895      ;
; 94.762 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 4.894      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.618      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.618      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.618      ;
; 95.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.618      ;
; 95.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.432      ;
; 95.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.432      ;
; 95.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.432      ;
; 95.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.432      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.426      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.426      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.426      ;
; 95.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.426      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.219      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.219      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.219      ;
; 95.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.219      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.181      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.181      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.181      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.181      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.159      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.064      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.064      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.064      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.064      ;
; 95.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.064      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.052      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.052      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.052      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.052      ;
; 95.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.052      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.995      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.989      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.989      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.989      ;
; 95.969 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.989      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.925      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.817      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.782      ;
; 96.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.782      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                ;
+--------+---------------------------------+-----------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.706 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[1]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.632      ; 2.641      ;
; -0.561 ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[28]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.759      ; 1.913      ;
; -0.519 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[8]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.798      ; 3.994      ;
; -0.515 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[16]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.779      ;
; -0.512 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[24]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.582      ; 3.785      ;
; -0.505 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[14]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.777      ; 1.987      ;
; -0.503 ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[7]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.624      ; 2.836      ;
; -0.502 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[8]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.792      ;
; -0.490 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_read      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.803      ; 4.028      ;
; -0.488 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[15]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.765      ; 1.992      ;
; -0.481 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[16]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.798      ; 4.032      ;
; -0.476 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[29]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.759      ; 1.998      ;
; -0.470 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[27]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.759      ; 2.004      ;
; -0.464 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_write     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.803      ; 4.054      ;
; -0.460 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[16]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.834      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[9]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[10]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[14]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[15]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[11]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[12]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.457 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[13]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.847      ;
; -0.446 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|din_latched[5]  ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.768      ; 2.037      ;
; -0.442 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.862      ;
; -0.442 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 3.862      ;
; -0.438 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|din_latched[4]  ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.757      ; 2.034      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[1]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[3]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.430 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.864      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[9]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[10]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[14]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[15]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[11]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[12]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.427 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[13]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.808      ; 4.096      ;
; -0.426 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[8]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.579      ; 3.868      ;
; -0.422 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[26]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.770      ; 2.063      ;
; -0.414 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[0]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.767      ; 2.068      ;
; -0.414 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|din_latched[6]  ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.757      ; 2.058      ;
; -0.404 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[31]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.761      ; 2.072      ;
; -0.403 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[2]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.756      ; 2.068      ;
; -0.384 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[30]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.772      ; 2.103      ;
; -0.382 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[25]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.770      ; 2.103      ;
; -0.369 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|host_write_flag ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.580      ; 3.926      ;
; -0.367 ; T80s:cpu1|T80:u0|DO[5]          ; bufferedUART:io1|txByteLatch[5]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.157      ; 1.505      ;
; -0.364 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[24]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.801      ; 4.152      ;
; -0.362 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|din_latched[0]  ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.768      ; 2.121      ;
; -0.355 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[4] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 2.990      ;
; -0.354 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[22]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.777      ; 2.138      ;
; -0.353 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[5] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 2.992      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[0]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[1]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[6]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[2]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[3]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[4]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.352 ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[5]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.188      ; 3.551      ;
; -0.340 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|dataOut[0]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.004      ;
; -0.338 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[14]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.766      ; 2.143      ;
; -0.336 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[6]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.766      ; 2.145      ;
; -0.327 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|dataOut[7]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.017      ;
; -0.323 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[31]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.584      ; 3.976      ;
; -0.323 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[30]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.584      ; 3.976      ;
; -0.318 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[0] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.026      ;
; -0.318 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[1] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.026      ;
; -0.318 ; T80s:cpu1|T80:u0|DO[0]          ; bufferedUART:io1|txByteLatch[0]   ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.157      ; 1.554      ;
; -0.318 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|din_latched[2]  ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.757      ; 2.154      ;
; -0.315 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[3] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.029      ;
; -0.315 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|dataOut[0]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.029      ;
; -0.309 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[23]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.765      ; 2.171      ;
; -0.309 ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[15]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.766      ; 2.172      ;
; -0.307 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[2] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.037      ;
; -0.301 ; T80s:cpu1|T80:u0|DO[2]          ; sd_controller:sd1|address[10]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.766      ; 2.180      ;
; -0.295 ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|dataOut[7]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.049      ;
; -0.293 ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[5]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.767      ; 2.189      ;
; -0.290 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[4] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.055      ;
; -0.288 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[5] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.057      ;
; -0.288 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[19]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.589      ; 4.016      ;
; -0.282 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|rxReadPointer[4] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.063      ;
; -0.281 ; T80s:cpu1|T80:u0|DO[5]          ; bufferedUART:io1|controlReg[5]    ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.154      ; 1.588      ;
; -0.281 ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|address[8]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.767      ; 2.201      ;
; -0.280 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|rxReadPointer[5] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.065      ;
; -0.280 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[4] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.065      ;
; -0.280 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[4]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.756      ; 2.191      ;
; -0.278 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|rxReadPointer[5] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.067      ;
; -0.277 ; bufferedUART:io5|rxInPointer[5] ; bufferedUART:io5|dataOut[7]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.067      ;
; -0.275 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|dataOut[0]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.069      ;
; -0.267 ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[13]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.766      ; 2.214      ;
; -0.265 ; T80s:cpu1|T80:u0|DO[1]          ; sd_controller:sd1|address[10]     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.777      ; 2.227      ;
; -0.263 ; bufferedUART:io5|rxInPointer[4] ; bufferedUART:io5|dataOut[7]       ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.081      ;
; -0.263 ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[7]      ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.765      ; 2.217      ;
; -0.257 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[0] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.087      ;
; -0.257 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[1] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.087      ;
; -0.254 ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|rxReadPointer[4] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.630      ; 3.091      ;
; -0.254 ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[3] ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 3.629      ; 3.090      ;
; -0.254 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|block_write     ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 4.584      ; 4.045      ;
+--------+---------------------------------+-----------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.383 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.067      ;
; 0.394 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.078      ;
; 0.395 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.079      ;
; 0.396 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.080      ;
; 0.399 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.083      ;
; 0.405 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.415 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.099      ;
; 0.417 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.101      ;
; 0.420 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.684      ;
; 0.433 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.454      ; 1.117      ;
; 0.463 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.727      ;
; 0.495 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.759      ;
; 0.566 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.251      ;
; 0.602 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.866      ;
; 0.602 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.866      ;
; 0.603 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.867      ;
; 0.619 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.883      ;
; 0.623 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.887      ;
; 0.625 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.889      ;
; 0.668 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.931      ;
; 0.670 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.934      ;
; 0.693 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.957      ;
; 0.693 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.957      ;
; 0.695 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.959      ;
; 0.698 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.962      ;
; 0.699 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.964      ;
; 0.709 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.973      ;
; 0.710 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.974      ;
; 0.712 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.976      ;
; 0.716 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.980      ;
; 0.727 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.991      ;
; 0.727 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.412      ;
; 0.728 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.991      ;
; 0.729 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 0.992      ;
; 0.733 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 0.997      ;
; 0.757 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.020      ;
; 0.758 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.022      ;
; 0.773 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.037      ;
; 0.789 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.053      ;
; 0.835 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.099      ;
; 0.851 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.115      ;
; 0.864 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.128      ;
; 0.876 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.140      ;
; 0.877 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.140      ;
; 0.892 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.156      ;
; 0.897 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.161      ;
; 0.904 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.167      ;
; 0.936 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.200      ;
; 0.944 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.208      ;
; 0.959 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.644      ;
; 0.964 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.228      ;
; 0.977 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.088      ;
; 0.996 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.455      ; 1.681      ;
; 0.998 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.262      ;
; 1.017 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.281      ;
; 1.018 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.282      ;
; 1.022 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.286      ;
; 1.022 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.286      ;
; 1.024 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.288      ;
; 1.033 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.297      ;
; 1.034 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.298      ;
; 1.037 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.301      ;
; 1.048 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.311      ;
; 1.050 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.314      ;
; 1.052 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.315      ;
; 1.052 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.315      ;
; 1.063 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.326      ;
; 1.067 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.330      ;
; 1.078 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.342      ;
; 1.100 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.211      ;
; 1.112 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.376      ;
; 1.116 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.380      ;
; 1.119 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.383      ;
; 1.121 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.385      ;
; 1.126 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.390      ;
; 1.139 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.403      ;
; 1.140 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.404      ;
; 1.144 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.408      ;
; 1.144 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.408      ;
; 1.152 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.415      ;
; 1.156 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.420      ;
; 1.159 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.423      ;
; 1.168 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.069      ; 1.432      ;
; 1.170 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.433      ;
; 1.173 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.068      ; 1.436      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cpuClock'                                                                                                                    ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; T80s:cpu1|T80:u0|XY_Ind                   ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock     ; cpuClock    ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|MCycle[0]                ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|PC[0]                    ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|BTR_r                    ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|Halt_FF                  ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[2]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|IntE_FF1                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|Alternate                ; T80s:cpu1|T80:u0|Alternate     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; T80s:cpu1|T80:u0|R[7]                     ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.669      ;
; 0.493 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.759      ;
; 0.600 ; T80s:cpu1|T80:u0|Ap[6]                    ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; T80s:cpu1|T80:u0|R[6]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.890      ;
; 0.668 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.935      ;
; 0.671 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.937      ;
; 0.674 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|I[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.940      ;
; 0.682 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.948      ;
; 0.684 ; T80s:cpu1|T80:u0|F[0]                     ; T80s:cpu1|T80:u0|Fp[0]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.950      ;
; 0.689 ; T80s:cpu1|T80:u0|Ap[1]                    ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.955      ;
; 0.705 ; T80s:cpu1|T80:u0|F[6]                     ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.972      ;
; 0.709 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.974      ;
; 0.712 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.977      ;
; 0.715 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; T80s:cpu1|T80:u0|Ap[0]                    ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.982      ;
; 0.720 ; T80s:cpu1|T80:u0|MCycle[2]                ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 0.987      ;
; 0.732 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 0.997      ;
; 0.733 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|I[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 0.999      ;
; 0.737 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.002      ;
; 0.756 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|I[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.022      ;
; 0.780 ; T80s:cpu1|T80:u0|Ap[3]                    ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.046      ;
; 0.791 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.057      ;
; 0.791 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.057      ;
; 0.796 ; T80s:cpu1|T80:u0|Ap[5]                    ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.062      ;
; 0.841 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.107      ;
; 0.845 ; T80s:cpu1|T80:u0|Ap[2]                    ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.111      ;
; 0.854 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.120      ;
; 0.857 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.123      ;
; 0.858 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.124      ;
; 0.859 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.125      ;
; 0.902 ; T80s:cpu1|T80:u0|I[0]                     ; T80s:cpu1|T80:u0|A[8]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.169      ;
; 0.904 ; T80s:cpu1|T80:u0|I[5]                     ; T80s:cpu1|T80:u0|A[13]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.171      ;
; 0.911 ; T80s:cpu1|T80:u0|MCycle[1]                ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.178      ;
; 0.914 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.180      ;
; 0.928 ; T80s:cpu1|T80:u0|Ap[7]                    ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.194      ;
; 0.977 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.243      ;
; 0.980 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.246      ;
; 1.014 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.280      ;
; 1.016 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock     ; cpuClock    ; 0.000        ; 0.557      ; 1.768      ;
; 1.024 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|I[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.289      ;
; 1.030 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|I[0]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.298      ;
; 1.036 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.301      ;
; 1.045 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.310      ;
; 1.049 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.314      ;
; 1.055 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.320      ;
; 1.057 ; T80s:cpu1|T80:u0|Ap[4]                    ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.323      ;
; 1.062 ; T80s:cpu1|T80:u0|I[6]                     ; T80s:cpu1|T80:u0|A[14]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.084      ; 1.341      ;
; 1.065 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[10]   ; cpuClock     ; cpuClock    ; 0.000        ; 0.059      ; 1.319      ;
; 1.070 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.336      ;
; 1.071 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.336      ;
; 1.071 ; T80s:cpu1|T80:u0|I[3]                     ; T80s:cpu1|T80:u0|A[11]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.338      ;
; 1.071 ; T80s:cpu1|T80:u0|I[4]                     ; T80s:cpu1|T80:u0|A[12]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.084      ; 1.350      ;
; 1.089 ; T80s:cpu1|T80:u0|M1_n                     ; T80s:cpu1|T80:u0|M1_n          ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.355      ;
; 1.099 ; T80s:cpu1|T80:u0|I[1]                     ; T80s:cpu1|T80:u0|A[9]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.072      ; 1.366      ;
; 1.115 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.381      ;
; 1.120 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.386      ;
; 1.121 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|I[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.066      ; 1.382      ;
; 1.124 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.389      ;
; 1.130 ; T80s:cpu1|T80:u0|Auto_Wait_t1             ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock     ; cpuClock    ; 0.000        ; -0.404     ; 0.921      ;
; 1.131 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.396      ;
; 1.135 ; T80s:cpu1|T80:u0|F[7]                     ; T80s:cpu1|T80:u0|Fp[7]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.401      ;
; 1.135 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.401      ;
; 1.140 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.406      ;
; 1.147 ; T80s:cpu1|T80:u0|ISet[1]                  ; T80s:cpu1|T80:u0|PreserveC_r   ; cpuClock     ; cpuClock    ; 0.000        ; -0.366     ; 0.976      ;
; 1.148 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[2]    ; cpuClock     ; cpuClock    ; 0.000        ; 0.059      ; 1.402      ;
; 1.152 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.418      ;
; 1.153 ; T80s:cpu1|T80:u0|ACC[2]                   ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock     ; cpuClock    ; 0.000        ; 0.071      ; 1.419      ;
; 1.155 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.420      ;
; 1.158 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.423      ;
; 1.167 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.432      ;
; 1.171 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.436      ;
; 1.173 ; T80s:cpu1|T80:u0|ISet[0]                  ; T80s:cpu1|T80:u0|MCycles[1]    ; cpuClock     ; cpuClock    ; 0.000        ; -0.366     ; 1.002      ;
; 1.186 ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; T80s:cpu1|T80:u0|RegBusA_r[5]  ; cpuClock     ; cpuClock    ; 0.000        ; -0.372     ; 1.009      ;
; 1.215 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock     ; cpuClock    ; 0.000        ; 0.074      ; 1.484      ;
; 1.246 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.511      ;
; 1.259 ; T80s:cpu1|T80:u0|TState[2]                ; T80s:cpu1|T80:u0|ISet[0]       ; cpuClock     ; cpuClock    ; 0.000        ; 0.522      ; 1.976      ;
; 1.267 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|R[7]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.066      ; 1.528      ;
; 1.274 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.539      ;
; 1.275 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.540      ;
; 1.289 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock     ; cpuClock    ; 0.000        ; 0.070      ; 1.554      ;
; 1.315 ; T80s:cpu1|T80:u0|MCycle[0]                ; T80s:cpu1|T80:u0|Pre_XY_F_M[0] ; cpuClock     ; cpuClock    ; 0.000        ; 0.056      ; 1.566      ;
+-------+-------------------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.392 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.450      ; 1.072      ;
; 0.407 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.422 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.684      ;
; 0.439 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.115      ;
; 0.441 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.117      ;
; 0.460 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.450      ; 1.140      ;
; 0.485 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.161      ;
; 0.488 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.450      ; 1.168      ;
; 0.603 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.865      ;
; 0.604 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.605 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.867      ;
; 0.606 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.868      ;
; 0.606 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.868      ;
; 0.647 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.450      ; 1.327      ;
; 0.670 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.346      ;
; 0.672 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.934      ;
; 0.673 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.349      ;
; 0.673 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.935      ;
; 0.674 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.936      ;
; 0.675 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.937      ;
; 0.693 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.955      ;
; 0.699 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.961      ;
; 0.701 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.963      ;
; 0.701 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.963      ;
; 0.706 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.968      ;
; 0.709 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.385      ;
; 0.710 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.972      ;
; 0.710 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.972      ;
; 0.711 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.973      ;
; 0.721 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.397      ;
; 0.722 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.446      ; 1.398      ;
; 0.728 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 0.990      ;
; 0.738 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.000      ;
; 0.752 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.014      ;
; 0.758 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.020      ;
; 0.761 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.023      ;
; 0.774 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.036      ;
; 0.777 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.039      ;
; 0.862 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.124      ;
; 0.866 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.128      ;
; 0.873 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.135      ;
; 0.889 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.151      ;
; 0.893 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.155      ;
; 0.899 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.161      ;
; 0.900 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.162      ;
; 0.904 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.166      ;
; 0.909 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.171      ;
; 0.912 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.174      ;
; 0.912 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.174      ;
; 0.939 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.201      ;
; 0.994 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.256      ;
; 1.015 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.277      ;
; 1.020 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.282      ;
; 1.021 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.283      ;
; 1.023 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.285      ;
; 1.025 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.287      ;
; 1.030 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.292      ;
; 1.038 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.300      ;
; 1.053 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.315      ;
; 1.065 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 3.884      ;
; 1.068 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.330      ;
; 1.085 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.347      ;
; 1.112 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 3.931      ;
; 1.116 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.378      ;
; 1.121 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.383      ;
; 1.126 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.388      ;
; 1.145 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.407      ;
; 1.147 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.409      ;
; 1.160 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.422      ;
; 1.170 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.432      ;
; 1.173 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.435      ;
; 1.173 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.435      ;
; 1.175 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.437      ;
; 1.177 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.439      ;
; 1.181 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.443      ;
; 1.188 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.450      ;
; 1.190 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.452      ;
; 1.196 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.458      ;
; 1.196 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.458      ;
; 1.196 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.458      ;
; 1.197 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.459      ;
; 1.197 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.459      ;
; 1.200 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.462      ;
; 1.202 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.464      ;
; 1.203 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.465      ;
; 1.205 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.067      ; 1.467      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.732      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.746      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.747      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.489 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.755      ;
; 0.493 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.759      ;
; 0.496 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.761      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.762      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.768      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.768      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.769      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.774      ;
; 0.534 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.128      ;
; 0.542 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.136      ;
; 0.548 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.142      ;
; 0.550 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.144      ;
; 0.554 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.148      ;
; 0.561 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.155      ;
; 0.563 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.157      ;
; 0.569 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.163      ;
; 0.572 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.166      ;
; 0.576 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.170      ;
; 0.583 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.177      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.868      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.869      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.613 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.364      ; 1.207      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.878      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.881      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.879      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.884      ;
; 0.622 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.888      ;
; 0.624 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.890      ;
; 0.625 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.891      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.922      ;
; 0.668 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.934      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.935      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.941      ;
; 0.676 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.942      ;
; 0.676 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.942      ;
; 0.677 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.943      ;
; 0.677 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.943      ;
; 0.679 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.373      ; 1.282      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.952      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.955      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.957      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.963      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.965      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.967      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.405 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.420 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.684      ;
; 0.437 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.451      ; 1.118      ;
; 0.462 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.726      ;
; 0.496 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.759      ;
; 0.496 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.759      ;
; 0.497 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.760      ;
; 0.498 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.761      ;
; 0.602 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.866      ;
; 0.603 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.867      ;
; 0.604 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.868      ;
; 0.604 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.868      ;
; 0.605 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.869      ;
; 0.624 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.887      ;
; 0.627 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.890      ;
; 0.654 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.451      ; 1.335      ;
; 0.671 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.934      ;
; 0.684 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.374      ;
; 0.686 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.376      ;
; 0.688 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.378      ;
; 0.700 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.964      ;
; 0.700 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.963      ;
; 0.707 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.971      ;
; 0.708 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.972      ;
; 0.710 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.974      ;
; 0.711 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.401      ;
; 0.712 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 0.976      ;
; 0.715 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.451      ; 1.396      ;
; 0.721 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 0.984      ;
; 0.722 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.412      ;
; 0.733 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.423      ;
; 0.739 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.002      ;
; 0.743 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 3.752      ;
; 0.745 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.435      ;
; 0.746 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.009      ;
; 0.747 ; bufferedUART:io3|txState.idle           ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.011      ;
; 0.756 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.460      ; 1.446      ;
; 0.774 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 3.788      ;
; 0.839 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.103      ;
; 0.873 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.136      ;
; 0.874 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.137      ;
; 0.875 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.138      ;
; 0.876 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.140      ;
; 0.878 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.142      ;
; 0.882 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.451      ; 1.563      ;
; 0.888 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.151      ;
; 0.899 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.162      ;
; 0.912 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.176      ;
; 0.914 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.178      ;
; 0.926 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.189      ;
; 0.935 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.065      ; 1.195      ;
; 0.982 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.246      ;
; 0.994 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.066      ; 1.255      ;
; 0.994 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.066      ; 1.255      ;
; 1.019 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.282      ;
; 1.024 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.287      ;
; 1.029 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.293      ;
; 1.034 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.297      ;
; 1.063 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.326      ;
; 1.065 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.328      ;
; 1.067 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.331      ;
; 1.077 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.340      ;
; 1.080 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.343      ;
; 1.121 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.384      ;
; 1.135 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.065      ; 1.395      ;
; 1.138 ; bufferedUART:io3|rxInPointer[5]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.401      ;
; 1.141 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.404      ;
; 1.146 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.409      ;
; 1.156 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.419      ;
; 1.166 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.429      ;
; 1.177 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.440      ;
; 1.178 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.441      ;
; 1.184 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.447      ;
; 1.187 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[5]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.450      ;
; 1.194 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txBuffer[6]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.070      ; 1.459      ;
; 1.194 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.458      ;
; 1.201 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.070      ; 1.466      ;
; 1.206 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.070      ; 1.471      ;
; 1.208 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.471      ;
; 1.218 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.482      ;
; 1.233 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.066      ; 1.494      ;
; 1.238 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.066      ; 1.499      ;
; 1.241 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.071      ; 1.507      ;
; 1.241 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.504      ;
; 1.243 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.068      ; 1.506      ;
; 1.247 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.069      ; 1.511      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.406 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.669      ;
; 0.407 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.407 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.669      ;
; 0.422 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.684      ;
; 0.460 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.722      ;
; 0.496 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.758      ;
; 0.498 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.760      ;
; 0.499 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.761      ;
; 0.603 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.865      ;
; 0.604 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.604 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.604 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.866      ;
; 0.626 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.888      ;
; 0.627 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.889      ;
; 0.627 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.889      ;
; 0.655 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.918      ;
; 0.672 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.355      ;
; 0.674 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.936      ;
; 0.678 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.361      ;
; 0.697 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.959      ;
; 0.697 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.959      ;
; 0.699 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.961      ;
; 0.700 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.962      ;
; 0.702 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.385      ;
; 0.704 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.966      ;
; 0.706 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.389      ;
; 0.712 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.395      ;
; 0.712 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.974      ;
; 0.713 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.975      ;
; 0.716 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.978      ;
; 0.716 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.979      ;
; 0.718 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 0.980      ;
; 0.721 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.404      ;
; 0.732 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.995      ;
; 0.733 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 0.996      ;
; 0.742 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.004      ;
; 0.746 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.008      ;
; 0.747 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.009      ;
; 0.754 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.437      ;
; 0.762 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.025      ;
; 0.775 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.037      ;
; 0.801 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[6]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.063      ;
; 0.861 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.123      ;
; 0.868 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.130      ;
; 0.869 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.131      ;
; 0.885 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.147      ;
; 0.886 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.149      ;
; 0.927 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.189      ;
; 0.959 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.070      ; 1.224      ;
; 0.959 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.070      ; 1.224      ;
; 0.960 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.070      ; 1.225      ;
; 0.974 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.657      ;
; 0.989 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.251      ;
; 0.999 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.682      ;
; 1.015 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.698      ;
; 1.019 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.281      ;
; 1.023 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.706      ;
; 1.023 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.285      ;
; 1.024 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.286      ;
; 1.031 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.453      ; 1.714      ;
; 1.034 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.297      ;
; 1.036 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.298      ;
; 1.037 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.299      ;
; 1.038 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.300      ;
; 1.050 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.313      ;
; 1.052 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.314      ;
; 1.054 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.317      ;
; 1.055 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.318      ;
; 1.055 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.318      ;
; 1.071 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.333      ;
; 1.072 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.335      ;
; 1.089 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.351      ;
; 1.115 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.377      ;
; 1.119 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.381      ;
; 1.121 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.383      ;
; 1.129 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.492      ; 4.076      ;
; 1.142 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.404      ;
; 1.144 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.406      ;
; 1.145 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.407      ;
; 1.146 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.408      ;
; 1.148 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.411      ;
; 1.148 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.411      ;
; 1.156 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.068      ; 1.419      ;
; 1.158 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.420      ;
; 1.164 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.426      ;
; 1.165 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.427      ;
; 1.171 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 2.492      ; 4.118      ;
; 1.174 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.067      ; 1.436      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'                                                                                            ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.799 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.680      ;
; -4.799 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.680      ;
; -4.799 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 5.680      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.788 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.675      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.771 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.382      ; 5.655      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.759 ; T80s:cpu1|WR_n        ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.385      ; 5.646      ;
; -4.476 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.390      ;
; -4.476 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.390      ;
; -4.476 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.390      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.465 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.385      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.448 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.365      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.436 ; T80s:cpu1|T80:u0|A[5] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.356      ;
; -4.379 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.184      ; 6.065      ;
; -4.379 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.184      ; 6.065      ;
; -4.379 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.184      ; 6.065      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.353 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.045      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.345 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.187      ; 6.034      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.319 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.190      ; 6.011      ;
; -4.318 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.232      ;
; -4.318 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.232      ;
; -4.318 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.232      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.307 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.418      ; 6.227      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.212      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.212      ;
; -4.298 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.412      ; 6.212      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
; -4.290 ; T80s:cpu1|T80:u0|A[6] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 1.415      ; 6.207      ;
+--------+-----------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.768 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.526      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.731 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.251      ; 5.484      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.691 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.256      ; 5.449      ;
; -4.360 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.120      ;
; -4.360 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.120      ;
; -4.360 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.120      ;
; -4.360 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.258      ; 5.120      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.070 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.633      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.039 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.714      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.033 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.591      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -4.002 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.832     ; 3.672      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.993 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.556      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.637      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.903 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.466      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.866 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.056      ; 5.424      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.826 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 1.061      ; 5.389      ;
; -3.813 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.488      ;
; -3.813 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.488      ;
; -3.813 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.488      ;
; -3.813 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.827     ; 3.488      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.709 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.744      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.689 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.726      ;
; -4.668 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.703      ;
; -4.668 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.703      ;
; -4.668 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.703      ;
; -4.668 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.533      ; 5.703      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.616 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.535      ; 5.653      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.194 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 6.034      ;
; -4.158 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.998      ;
; -4.158 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.998      ;
; -4.158 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.998      ;
; -4.158 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.998      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.153 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.995      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.099 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.051      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.939      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.097 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.937      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.079 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.548     ; 4.033      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.069 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.566      ; 6.137      ;
; -4.061 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.901      ;
; -4.061 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.901      ;
; -4.061 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.901      ;
; -4.061 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.338      ; 5.901      ;
; -4.058 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.010      ;
; -4.058 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.010      ;
; -4.058 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.010      ;
; -4.058 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.550     ; 4.010      ;
; -4.056 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.898      ;
; -4.056 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.898      ;
; -4.056 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.898      ;
; -4.056 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.898      ;
; -4.056 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.340      ; 5.898      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -4.404 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.345      ;
; -4.404 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.439      ; 5.345      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.395 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.335      ;
; -4.394 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.339      ;
; -4.394 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.339      ;
; -4.394 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.339      ;
; -4.394 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.339      ;
; -4.394 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.443      ; 5.339      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.381 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.438      ; 5.321      ;
; -4.367 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.435      ; 5.304      ;
; -4.367 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.435      ; 5.304      ;
; -4.367 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.435      ; 5.304      ;
; -4.367 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.435      ; 5.304      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 3.820      ;
; -3.962 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.644     ; 3.820      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.953 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.810      ;
; -3.952 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.640     ; 3.814      ;
; -3.952 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.640     ; 3.814      ;
; -3.952 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.640     ; 3.814      ;
; -3.952 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.640     ; 3.814      ;
; -3.952 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.640     ; 3.814      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.939 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.645     ; 3.796      ;
; -3.925 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.648     ; 3.779      ;
; -3.925 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.648     ; 3.779      ;
; -3.925 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.648     ; 3.779      ;
; -3.925 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.648     ; 3.779      ;
; -3.918 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.664      ;
; -3.918 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.664      ;
; -3.912 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.658      ;
; -3.912 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.244      ; 5.658      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.909 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.654      ;
; -3.908 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.658      ;
; -3.908 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.658      ;
; -3.908 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.658      ;
; -3.908 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.658      ;
; -3.908 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.658      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.903 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.648      ;
; -3.902 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.652      ;
; -3.902 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.652      ;
; -3.902 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.652      ;
; -3.902 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.652      ;
; -3.902 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.248      ; 5.652      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.895 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.640      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
; -3.889 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.243      ; 5.634      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.710      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.341      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.866      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.249      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.222      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.222      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.985      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.977      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.977      ;
; 97.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.977      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.983      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.983      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.983      ;
; 97.989 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.960      ;
; 98.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.583      ;
; 98.368 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.583      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.042 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.555      ; 4.052      ;
; 1.042 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.555      ; 4.052      ;
; 1.044 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.551      ; 4.050      ;
; 1.044 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.551      ; 4.050      ;
; 1.044 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.551      ; 4.050      ;
; 1.044 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.551      ; 4.050      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.046 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.554      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.047 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.553      ; 4.055      ;
; 1.090 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 4.104      ;
; 1.090 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 4.104      ;
; 1.090 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 4.104      ;
; 1.090 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 4.104      ;
; 1.090 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 2.559      ; 4.104      ;
; 1.525 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.551      ; 4.031      ;
; 1.525 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.551      ; 4.031      ;
; 1.525 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.551      ; 4.031      ;
; 1.525 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.551      ; 4.031      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.540 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.553      ; 4.048      ;
; 1.551 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.559      ; 4.065      ;
; 1.551 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.559      ; 4.065      ;
; 1.551 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.559      ; 4.065      ;
; 1.551 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.559      ; 4.065      ;
; 1.551 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.559      ; 4.065      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.552 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.554      ; 4.061      ;
; 1.561 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.555      ; 4.071      ;
; 1.561 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 2.555      ; 4.071      ;
; 3.178 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.651      ; 4.544      ;
; 3.178 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.651      ; 4.544      ;
; 3.180 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.542      ;
; 3.180 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.542      ;
; 3.180 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.542      ;
; 3.180 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.542      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.182 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.183 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.547      ;
; 3.226 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.655      ; 4.596      ;
; 3.226 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.655      ; 4.596      ;
; 3.226 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.655      ; 4.596      ;
; 3.226 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.655      ; 4.596      ;
; 3.226 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.655      ; 4.596      ;
; 3.324 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.651      ; 4.690      ;
; 3.324 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.651      ; 4.690      ;
; 3.326 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.688      ;
; 3.326 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.688      ;
; 3.326 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.688      ;
; 3.326 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.647      ; 4.688      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.328 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.650      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
; 3.329 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 1.649      ; 4.693      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.141 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.366      ; 3.962      ;
; 1.141 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.366      ; 3.962      ;
; 1.141 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.366      ; 3.962      ;
; 1.141 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.366      ; 3.962      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.380 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.199      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.425 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.359      ; 4.239      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.449 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 2.364      ; 4.268      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.366      ; 3.854      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.366      ; 3.854      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.366      ; 3.854      ;
; 1.533 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.366      ; 3.854      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.851 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.170      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.890 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.359      ; 4.204      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 1.925 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 2.364      ; 4.244      ;
; 2.544 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 3.721      ;
; 2.544 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 3.721      ;
; 2.544 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 3.721      ;
; 2.544 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 3.721      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.848 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.023      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.893 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.063      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 2.917 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.092      ;
; 3.282 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 4.459      ;
; 3.282 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 4.459      ;
; 3.282 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 4.459      ;
; 3.282 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.462      ; 4.459      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.521 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.460      ; 4.696      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
; 3.566 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 1.455      ; 4.736      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.508      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.508      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.714      ;
; 1.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.715      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.858      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.858      ;
; 1.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.858      ;
; 1.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.840      ;
; 1.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.840      ;
; 1.580 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.840      ;
; 1.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.029      ;
; 1.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.029      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.058      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.351 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.610      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.924      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
; 2.975 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.247      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'                                                                                                 ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.311 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.422      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.365 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.656      ; 4.476      ;
; 1.370 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.479      ;
; 1.370 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.479      ;
; 1.370 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.479      ;
; 1.370 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.479      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.404 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 2.654      ; 4.513      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.754 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.365      ;
; 1.804 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.413      ;
; 1.804 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.413      ;
; 1.804 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.413      ;
; 1.804 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.413      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.825 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.656      ; 4.436      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 1.844 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 2.654      ; 4.453      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.736 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.203      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.790 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 4.257      ;
; 2.795 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.260      ;
; 2.795 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.260      ;
; 2.795 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.260      ;
; 2.795 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.260      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 2.829 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.750      ; 4.294      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.680 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.116      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.734 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.279     ; 3.170      ;
; 3.739 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.281     ; 3.173      ;
; 3.739 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.281     ; 3.173      ;
; 3.739 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.281     ; 3.173      ;
; 3.739 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.281     ; 3.173      ;
; 3.760 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 1.752      ; 5.227      ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.391 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.343      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.416 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.494      ; 4.365      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.424 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.497      ; 4.376      ;
; 1.448 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.492      ; 4.395      ;
; 1.448 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.492      ; 4.395      ;
; 1.448 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 2.492      ; 4.395      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.907 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.359      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.919 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.494      ; 4.368      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.935 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.497      ; 4.387      ;
; 1.944 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.492      ; 4.391      ;
; 1.944 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.492      ; 4.391      ;
; 1.944 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 2.492      ; 4.391      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.270 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.578      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.295 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.590      ; 3.600      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.303 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.593      ; 3.611      ;
; 2.327 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.588      ; 3.630      ;
; 2.327 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.588      ; 3.630      ;
; 2.327 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.588      ; 3.630      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.884 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 4.973      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.909 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.371      ; 4.995      ;
; 3.917 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 1.374      ; 5.006      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 343.786 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; cpuClock            ; -5.501 ; -1433.081     ;
; BRG:brg2|baud_clk   ; -2.020 ; -71.113       ;
; T80s:cpu1|IORQ_n    ; -1.939 ; -96.971       ;
; BRG:brg3|baud_clk   ; -1.879 ; -65.471       ;
; BRG:brg4|baud_clk   ; -1.842 ; -64.986       ;
; BRG:brg1|baud_clk   ; -1.832 ; -64.150       ;
; altera_reserved_tck ; 48.209 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; T80s:cpu1|IORQ_n    ; -0.021 ; -0.052        ;
; BRG:brg1|baud_clk   ; 0.159  ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.165  ; 0.000         ;
; cpuClock            ; 0.178  ; 0.000         ;
; BRG:brg3|baud_clk   ; 0.185  ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.185  ; 0.000         ;
; altera_reserved_tck ; 0.186  ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; BRG:brg4|baud_clk   ; -1.805 ; -48.186       ;
; BRG:brg2|baud_clk   ; -1.796 ; -47.440       ;
; BRG:brg1|baud_clk   ; -1.766 ; -46.964       ;
; BRG:brg3|baud_clk   ; -1.626 ; -43.460       ;
; altera_reserved_tck ; 98.185 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; BRG:brg3|baud_clk   ; 0.336 ; 0.000         ;
; BRG:brg2|baud_clk   ; 0.347 ; 0.000         ;
; BRG:brg1|baud_clk   ; 0.430 ; 0.000         ;
; BRG:brg4|baud_clk   ; 0.496 ; 0.000         ;
; altera_reserved_tck ; 0.563 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; cpuClock            ; -1.000 ; -353.000          ;
; T80s:cpu1|IORQ_n    ; -1.000 ; -257.833          ;
; BRG:brg1|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg2|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg3|baud_clk   ; -1.000 ; -53.000           ;
; BRG:brg4|baud_clk   ; -1.000 ; -53.000           ;
; altera_reserved_tck ; 49.294 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cpuClock'                                                                                                                ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.501 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.148      ; 6.636      ;
; -5.484 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.603      ;
; -5.464 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.583      ;
; -5.430 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.554      ;
; -5.420 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.544      ;
; -5.412 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.557      ;
; -5.408 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.548      ;
; -5.403 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.533      ;
; -5.402 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.533      ;
; -5.400 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.171      ; 6.558      ;
; -5.395 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.148      ; 6.530      ;
; -5.395 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.524      ;
; -5.392 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.169      ; 6.548      ;
; -5.391 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.515      ;
; -5.388 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.519      ;
; -5.383 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.525      ;
; -5.380 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.162      ; 6.529      ;
; -5.378 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.497      ;
; -5.375 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.504      ;
; -5.375 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.515      ;
; -5.371 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.495      ;
; -5.364 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.504      ;
; -5.363 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.155      ; 6.505      ;
; -5.363 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.146      ; 6.496      ;
; -5.358 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.477      ;
; -5.355 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.495      ;
; -5.351 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.169      ; 6.507      ;
; -5.347 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.471      ;
; -5.343 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.146      ; 6.476      ;
; -5.341 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.147      ; 6.475      ;
; -5.337 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.466      ;
; -5.335 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.151      ; 6.473      ;
; -5.334 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.148      ; 6.469      ;
; -5.334 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.474      ;
; -5.331 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.147      ; 6.465      ;
; -5.329 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.160      ; 6.476      ;
; -5.327 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.451      ;
; -5.327 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.456      ;
; -5.324 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.448      ;
; -5.322 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.167      ; 6.476      ;
; -5.321 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.466      ;
; -5.320 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.162      ; 6.469      ;
; -5.320 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.461      ;
; -5.319 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.160      ; 6.466      ;
; -5.318 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.135      ; 6.440      ;
; -5.317 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.436      ;
; -5.314 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.454      ;
; -5.314 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.454      ;
; -5.314 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.438      ;
; -5.313 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.454      ;
; -5.311 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.456      ;
; -5.310 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.148      ; 6.445      ;
; -5.309 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.445      ;
; -5.309 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.151      ; 6.447      ;
; -5.308 ; T80s:cpu1|T80:u0|MCycle[2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.137      ; 6.432      ;
; -5.307 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.169      ; 6.463      ;
; -5.307 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.443      ;
; -5.306 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.447      ;
; -5.305 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.151      ; 6.443      ;
; -5.303 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.165      ; 6.455      ;
; -5.303 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.146      ; 6.436      ;
; -5.303 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.138      ; 6.428      ;
; -5.302 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.166      ; 6.455      ;
; -5.301 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.167      ; 6.455      ;
; -5.299 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.449      ;
; -5.299 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.449      ;
; -5.299 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.440      ;
; -5.299 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.151      ; 6.437      ;
; -5.298 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.135      ; 6.420      ;
; -5.297 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.143      ; 6.427      ;
; -5.297 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.132      ; 6.416      ;
; -5.296 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.427      ;
; -5.295 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.445      ;
; -5.295 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.431      ;
; -5.294 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.161      ; 6.442      ;
; -5.294 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.164      ; 6.445      ;
; -5.293 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.443      ;
; -5.293 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.165      ; 6.445      ;
; -5.293 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.422      ;
; -5.290 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.153      ; 6.430      ;
; -5.290 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.133      ; 6.410      ;
; -5.289 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|IncDecZ                  ; cpuClock     ; cpuClock    ; 1.000        ; 0.133      ; 6.409      ;
; -5.289 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.169      ; 6.445      ;
; -5.289 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.138      ; 6.414      ;
; -5.287 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; cpuClock     ; cpuClock    ; 1.000        ; 0.167      ; 6.441      ;
; -5.286 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][4] ; cpuClock     ; cpuClock    ; 1.000        ; 0.149      ; 6.422      ;
; -5.285 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|A[6]                     ; cpuClock     ; cpuClock    ; 1.000        ; -1.078     ; 5.194      ;
; -5.285 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.151      ; 6.423      ;
; -5.283 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; cpuClock     ; cpuClock    ; 1.000        ; 0.163      ; 6.433      ;
; -5.283 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; cpuClock     ; cpuClock    ; 1.000        ; 0.146      ; 6.416      ;
; -5.283 ; T80s:cpu1|T80:u0|F[6]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.138      ; 6.408      ;
; -5.283 ; T80s:cpu1|T80:u0|MCycle[1] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.142      ; 6.412      ;
; -5.282 ; T80s:cpu1|T80:u0|F[0]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.157      ; 6.426      ;
; -5.282 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.144      ; 6.413      ;
; -5.282 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.147      ; 6.416      ;
; -5.282 ; T80s:cpu1|T80:u0|F[7]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.147      ; 6.416      ;
; -5.281 ; T80s:cpu1|T80:u0|IR[2]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.426      ;
; -5.280 ; T80s:cpu1|T80:u0|IR[0]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; cpuClock     ; cpuClock    ; 1.000        ; 0.158      ; 6.425      ;
; -5.279 ; T80s:cpu1|T80:u0|IR[4]     ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][3] ; cpuClock     ; cpuClock    ; 1.000        ; 0.165      ; 6.431      ;
; -5.278 ; T80s:cpu1|T80:u0|F[2]      ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][6] ; cpuClock     ; cpuClock    ; 1.000        ; 0.154      ; 6.419      ;
+--------+----------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg2|baud_clk'                                                                                                                                                                                     ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.020 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.185      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -2.007 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.322     ; 2.172      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.794 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.958      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.781 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.945      ;
; -1.764 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.152     ; 2.121      ;
; -1.763 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.154     ; 2.118      ;
; -1.763 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.154     ; 2.118      ;
; -1.752 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.485      ; 2.746      ;
; -1.752 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.485      ; 2.746      ;
; -1.751 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.487      ; 2.747      ;
; -1.751 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.152     ; 2.108      ;
; -1.750 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.154     ; 2.105      ;
; -1.750 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.154     ; 2.105      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.832      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.667 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.464      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.661 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.819      ;
; -1.647 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.450      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[0]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[1]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[2]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[3]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[4]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[5]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.624 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[6]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.427      ;
; -1.620 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.423      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.612 ; T80s:cpu1|WR_n                 ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.416      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.520 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.513      ;
; -1.455 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.619      ;
; -1.428 ; T80s:cpu1|T80:u0|DO[1]         ; bufferedUART:io5|txBuffer[7]                                                                              ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.592      ;
; -1.420 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.828      ; 2.757      ;
; -1.420 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.828      ; 2.757      ;
; -1.419 ; T80s:cpu1|T80:u0|A[4]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.830      ; 2.758      ;
; -1.418 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.905      ; 2.832      ;
; -1.418 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.905      ; 2.832      ;
; -1.417 ; T80s:cpu1|T80:u0|A[5]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.907      ; 2.833      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[1]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[2]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[3]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[4]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[5]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.396 ; bufferedUART:io5|txByteWritten ; bufferedUART:io5|txClockCount[0]                                                                          ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 1.000        ; -0.994     ; 1.389      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.828      ; 2.725      ;
; -1.388 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.828      ; 2.725      ;
; -1.387 ; T80s:cpu1|T80:u0|A[3]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.830      ; 2.726      ;
; -1.383 ; T80s:cpu1|T80:u0|DO[0]         ; bufferedUART:io5|txd                                                                                      ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.547      ;
; -1.365 ; T80s:cpu1|T80:u0|A[2]          ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock         ; BRG:brg2|baud_clk ; 0.500        ; 0.828      ; 2.702      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.939 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.434     ; 2.492      ;
; -1.926 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.340     ; 2.573      ;
; -1.775 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.415     ; 2.347      ;
; -1.760 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 2.626      ;
; -1.752 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.415     ; 2.324      ;
; -1.693 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 2.247      ;
; -1.657 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.355      ;
; -1.653 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.351      ;
; -1.653 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.351      ;
; -1.556 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.393     ; 2.150      ;
; -1.547 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.288     ; 2.246      ;
; -1.523 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.395     ; 2.115      ;
; -1.472 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.208      ;
; -1.472 ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.208      ;
; -1.424 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.122      ;
; -1.424 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.122      ;
; -1.422 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.120      ;
; -1.397 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.430     ; 1.954      ;
; -1.390 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.430     ; 1.947      ;
; -1.387 ; bufferedUART:io4|rxReadPointer[5]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 2.085      ;
; -1.310 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.046      ;
; -1.310 ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.046      ;
; -1.310 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.338     ; 1.959      ;
; -1.308 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.048     ; 2.269      ;
; -1.305 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.416     ; 1.876      ;
; -1.293 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.128     ; 2.174      ;
; -1.286 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 2.152      ;
; -1.274 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.416     ; 1.845      ;
; -1.264 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[1]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.000      ;
; -1.264 ; SBCTextDisplayRGB:io2|kbReadPointer[0]                                                                    ; SBCTextDisplayRGB:io2|kbReadPointer[2]                                                                    ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.251     ; 2.000      ;
; -1.260 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.048     ; 2.221      ;
; -1.257 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.402     ; 1.842      ;
; -1.256 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.430     ; 1.813      ;
; -1.248 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.048     ; 2.209      ;
; -1.240 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.415     ; 1.812      ;
; -1.233 ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.433     ; 1.787      ;
; -1.233 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.416     ; 1.804      ;
; -1.230 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.128     ; 2.111      ;
; -1.226 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 2.092      ;
; -1.223 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.339     ; 1.871      ;
; -1.221 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.273     ; 1.935      ;
; -1.217 ; bufferedUART:io4|rxReadPointer[0]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 2.083      ;
; -1.216 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.415     ; 1.788      ;
; -1.213 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.119     ; 2.103      ;
; -1.208 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.934      ;
; -1.207 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.402     ; 1.792      ;
; -1.207 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.402     ; 1.792      ;
; -1.205 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.931      ;
; -1.205 ; bufferedUART:io5|rxReadPointer[4]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.931      ;
; -1.204 ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io5|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.402     ; 1.789      ;
; -1.204 ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io3|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.415     ; 1.776      ;
; -1.202 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.994      ;
; -1.201 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.993      ;
; -1.200 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.992      ;
; -1.198 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.273     ; 1.912      ;
; -1.198 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.990      ;
; -1.197 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.913      ;
; -1.197 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.989      ;
; -1.197 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.989      ;
; -1.196 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.273     ; 1.910      ;
; -1.196 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.912      ;
; -1.195 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.119     ; 2.085      ;
; -1.195 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.911      ;
; -1.191 ; bufferedUART:io3|rxReadPointer[4]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.907      ;
; -1.190 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.916      ;
; -1.187 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.913      ;
; -1.187 ; bufferedUART:io5|rxReadPointer[0]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.913      ;
; -1.183 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.881      ;
; -1.179 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.877      ;
; -1.179 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.877      ;
; -1.175 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.119     ; 2.065      ;
; -1.170 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.896      ;
; -1.167 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.893      ;
; -1.167 ; bufferedUART:io5|rxReadPointer[5]                                                                         ; bufferedUART:io5|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.261     ; 1.893      ;
; -1.157 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.949      ;
; -1.156 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.948      ;
; -1.155 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.947      ;
; -1.153 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.945      ;
; -1.152 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.944      ;
; -1.152 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.944      ;
; -1.149 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.847      ;
; -1.149 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.847      ;
; -1.149 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.048     ; 2.110      ;
; -1.147 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.845      ;
; -1.145 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.937      ;
; -1.144 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.936      ;
; -1.143 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.935      ;
; -1.142 ; bufferedUART:io4|rxReadPointer[1]                                                                         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.143     ; 2.008      ;
; -1.141 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.933      ;
; -1.140 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.288     ; 1.839      ;
; -1.140 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.932      ;
; -1.140 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.195     ; 1.932      ;
; -1.135 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.273     ; 1.849      ;
; -1.134 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.850      ;
; -1.133 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.849      ;
; -1.132 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.848      ;
; -1.128 ; bufferedUART:io3|rxReadPointer[1]                                                                         ; bufferedUART:io3|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.271     ; 1.844      ;
; -1.126 ; bufferedUART:io4|rxReadPointer[3]                                                                         ; bufferedUART:io4|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.824      ;
; -1.123 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.821      ;
; -1.119 ; bufferedUART:io4|rxReadPointer[4]                                                                         ; bufferedUART:io4|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n ; T80s:cpu1|IORQ_n ; 1.000        ; -0.289     ; 1.817      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg3|baud_clk'                                                                                                                                                                         ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                   ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.879 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.145      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.866 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 2.132      ;
; -1.860 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.042     ; 2.327      ;
; -1.847 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.042     ; 2.314      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.844 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.109      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.831 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 2.096      ;
; -1.805 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.040     ; 2.274      ;
; -1.804 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.042     ; 2.271      ;
; -1.792 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.040     ; 2.261      ;
; -1.791 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.042     ; 2.258      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.597      ; 2.862      ;
; -1.696 ; T80s:cpu1|WR_n         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.597      ; 2.802      ;
; -1.695 ; T80s:cpu1|WR_n         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.599      ; 2.803      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.607 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.878      ;
; -1.598 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 3.047      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.594 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.216     ; 1.865      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.583 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.487      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.575 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.480      ;
; -1.571 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 3.020      ;
; -1.566 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 3.015      ;
; -1.538 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 2.987      ;
; -1.537 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.942      ; 2.988      ;
; -1.511 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 2.960      ;
; -1.510 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.942      ; 2.961      ;
; -1.506 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 2.955      ;
; -1.505 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.942      ; 2.956      ;
; -1.489 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.397      ;
; -1.488 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.017      ; 3.014      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.484 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.423      ; 2.394      ;
; -1.480 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txd                                                                                      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.384      ;
; -1.463 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.940      ; 2.912      ;
; -1.428 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.017      ; 2.954      ;
; -1.427 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 1.019      ; 2.955      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.425 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.672      ;
; -1.417 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.761      ; 2.665      ;
; -1.417 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.761      ; 2.665      ;
; -1.417 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.761      ; 2.665      ;
; -1.417 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.761      ; 2.665      ;
; -1.417 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io3|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.761      ; 2.665      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg4|baud_clk'                                                                                                                                                                         ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                   ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.842 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.082     ; 2.269      ;
; -1.829 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.082     ; 2.256      ;
; -1.818 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.557      ; 2.884      ;
; -1.815 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.977      ; 3.301      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.787 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.016      ;
; -1.784 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.080     ; 2.213      ;
; -1.783 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.082     ; 2.210      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.774 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 2.003      ;
; -1.771 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.080     ; 2.200      ;
; -1.770 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.082     ; 2.197      ;
; -1.759 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.900      ; 3.168      ;
; -1.746 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.557      ; 2.812      ;
; -1.745 ; T80s:cpu1|WR_n         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.559      ; 2.813      ;
; -1.743 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.977      ; 3.229      ;
; -1.742 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.979      ; 3.230      ;
; -1.727 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.900      ; 3.136      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.947      ;
; -1.710 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.977      ; 3.196      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.934      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.702 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.929      ;
; -1.690 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txd                                                                                      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.380      ; 2.557      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.689 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.260     ; 1.916      ;
; -1.687 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.900      ; 3.096      ;
; -1.686 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.902      ; 3.097      ;
; -1.677 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.380      ; 2.544      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.662 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.528      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.659 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.945      ;
; -1.655 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.900      ; 3.064      ;
; -1.654 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.902      ; 3.065      ;
; -1.638 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.977      ; 3.124      ;
; -1.637 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.979      ; 3.125      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.620 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.379      ; 2.486      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.617 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.799      ; 2.903      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.603 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.722      ; 2.812      ;
; -1.594 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.462      ;
; -1.594 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.462      ;
; -1.594 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.462      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BRG:brg1|baud_clk'                                                                                                                                                                         ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                                                                                   ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.832 ; T80s:cpu1|WR_n         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.654      ; 2.995      ;
; -1.825 ; T80s:cpu1|WR_n         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.654      ; 2.988      ;
; -1.824 ; T80s:cpu1|WR_n         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.656      ; 2.989      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.720 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.048      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.707 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.035      ;
; -1.687 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.017      ; 2.213      ;
; -1.686 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.015      ; 2.210      ;
; -1.686 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.015      ; 2.210      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 2.011      ;
; -1.683 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.189      ;
; -1.676 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.182      ;
; -1.675 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.999      ; 3.183      ;
; -1.674 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.017      ; 2.200      ;
; -1.673 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.015      ; 2.197      ;
; -1.673 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.015      ; 2.197      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.670 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.998      ;
; -1.665 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.074      ; 3.248      ;
; -1.658 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.074      ; 3.241      ;
; -1.657 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.076      ; 3.242      ;
; -1.651 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.157      ;
; -1.644 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.150      ;
; -1.643 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.999      ; 3.151      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.630 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.476      ; 2.593      ;
; -1.627 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.595      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.615 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.582      ;
; -1.593 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.099      ;
; -1.586 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.092      ;
; -1.585 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.999      ; 3.093      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[0]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[1]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[2]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[3]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[4]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[5]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.578 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBuffer[6]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.545      ;
; -1.560 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.074      ; 3.143      ;
; -1.553 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txd                                                                                      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.521      ;
; -1.553 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.074      ; 3.136      ;
; -1.552 ; T80s:cpu1|T80:u0|A[6]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 1.076      ; 3.137      ;
; -1.535 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.041      ;
; -1.528 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.997      ; 3.034      ;
; -1.527 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.999      ; 3.035      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.509 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.833      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.496 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.163     ; 1.820      ;
; -1.491 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBuffer[7]                                                                              ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.820      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[4]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[3]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[0]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[1]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[2]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.481 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxInPointer[5]                                                                           ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.819      ; 2.787      ;
; -1.466 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.776      ;
+--------+------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.239      ;
; 48.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.204      ;
; 48.434 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.013      ;
; 48.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.801      ;
; 48.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.705      ;
; 48.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.687      ;
; 48.773 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.667      ;
; 48.857 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.583      ;
; 48.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.585      ;
; 48.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.574      ;
; 48.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.565      ;
; 48.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.558      ;
; 48.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.548      ;
; 49.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.320      ;
; 49.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.271      ;
; 49.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.205      ;
; 49.304 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.143      ;
; 49.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.126      ;
; 49.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.082      ;
; 97.491 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.327      ;
; 97.496 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.322      ;
; 97.503 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.314      ;
; 97.585 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.233      ;
; 97.607 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.210      ;
; 97.634 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.184      ;
; 97.703 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.114      ;
; 97.707 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_we_reg                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.190     ; 2.110      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.132      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.132      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.132      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.132      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.027      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.027      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.027      ;
; 97.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.027      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 97.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.018      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.963      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.963      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.963      ;
; 98.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.963      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.943      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.880      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.858      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.858      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.858      ;
; 98.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.858      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.849      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.849      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.849      ;
; 98.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.849      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.831      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.819      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.819      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.819      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.819      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.819      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.168 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.801      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.811      ;
; 98.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.740      ;
; 98.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.740      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                        ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                   ; Launch Clock      ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------------+--------------+------------+------------+
; -0.021 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[24]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.775      ;
; -0.018 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[16]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.193      ; 1.779      ;
; -0.013 ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[8]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.193      ; 1.784      ;
; -0.007 ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[16]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.193      ; 1.790      ;
; -0.004 ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[8]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.267      ; 1.867      ;
; 0.003  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[8]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.193      ; 1.800      ;
; 0.009  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[16]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.267      ; 1.880      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[9]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[10]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[14]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[15]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[11]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[12]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.013  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[13]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.815      ;
; 0.014  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[6]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.816      ;
; 0.014  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[7]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.816      ;
; 0.022  ; bufferedUART:io1|txByteSent     ; bufferedUART:io1|txByteWritten                                                                            ; BRG:brg1|baud_clk ; T80s:cpu1|IORQ_n ; 0.000        ; 1.044      ; 1.170      ;
; 0.024  ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[1]                                                                               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.641      ; 1.269      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[0]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[1]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[2]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[3]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[4]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.027  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[5]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.823      ;
; 0.031  ; T80s:cpu1|T80:u0|DO[3]          ; sd_controller:sd1|address[28]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.244      ; 0.879      ;
; 0.036  ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[15]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.249      ; 0.889      ;
; 0.040  ; bufferedUART:io5|txByteSent     ; bufferedUART:io5|dataOut[7]                                                                               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.633      ; 1.277      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[9]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[10]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[14]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[15]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[11]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[12]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.042  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[13]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.918      ;
; 0.052  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_write                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.268      ; 1.924      ;
; 0.061  ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|address[14]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.254      ; 0.919      ;
; 0.061  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[31]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.194      ; 1.859      ;
; 0.061  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[30]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.194      ; 1.859      ;
; 0.063  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|dataOut[1]                                                                               ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.406      ; 2.573      ;
; 0.065  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|host_write_flag                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.194      ; 1.863      ;
; 0.065  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[24]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.266      ; 1.935      ;
; 0.067  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|block_read                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.268      ; 1.939      ;
; 0.067  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[31]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.194      ; 1.865      ;
; 0.067  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[30]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.194      ; 1.865      ;
; 0.073  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|dataOut[0]                                                                               ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.575      ;
; 0.075  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[4]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.577      ;
; 0.076  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[5]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.578      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[9]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[10]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[14]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[15]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[11]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[12]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.076  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[13]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.878      ;
; 0.077  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[6]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.879      ;
; 0.077  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[7]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.879      ;
; 0.084  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[1]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.586      ;
; 0.084  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[0]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.586      ;
; 0.086  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.539      ; 2.749      ;
; 0.087  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[3]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.589      ;
; 0.089  ; bufferedUART:io5|rxInPointer[0] ; bufferedUART:io5|dataOut[7]                                                                               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.639      ; 1.332      ;
; 0.092  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[25]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.888      ;
; 0.092  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[26]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.888      ;
; 0.092  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[27]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.888      ;
; 0.092  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[28]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.888      ;
; 0.092  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[29]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.888      ;
; 0.092  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[6]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.968      ;
; 0.092  ; T80s:cpu1|T80:u0|A[0]           ; sd_controller:sd1|address[7]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.272      ; 1.968      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[0]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[1]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[2]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[3]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[4]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.095  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[5]                                                                              ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.891      ;
; 0.096  ; T80s:cpu1|T80:u0|DO[5]          ; sd_controller:sd1|din_latched[5]                                                                          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.250      ; 0.950      ;
; 0.097  ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|dataOut[7]                                                                               ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.639      ; 1.340      ;
; 0.097  ; T80s:cpu1|T80:u0|DO[4]          ; sd_controller:sd1|address[29]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.245      ; 0.946      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[0]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[1]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[6]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[2]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[3]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[4]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.098  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io1|txByteLatch[5]                                                                           ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.973      ; 1.675      ;
; 0.099  ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[4]                                                                         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.639      ; 1.342      ;
; 0.100  ; bufferedUART:io5|rxInPointer[2] ; bufferedUART:io5|rxReadPointer[5]                                                                         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.639      ; 1.343      ;
; 0.102  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[25]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.898      ;
; 0.102  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[26]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.898      ;
; 0.102  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[27]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.898      ;
; 0.102  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[28]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.898      ;
; 0.102  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[29]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.898      ;
; 0.104  ; T80s:cpu1|T80:u0|DO[7]          ; sd_controller:sd1|address[23]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.249      ; 0.957      ;
; 0.105  ; bufferedUART:io4|txByteSent     ; bufferedUART:io4|txByteWritten                                                                            ; BRG:brg4|baud_clk ; T80s:cpu1|IORQ_n ; 0.000        ; 0.881      ; 1.090      ;
; 0.107  ; T80s:cpu1|T80:u0|A[0]           ; bufferedUART:io5|rxReadPointer[2]                                                                         ; cpuClock          ; T80s:cpu1|IORQ_n ; 0.000        ; 2.398      ; 2.609      ;
; 0.107  ; T80s:cpu1|T80:u0|DO[6]          ; sd_controller:sd1|address[31]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.246      ; 0.957      ;
; 0.107  ; T80s:cpu1|T80:u0|A[1]           ; sd_controller:sd1|address[19]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.198      ; 1.909      ;
; 0.109  ; T80s:cpu1|T80:u0|A[2]           ; sd_controller:sd1|address[24]                                                                             ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.192      ; 1.905      ;
; 0.110  ; bufferedUART:io5|rxInPointer[3] ; bufferedUART:io5|rxReadPointer[4]                                                                         ; BRG:brg2|baud_clk ; T80s:cpu1|IORQ_n ; -0.500       ; 1.639      ; 1.353      ;
; 0.110  ; T80s:cpu1|T80:u0|A[1]           ; MMU4:MemoryManagement|cpu_entry_select[0]                                                                 ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 2.015      ; 1.729      ;
; 0.110  ; T80s:cpu1|T80:u0|DO[0]          ; sd_controller:sd1|din_latched[0]                                                                          ; cpuClock          ; T80s:cpu1|IORQ_n ; -0.500       ; 1.250      ; 0.964      ;
+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg1|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.159 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.479      ;
; 0.163 ; bufferedUART:io1|rxCurrentByteBuffer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.483      ;
; 0.164 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.484      ;
; 0.166 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.486      ;
; 0.170 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.490      ;
; 0.174 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.494      ;
; 0.176 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.496      ;
; 0.182 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.216      ; 0.502      ;
; 0.186 ; bufferedUART:io1|txd                    ; bufferedUART:io1|txd                                                                                      ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxState.stopBit        ; bufferedUART:io1|rxState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxState.idle           ; bufferedUART:io1|rxState.idle                                                                             ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|rxBitCount[3]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[3]          ; bufferedUART:io1|txBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[2]          ; bufferedUART:io1|txBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txBitCount[1]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txState.dataBit        ; bufferedUART:io1|txState.dataBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txState.stopBit        ; bufferedUART:io1|txState.stopBit                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io1|txByteSent             ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; bufferedUART:io1|rxBitCount[1]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; bufferedUART:io1|rxCurrentByteBuffer[3] ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.249 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.571      ;
; 0.251 ; bufferedUART:io1|txBuffer[1]            ; bufferedUART:io1|txBuffer[0]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io1|txBuffer[4]            ; bufferedUART:io1|txBuffer[3]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; bufferedUART:io1|txBuffer[2]            ; bufferedUART:io1|txBuffer[1]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.374      ;
; 0.256 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.882      ;
; 0.262 ; bufferedUART:io1|txBuffer[6]            ; bufferedUART:io1|txBuffer[5]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; bufferedUART:io1|rxCurrentByteBuffer[6] ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.385      ;
; 0.263 ; bufferedUART:io1|rxCurrentByteBuffer[7] ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.385      ;
; 0.276 ; bufferedUART:io1|rxCurrentByteBuffer[4] ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.398      ;
; 0.286 ; bufferedUART:io1|rxInPointer[5]         ; bufferedUART:io1|rxInPointer[5]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.407      ;
; 0.293 ; bufferedUART:io1|txBuffer[3]            ; bufferedUART:io1|txBuffer[2]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; bufferedUART:io1|txBuffer[5]            ; bufferedUART:io1|txBuffer[4]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.415      ;
; 0.297 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; bufferedUART:io1|txClockCount[5]        ; bufferedUART:io1|txClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; bufferedUART:io1|rxClockCount[2]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; bufferedUART:io1|rxBitCount[0]          ; bufferedUART:io1|rxBitCount[2]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|rxInPointer[3]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|rxInPointer[2]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; bufferedUART:io1|rxClockCount[5]        ; bufferedUART:io1|rxClockCount[5]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; bufferedUART:io1|rxCurrentByteBuffer[1] ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.443      ;
; 0.321 ; bufferedUART:io1|rxInPointer[3]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.643      ;
; 0.327 ; bufferedUART:io1|rxInPointer[0]         ; bufferedUART:io1|rxInPointer[0]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txByteSent                                                                               ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.450      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.332 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.958      ;
; 0.339 ; bufferedUART:io1|txBitCount[0]          ; bufferedUART:io1|txBitCount[1]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.460      ;
; 0.345 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.971      ;
; 0.349 ; bufferedUART:io1|rxCurrentByteBuffer[5] ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.471      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.352 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 1.978      ;
; 0.362 ; bufferedUART:io1|txBuffer[7]            ; bufferedUART:io1|txBuffer[6]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.483      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.367 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.412      ; 1.988      ;
; 0.368 ; bufferedUART:io1|rxClockCount[4]        ; bufferedUART:io1|rxClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.489      ;
; 0.373 ; bufferedUART:io1|txClockCount[4]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; bufferedUART:io1|rxInPointer[4]         ; bufferedUART:io1|rxInPointer[4]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.495      ;
; 0.381 ; bufferedUART:io1|rxClockCount[3]        ; bufferedUART:io1|rxClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.502      ;
; 0.383 ; bufferedUART:io1|rxInPointer[1]         ; bufferedUART:io1|rxInPointer[1]                                                                           ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.504      ;
; 0.383 ; bufferedUART:io1|txClockCount[0]        ; bufferedUART:io1|txClockCount[0]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.504      ;
; 0.405 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.526      ;
; 0.406 ; bufferedUART:io1|rxState.dataBit        ; bufferedUART:io1|rxBitCount[0]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.527      ;
; 0.428 ; bufferedUART:io1|rxCurrentByteBuffer[2] ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.038      ; 0.550      ;
; 0.434 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.593      ; 2.256      ;
; 0.434 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.595      ; 2.258      ;
; 0.434 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg1|baud_clk ; 0.000        ; 1.593      ; 2.256      ;
; 0.437 ; bufferedUART:io1|txState.idle           ; bufferedUART:io1|txBuffer[7]                                                                              ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.558      ;
; 0.446 ; bufferedUART:io1|txClockCount[1]        ; bufferedUART:io1|txClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; bufferedUART:io1|rxClockCount[1]        ; bufferedUART:io1|rxClockCount[2]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; bufferedUART:io1|txClockCount[3]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; bufferedUART:io1|rxInPointer[2]         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.218      ; 0.770      ;
; 0.452 ; bufferedUART:io1|rxBitCount[2]          ; bufferedUART:io1|rxBitCount[3]                                                                            ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.573      ;
; 0.457 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[3]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; bufferedUART:io1|rxClockCount[0]        ; bufferedUART:io1|rxClockCount[1]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; bufferedUART:io1|txClockCount[2]        ; bufferedUART:io1|txClockCount[4]                                                                          ; BRG:brg1|baud_clk ; BRG:brg1|baud_clk ; 0.000        ; 0.037      ; 0.581      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg2|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.165 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.214      ; 0.483      ;
; 0.184 ; bufferedUART:io5|rxCurrentByteBuffer[0] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.497      ;
; 0.185 ; bufferedUART:io5|rxBitCount[3]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io5|rxBitCount[2]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txd                    ; bufferedUART:io5|txd                                                                                      ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[7]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txBitCount[1]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txBitCount[3]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txState.stopBit        ; bufferedUART:io5|txState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|txByteSent             ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|rxState.stopBit        ; bufferedUART:io5|rxState.stopBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|rxState.dataBit        ; bufferedUART:io5|rxState.dataBit                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io5|rxState.idle           ; bufferedUART:io5|rxState.idle                                                                             ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.500      ;
; 0.192 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[0]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.198 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.214      ; 0.516      ;
; 0.204 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.517      ;
; 0.208 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.214      ; 0.526      ;
; 0.252 ; bufferedUART:io5|txBuffer[1]            ; bufferedUART:io5|txBuffer[0]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; bufferedUART:io5|txBuffer[2]            ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; bufferedUART:io5|txBuffer[5]            ; bufferedUART:io5|txBuffer[4]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; bufferedUART:io5|txBuffer[3]            ; bufferedUART:io5|txBuffer[2]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; bufferedUART:io5|txBuffer[4]            ; bufferedUART:io5|txBuffer[3]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.277 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.399      ;
; 0.277 ; bufferedUART:io5|rxCurrentByteBuffer[4] ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.399      ;
; 0.278 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.400      ;
; 0.279 ; bufferedUART:io5|rxCurrentByteBuffer[6] ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.401      ;
; 0.289 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.214      ; 0.607      ;
; 0.294 ; bufferedUART:io5|txBuffer[6]            ; bufferedUART:io5|txBuffer[5]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; bufferedUART:io5|rxCurrentByteBuffer[7] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.609      ;
; 0.298 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; bufferedUART:io5|rxCurrentByteBuffer[2] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.612      ;
; 0.299 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; bufferedUART:io5|txClockCount[5]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.424      ;
; 0.303 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.310 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.315 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.628      ;
; 0.316 ; bufferedUART:io5|rxInPointer[5]         ; bufferedUART:io5|rxInPointer[5]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; bufferedUART:io5|rxCurrentByteBuffer[3] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.631      ;
; 0.320 ; bufferedUART:io5|rxCurrentByteBuffer[5] ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.209      ; 0.633      ;
; 0.325 ; bufferedUART:io5|rxClockCount[5]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.446      ;
; 0.327 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[0]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.448      ;
; 0.331 ; bufferedUART:io5|rxClockCount[3]        ; bufferedUART:io5|rxClockCount[3]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.452      ;
; 0.337 ; bufferedUART:io5|txBitCount[0]          ; bufferedUART:io5|txBitCount[1]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.458      ;
; 0.337 ; bufferedUART:io5|txState.idle           ; bufferedUART:io5|txByteSent                                                                               ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.458      ;
; 0.341 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.796      ;
; 0.362 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.817      ;
; 0.362 ; bufferedUART:io5|txBuffer[7]            ; bufferedUART:io5|txBuffer[6]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.483      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.366 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.823      ;
; 0.368 ; bufferedUART:io5|txClockCount[2]        ; bufferedUART:io5|txClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; bufferedUART:io5|rxClockCount[2]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.489      ;
; 0.372 ; bufferedUART:io5|rxBitCount[1]          ; bufferedUART:io5|rxBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.373 ; bufferedUART:io5|txClockCount[1]        ; bufferedUART:io5|txClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.494      ;
; 0.379 ; bufferedUART:io5|rxCurrentByteBuffer[1] ; bufferedUART:io5|rxCurrentByteBuffer[0]                                                                   ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.501      ;
; 0.383 ; bufferedUART:io5|txClockCount[0]        ; bufferedUART:io5|txClockCount[0]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.504      ;
; 0.383 ; bufferedUART:io5|rxInPointer[3]         ; bufferedUART:io5|rxInPointer[3]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.504      ;
; 0.388 ; bufferedUART:io5|rxInPointer[1]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; bufferedUART:io5|rxInPointer[2]         ; bufferedUART:io5|rxInPointer[2]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.510      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.846      ;
; 0.391 ; bufferedUART:io5|rxInPointer[4]         ; bufferedUART:io5|rxInPointer[4]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.512      ;
; 0.402 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.417      ; 2.048      ;
; 0.402 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.419      ; 2.050      ;
; 0.402 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.417      ; 2.048      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.419 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io5|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.868      ;
; 0.420 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBuffer[1]                                                                              ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.541      ;
; 0.425 ; bufferedUART:io5|txState.dataBit        ; bufferedUART:io5|txBitCount[2]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.546      ;
; 0.429 ; bufferedUART:io5|rxBitCount[0]          ; bufferedUART:io5|rxBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.038      ; 0.551      ;
; 0.447 ; bufferedUART:io5|txClockCount[3]        ; bufferedUART:io5|txClockCount[4]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; bufferedUART:io5|rxClockCount[1]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.457 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[1]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; bufferedUART:io5|rxClockCount[4]        ; bufferedUART:io5|rxClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.460 ; bufferedUART:io5|rxClockCount[0]        ; bufferedUART:io5|rxClockCount[2]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; bufferedUART:io5|txClockCount[4]        ; bufferedUART:io5|txClockCount[5]                                                                          ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.583      ;
; 0.474 ; bufferedUART:io5|rxInPointer[0]         ; bufferedUART:io5|rxInPointer[1]                                                                           ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; bufferedUART:io5|txBitCount[2]          ; bufferedUART:io5|txBitCount[3]                                                                            ; BRG:brg2|baud_clk ; BRG:brg2|baud_clk ; 0.000        ; 0.037      ; 0.597      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cpuClock'                                                                                                                        ;
+-------+-------------------------------------------+--------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                        ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------+------------------+-------------+--------------+------------+------------+
; 0.178 ; T80s:cpu1|T80:u0|XY_Ind                   ; T80s:cpu1|T80:u0|XY_Ind        ; cpuClock         ; cpuClock    ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|MCycle[0]                ; T80s:cpu1|T80:u0|MCycle[0]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|TState[2]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|IntCycle      ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|PC[0]                    ; T80s:cpu1|T80:u0|PC[0]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF2      ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|IntE_FF1                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|BTR_r                    ; T80s:cpu1|T80:u0|BTR_r         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Halt_FF                  ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T80s:cpu1|T80:u0|Alternate                ; T80s:cpu1|T80:u0|Alternate     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|R[7]                     ; T80s:cpu1|T80:u0|R[7]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|Ap[1]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.325      ;
; 0.252 ; T80s:cpu1|T80:u0|Ap[6]                    ; T80s:cpu1|T80:u0|ACC[6]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.373      ;
; 0.265 ; T80s:cpu1|T80:u0|R[6]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.385      ;
; 0.277 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|Ap[7]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|Ap[3]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|Ap[0]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|I[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.404      ;
; 0.288 ; T80s:cpu1|T80:u0|F[0]                     ; T80s:cpu1|T80:u0|Fp[0]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.408      ;
; 0.293 ; T80s:cpu1|T80:u0|Ap[1]                    ; T80s:cpu1|T80:u0|ACC[1]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; T80s:cpu1|T80:u0|ACC[6]                   ; T80s:cpu1|T80:u0|Ap[6]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; T80s:cpu1|T80:u0|F[6]                     ; T80s:cpu1|T80:u0|Fp[6]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; T80s:cpu1|T80:u0|Ap[0]                    ; T80s:cpu1|T80:u0|ACC[0]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; T80s:cpu1|T80:u0|MCycle[2]                ; T80s:cpu1|T80:u0|MCycle[2]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.427      ;
; 0.315 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[0]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|I[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.436      ;
; 0.319 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; T80s:cpu1|T80:u0|Ap[3]                    ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.441      ;
; 0.327 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|I[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.448      ;
; 0.329 ; T80s:cpu1|T80:u0|Ap[5]                    ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.451      ;
; 0.354 ; T80s:cpu1|T80:u0|Ap[2]                    ; T80s:cpu1|T80:u0|ACC[2]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[0]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.475      ;
; 0.357 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.478      ;
; 0.359 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrB_r[2] ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; T80s:cpu1|T80:u0|XY_State[1]              ; T80s:cpu1|T80:u0|RegAddrC[2]   ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.481      ;
; 0.368 ; T80s:cpu1|T80:u0|MCycle[1]                ; T80s:cpu1|T80:u0|MCycle[1]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|Ap[5]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.488      ;
; 0.379 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[1]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.500      ;
; 0.392 ; T80s:cpu1|T80:u0|I[0]                     ; T80s:cpu1|T80:u0|A[8]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.513      ;
; 0.397 ; T80s:cpu1|T80:u0|I[5]                     ; T80s:cpu1|T80:u0|A[13]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.518      ;
; 0.399 ; T80s:cpu1|T80:u0|Ap[7]                    ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.520      ;
; 0.402 ; T80s:cpu1|T80:u0|TState[1]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.523      ;
; 0.415 ; T80s:cpu1|IORQ_n                          ; T80s:cpu1|DI_Reg[4]            ; T80s:cpu1|IORQ_n ; cpuClock    ; 0.000        ; 1.513      ; 2.137      ;
; 0.418 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|ACC[7]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.539      ;
; 0.420 ; T80s:cpu1|T80:u0|ACC[3]                   ; T80s:cpu1|T80:u0|ACC[3]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.541      ;
; 0.451 ; T80s:cpu1|T80:u0|ACC[0]                   ; T80s:cpu1|T80:u0|I[0]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; T80s:cpu1|T80:u0|ACC[1]                   ; T80s:cpu1|T80:u0|I[1]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.040      ; 0.576      ;
; 0.454 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; T80s:cpu1|T80:u0|R[5]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[1]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; T80s:cpu1|T80:u0|Ap[4]                    ; T80s:cpu1|T80:u0|ACC[4]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[10]   ; cpuClock         ; cpuClock    ; 0.000        ; 0.031      ; 0.581      ;
; 0.467 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[2]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; T80s:cpu1|T80:u0|TState[0]                ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; T80s:cpu1|T80:u0|Auto_Wait_t1             ; T80s:cpu1|T80:u0|Auto_Wait_t2  ; cpuClock         ; cpuClock    ; 0.000        ; -0.162     ; 0.391      ;
; 0.473 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Auto_Wait_t1  ; cpuClock         ; cpuClock    ; 0.000        ; 0.242      ; 0.799      ;
; 0.473 ; T80s:cpu1|T80:u0|ACC[4]                   ; T80s:cpu1|T80:u0|Ap[4]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; T80s:cpu1|T80:u0|Auto_Wait_t2             ; T80s:cpu1|T80:u0|TState[2]     ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; T80s:cpu1|T80:u0|I[6]                     ; T80s:cpu1|T80:u0|A[14]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.042      ; 0.602      ;
; 0.477 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; T80s:cpu1|T80:u0|I[3]                     ; T80s:cpu1|T80:u0|A[11]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.599      ;
; 0.477 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[0] ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.598      ;
; 0.480 ; T80s:cpu1|T80:u0|R[4]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; T80s:cpu1|T80:u0|I[4]                     ; T80s:cpu1|T80:u0|A[12]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.042      ; 0.607      ;
; 0.481 ; T80s:cpu1|T80:u0|M1_n                     ; T80s:cpu1|T80:u0|M1_n          ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.602      ;
; 0.484 ; T80s:cpu1|T80:u0|F[7]                     ; T80s:cpu1|T80:u0|Fp[7]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; T80s:cpu1|T80:u0|IntE_FF2                 ; T80s:cpu1|T80:u0|IntE_FF1      ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.606      ;
; 0.490 ; T80s:cpu1|T80:u0|XY_State[0]              ; T80s:cpu1|T80:u0|RegAddrA_r[2] ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.611      ;
; 0.492 ; T80s:cpu1|T80:u0|I[1]                     ; T80s:cpu1|T80:u0|A[9]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.038      ; 0.614      ;
; 0.492 ; T80s:cpu1|T80:u0|ISet[1]                  ; T80s:cpu1|T80:u0|PreserveC_r   ; cpuClock         ; cpuClock    ; 0.000        ; -0.151     ; 0.425      ;
; 0.493 ; T80s:cpu1|T80:u0|ACC[2]                   ; T80s:cpu1|T80:u0|Ap[2]         ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.614      ;
; 0.501 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|I[7]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.033      ; 0.618      ;
; 0.505 ; T80s:cpu1|T80:u0|ISet[0]                  ; T80s:cpu1|T80:u0|MCycles[1]    ; cpuClock         ; cpuClock    ; 0.000        ; -0.151     ; 0.438      ;
; 0.517 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; T80s:cpu1|DI_Reg[2]                       ; T80s:cpu1|T80:u0|TmpAddr[2]    ; cpuClock         ; cpuClock    ; 0.000        ; 0.031      ; 0.636      ;
; 0.521 ; T80s:cpu1|T80:u0|R[3]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.641      ;
; 0.525 ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][5] ; T80s:cpu1|T80:u0|RegBusA_r[5]  ; cpuClock         ; cpuClock    ; 0.000        ; -0.151     ; 0.458      ;
; 0.530 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[3]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; T80s:cpu1|T80:u0|R[0]                     ; T80s:cpu1|T80:u0|R[4]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; T80s:cpu1|T80:u0|A[2]                     ; T80s:cpu1|DI_Reg[4]            ; cpuClock         ; cpuClock    ; 0.000        ; 1.019      ; 1.636      ;
; 0.534 ; T80s:cpu1|T80:u0|R[2]                     ; T80s:cpu1|T80:u0|R[6]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; T80s:cpu1|IORQ_n                          ; T80s:cpu1|DI_Reg[5]            ; T80s:cpu1|IORQ_n ; cpuClock    ; 0.000        ; 1.510      ; 2.254      ;
; 0.546 ; T80s:cpu1|T80:u0|IntCycle                 ; T80s:cpu1|T80:u0|Halt_FF       ; cpuClock         ; cpuClock    ; 0.000        ; 0.039      ; 0.669      ;
; 0.568 ; T80s:cpu1|T80:u0|ACC[7]                   ; T80s:cpu1|T80:u0|R[7]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.033      ; 0.685      ;
; 0.570 ; T80s:cpu1|T80:u0|ACC[5]                   ; T80s:cpu1|T80:u0|ACC[5]        ; cpuClock         ; cpuClock    ; 0.000        ; 0.037      ; 0.691      ;
; 0.583 ; T80s:cpu1|T80:u0|R[1]                     ; T80s:cpu1|T80:u0|R[5]          ; cpuClock         ; cpuClock    ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[5][1] ; T80s:cpu1|T80:u0|RegBusA_r[1]  ; cpuClock         ; cpuClock    ; 0.000        ; -0.151     ; 0.517      ;
+-------+-------------------------------------------+--------------------------------+------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg3|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.185 ; bufferedUART:io3|txd                    ; bufferedUART:io3|txd                                                                                      ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|rxState.stopBit        ; bufferedUART:io3|rxState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io3|rxState.idle           ; bufferedUART:io3|rxState.idle                                                                             ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBuffer[7]            ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBitCount[3]          ; bufferedUART:io3|txBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBitCount[1]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txBitCount[2]          ; bufferedUART:io3|txBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txState.dataBit        ; bufferedUART:io3|txState.dataBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txState.stopBit        ; bufferedUART:io3|txState.stopBit                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|txByteSent             ; bufferedUART:io3|txByteSent                                                                               ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[3]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.214      ; 0.506      ;
; 0.191 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.752      ;
; 0.193 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.325      ;
; 0.204 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.326      ;
; 0.204 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.326      ;
; 0.205 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.327      ;
; 0.206 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.770      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.241 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.357      ; 1.807      ;
; 0.252 ; bufferedUART:io3|txBuffer[1]            ; bufferedUART:io3|txBuffer[0]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; bufferedUART:io3|txBuffer[3]            ; bufferedUART:io3|txBuffer[2]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; bufferedUART:io3|txBuffer[2]            ; bufferedUART:io3|txBuffer[1]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; bufferedUART:io3|txBuffer[4]            ; bufferedUART:io3|txBuffer[3]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; bufferedUART:io3|txBuffer[5]            ; bufferedUART:io3|txBuffer[4]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.376      ;
; 0.262 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.384      ;
; 0.265 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.276 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.398      ;
; 0.294 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.214      ; 0.612      ;
; 0.297 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.299 ; bufferedUART:io3|txBuffer[6]            ; bufferedUART:io3|txBuffer[5]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; bufferedUART:io3|txClockCount[5]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[2]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; bufferedUART:io3|rxCurrentByteBuffer[6] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.635      ;
; 0.310 ; bufferedUART:io3|rxCurrentByteBuffer[5] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.636      ;
; 0.311 ; bufferedUART:io3|rxCurrentByteBuffer[7] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.637      ;
; 0.316 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.214      ; 0.634      ;
; 0.318 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.440      ;
; 0.321 ; bufferedUART:io3|rxCurrentByteBuffer[1] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.647      ;
; 0.323 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[2]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.444      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.888      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.534      ; 2.090      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.536      ; 2.092      ;
; 0.327 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.534      ; 2.090      ;
; 0.327 ; bufferedUART:io3|rxCurrentByteBuffer[2] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.653      ;
; 0.331 ; bufferedUART:io3|rxCurrentByteBuffer[0] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.657      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.336 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io3|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.897      ;
; 0.337 ; bufferedUART:io3|rxCurrentByteBuffer[3] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.663      ;
; 0.339 ; bufferedUART:io3|txState.idle           ; bufferedUART:io3|txBuffer[7]                                                                              ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.460      ;
; 0.342 ; bufferedUART:io3|rxCurrentByteBuffer[4] ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.222      ; 0.668      ;
; 0.351 ; bufferedUART:io3|rxBitCount[2]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.472      ;
; 0.372 ; bufferedUART:io3|rxClockCount[4]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.372 ; bufferedUART:io3|rxClockCount[2]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.494      ;
; 0.373 ; bufferedUART:io3|rxInPointer[3]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.494      ;
; 0.375 ; bufferedUART:io3|txClockCount[3]        ; bufferedUART:io3|txClockCount[3]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; bufferedUART:io3|txClockCount[1]        ; bufferedUART:io3|txClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.497      ;
; 0.381 ; bufferedUART:io3|rxInPointer[4]         ; bufferedUART:io3|rxInPointer[4]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.502      ;
; 0.385 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|rxInPointer[1]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.506      ;
; 0.390 ; bufferedUART:io3|txClockCount[0]        ; bufferedUART:io3|txClockCount[0]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.511      ;
; 0.391 ; bufferedUART:io3|txClockCount[2]        ; bufferedUART:io3|txClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.512      ;
; 0.394 ; bufferedUART:io3|rxInPointer[0]         ; bufferedUART:io3|rxInPointer[0]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.515      ;
; 0.417 ; bufferedUART:io3|rxInPointer[1]         ; bufferedUART:io3|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.214      ; 0.735      ;
; 0.417 ; bufferedUART:io3|rxBitCount[0]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.538      ;
; 0.428 ; bufferedUART:io3|txBitCount[0]          ; bufferedUART:io3|txBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.034      ; 0.546      ;
; 0.446 ; bufferedUART:io3|rxClockCount[1]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.450 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[1]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.035      ; 0.569      ;
; 0.451 ; bufferedUART:io3|rxState.dataBit        ; bufferedUART:io3|rxBitCount[0]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.035      ; 0.570      ;
; 0.456 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[1]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; bufferedUART:io3|rxBitCount[1]          ; bufferedUART:io3|rxBitCount[3]                                                                            ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.577      ;
; 0.459 ; bufferedUART:io3|rxClockCount[0]        ; bufferedUART:io3|rxClockCount[2]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.581      ;
; 0.462 ; bufferedUART:io3|txClockCount[4]        ; bufferedUART:io3|txClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.583      ;
; 0.467 ; bufferedUART:io3|rxClockCount[3]        ; bufferedUART:io3|rxClockCount[4]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.474 ; bufferedUART:io3|rxClockCount[5]        ; bufferedUART:io3|rxClockCount[5]                                                                          ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.038      ; 0.596      ;
; 0.481 ; bufferedUART:io3|rxInPointer[2]         ; bufferedUART:io3|rxInPointer[3]                                                                           ; BRG:brg3|baud_clk ; BRG:brg3|baud_clk ; 0.000        ; 0.037      ; 0.602      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BRG:brg4|baud_clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.185 ; bufferedUART:io4|txBitCount[3]          ; bufferedUART:io4|txBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|txBitCount[1]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|txBitCount[2]          ; bufferedUART:io4|txBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.stopBit        ; bufferedUART:io4|rxState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxState.idle           ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[3]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io4|rxBitCount[2]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txd                    ; bufferedUART:io4|txd                                                                                      ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[7]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txState.dataBit        ; bufferedUART:io4|txState.dataBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txState.stopBit        ; bufferedUART:io4|txState.stopBit                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:io4|txByteSent             ; bufferedUART:io4|txByteSent                                                                               ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.196 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.318      ;
; 0.204 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.327      ;
; 0.250 ; bufferedUART:io4|txBuffer[3]            ; bufferedUART:io4|txBuffer[2]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; bufferedUART:io4|txBuffer[1]            ; bufferedUART:io4|txBuffer[0]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io4|txBuffer[2]            ; bufferedUART:io4|txBuffer[1]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io4|txBuffer[5]            ; bufferedUART:io4|txBuffer[4]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.264 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.386      ;
; 0.279 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; bufferedUART:io4|rxInPointer[5]         ; bufferedUART:io4|rxInPointer[5]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.402      ;
; 0.294 ; bufferedUART:io4|txBuffer[6]            ; bufferedUART:io4|txBuffer[5]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; bufferedUART:io4|txBuffer[4]            ; bufferedUART:io4|txBuffer[3]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; bufferedUART:io4|rxCurrentByteBuffer[0] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.618      ;
; 0.297 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.299 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; bufferedUART:io4|rxCurrentByteBuffer[7] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.622      ;
; 0.303 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[2]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; bufferedUART:io4|txClockCount[5]        ; bufferedUART:io4|txClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; bufferedUART:io4|rxBitCount[0]          ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; bufferedUART:io4|txClockCount[4]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.307 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|rxInPointer[2]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; bufferedUART:io4|rxCurrentByteBuffer[1] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.630      ;
; 0.311 ; bufferedUART:io4|rxCurrentByteBuffer[2] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.633      ;
; 0.316 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.438      ;
; 0.316 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|rxInPointer[3]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|rxInPointer[1]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; bufferedUART:io4|rxCurrentByteBuffer[5] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.639      ;
; 0.317 ; bufferedUART:io4|rxCurrentByteBuffer[6] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.639      ;
; 0.322 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxClockCount[5]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.444      ;
; 0.324 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.446      ;
; 0.329 ; bufferedUART:io4|rxCurrentByteBuffer[4] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.651      ;
; 0.329 ; bufferedUART:io4|rxInPointer[0]         ; bufferedUART:io4|rxInPointer[0]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; bufferedUART:io4|txBuffer[7]            ; bufferedUART:io4|txBuffer[6]                                                                              ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.451      ;
; 0.337 ; bufferedUART:io4|txBitCount[0]          ; bufferedUART:io4|txBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.459      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[7]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[6]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[5]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[4]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[3]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[2]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[1]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.346 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxCurrentByteBuffer[0]                                                                   ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.314      ; 1.869      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[0]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[1]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[2]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[3]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[4]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[5]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.360 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[6]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.882      ;
; 0.369 ; bufferedUART:io4|rxClockCount[1]        ; bufferedUART:io4|rxClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.491      ;
; 0.372 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_we_reg       ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.493      ; 2.094      ;
; 0.372 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.495      ; 2.096      ;
; 0.372 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.493      ; 2.094      ;
; 0.374 ; bufferedUART:io4|rxClockCount[4]        ; bufferedUART:io4|rxClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.374 ; bufferedUART:io4|rxClockCount[2]        ; bufferedUART:io4|rxClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.496      ;
; 0.380 ; bufferedUART:io4|rxInPointer[4]         ; bufferedUART:io4|rxInPointer[4]                                                                           ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.037      ; 0.501      ;
; 0.382 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txd                                                                                      ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.904      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[4]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[0]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[3]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[1]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[2]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.398 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|rxInPointer[5]                                                                           ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.312      ; 1.919      ;
; 0.399 ; bufferedUART:io4|rxClockCount[0]        ; bufferedUART:io4|rxClockCount[0]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.521      ;
; 0.399 ; bufferedUART:io4|rxClockCount[5]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.521      ;
; 0.400 ; T80s:cpu1|IORQ_n                        ; bufferedUART:io4|txBuffer[7]                                                                              ; T80s:cpu1|IORQ_n  ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 1.922      ;
; 0.434 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.041      ; 0.559      ;
; 0.434 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[1]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.041      ; 0.559      ;
; 0.435 ; bufferedUART:io4|rxState.dataBit        ; bufferedUART:io4|rxBitCount[0]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.041      ; 0.560      ;
; 0.437 ; bufferedUART:io4|rxCurrentByteBuffer[3] ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.759      ;
; 0.445 ; bufferedUART:io4|txClockCount[3]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; bufferedUART:io4|txClockCount[1]        ; bufferedUART:io4|txClockCount[2]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.451 ; bufferedUART:io4|rxClockCount[3]        ; bufferedUART:io4|rxState.idle                                                                             ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.573      ;
; 0.456 ; bufferedUART:io4|rxInPointer[3]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.778      ;
; 0.456 ; bufferedUART:io4|rxBitCount[1]          ; bufferedUART:io4|rxBitCount[3]                                                                            ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[3]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.460 ; bufferedUART:io4|txClockCount[2]        ; bufferedUART:io4|txClockCount[4]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.582      ;
; 0.463 ; bufferedUART:io4|rxInPointer[2]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.785      ;
; 0.463 ; bufferedUART:io4|txClockCount[0]        ; bufferedUART:io4|txClockCount[1]                                                                          ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; bufferedUART:io4|rxInPointer[1]         ; bufferedUART:io4|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; BRG:brg4|baud_clk ; BRG:brg4|baud_clk ; 0.000        ; 0.218      ; 0.786      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                              ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.505      ;
; 0.217 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.509      ;
; 0.219 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                             ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.512      ;
; 0.222 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.514      ;
; 0.225 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.516      ;
; 0.227 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.518      ;
; 0.229 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.520      ;
; 0.231 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.523      ;
; 0.231 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.522      ;
; 0.233 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.524      ;
; 0.237 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a0~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.187      ; 0.528      ;
; 0.246 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_address_reg0                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.188      ; 0.538      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.258 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.381      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.393      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.399      ;
; 0.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                                       ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.408      ;
; 0.291 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.588      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.302 ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                                        ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|altsyncram_mgq2:altsyncram1|ram_block3a1~portb_datain_reg0                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.599      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg4|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.805 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.380      ; 2.672      ;
; -1.805 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.380      ; 2.672      ;
; -1.805 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.380      ; 2.672      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.799 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.381      ; 2.667      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.784 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.655      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.764 ; T80s:cpu1|WR_n         ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.384      ; 2.635      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.708 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.801      ; 2.996      ;
; -1.701 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.988      ;
; -1.701 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.988      ;
; -1.701 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.988      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.683 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.974      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|rxBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBitCount[0]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBitCount[1]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBitCount[2]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txBitCount[3]   ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.671 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io4|txState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.804      ; 2.962      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.652 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.863      ;
; -1.645 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.723      ; 2.855      ;
; -1.645 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.723      ; 2.855      ;
; -1.645 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.723      ; 2.855      ;
; -1.633 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.861      ;
; -1.633 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.861      ;
; -1.633 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.861      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.856      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.627 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io4|txClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.727      ; 2.841      ;
; -1.622 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.850      ;
; -1.622 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.850      ;
; -1.622 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.259     ; 1.850      ;
; -1.620 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io4|txState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.907      ;
; -1.620 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io4|txState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.907      ;
; -1.620 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io4|txByteSent      ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.800      ; 2.907      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[1] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[2] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[3] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[5] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.dataBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.stopBit ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxState.idle    ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.620 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io4|rxClockCount[4] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; 0.724      ; 2.831      ;
; -1.616 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock     ; BRG:brg4|baud_clk ; 0.500        ; -0.258     ; 1.845      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg2|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.796 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.599      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.792 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.310      ; 2.589      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.756 ; T80s:cpu1|WR_n         ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.316      ; 2.559      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.604 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.768      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.406      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.406      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.406      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io5|rxBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.317      ; 2.406      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.600 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.758      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.564 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.728      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.532 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.696      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.329     ; 1.686      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.492 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io5|txByteSent      ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; -0.323     ; 1.656      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.455 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.601      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxState.idle    ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.451 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io5|rxClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.591      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[1] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[3] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[4] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[5] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.dataBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.431 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|txState.stopBit ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.659      ; 2.577      ;
; -1.427 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[0] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.567      ;
; -1.427 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io5|rxClockCount[2] ; cpuClock     ; BRG:brg2|baud_clk ; 0.500        ; 0.653      ; 2.567      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg1|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.766 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.733      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.747 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.715      ;
; -1.745 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.712      ;
; -1.745 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.712      ;
; -1.745 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.712      ;
; -1.745 ; T80s:cpu1|WR_n         ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.480      ; 2.712      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.701 ; T80s:cpu1|WR_n         ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.481      ; 2.669      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.630 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.958      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.611 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.940      ;
; -1.609 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.937      ;
; -1.609 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.937      ;
; -1.609 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.937      ;
; -1.609 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.159     ; 1.937      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.565 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|txState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; -0.158     ; 1.894      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.514 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.824      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.505 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.824      ; 2.816      ;
; -1.501 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.811      ;
; -1.501 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.811      ;
; -1.501 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.811      ;
; -1.501 ; T80s:cpu1|T80:u0|A[4]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.811      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.496 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.883      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.487 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|txByteSent      ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.901      ; 2.875      ;
; -1.483 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.870      ;
; -1.483 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.870      ;
; -1.483 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.870      ;
; -1.483 ; T80s:cpu1|T80:u0|A[5]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.900      ; 2.870      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.dataBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.stopBit ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
; -1.482 ; T80s:cpu1|T80:u0|A[3]  ; bufferedUART:io1|rxState.idle    ; cpuClock     ; BRG:brg1|baud_clk ; 0.500        ; 0.823      ; 2.792      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'BRG:brg3|baud_clk'                                                                                             ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+
; -1.626 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.534      ;
; -1.626 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.534      ;
; -1.626 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.534      ;
; -1.626 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.534      ;
; -1.626 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.421      ; 2.534      ;
; -1.614 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.414      ; 2.515      ;
; -1.614 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.414      ; 2.515      ;
; -1.614 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.414      ; 2.515      ;
; -1.614 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.414      ; 2.515      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.610 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.417      ; 2.514      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.507      ;
; -1.602 ; T80s:cpu1|WR_n         ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.418      ; 2.507      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.600 ; T80s:cpu1|WR_n         ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.416      ; 2.503      ;
; -1.554 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.823      ;
; -1.554 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.823      ;
; -1.554 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.823      ;
; -1.554 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.823      ;
; -1.554 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.823      ;
; -1.542 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.804      ;
; -1.542 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.804      ;
; -1.542 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.804      ;
; -1.542 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.804      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.538 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.803      ;
; -1.530 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 1.796      ;
; -1.530 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 1.796      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.528 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.792      ;
; -1.456 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.725      ;
; -1.456 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.725      ;
; -1.456 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.725      ;
; -1.456 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.725      ;
; -1.456 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.218     ; 1.725      ;
; -1.444 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.706      ;
; -1.444 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.706      ;
; -1.444 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.706      ;
; -1.444 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.225     ; 1.706      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.440 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.222     ; 1.705      ;
; -1.432 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 1.698      ;
; -1.432 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.221     ; 1.698      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.430 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; -0.223     ; 1.694      ;
; -1.406 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.657      ;
; -1.406 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.657      ;
; -1.406 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.657      ;
; -1.406 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.idle    ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.657      ;
; -1.406 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txByteSent      ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.657      ;
; -1.394 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.757      ; 2.638      ;
; -1.394 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxBitCount[1]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.757      ; 2.638      ;
; -1.394 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxBitCount[2]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.757      ; 2.638      ;
; -1.394 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|rxBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.757      ; 2.638      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[0] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[1] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[2] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[4] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txState.dataBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[5] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.390 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io3|txClockCount[3] ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.760      ; 2.637      ;
; -1.387 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[0]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.638      ;
; -1.387 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txBitCount[3]   ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.638      ;
; -1.387 ; T80s:cpu1|T80:u0|A[1]  ; bufferedUART:io3|txState.stopBit ; cpuClock     ; BRG:brg3|baud_clk ; 0.500        ; 0.764      ; 2.638      ;
+--------+------------------------+----------------------------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.790      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.599      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.455      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.860 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.121      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.089      ;
; 98.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.089      ;
; 98.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.994      ;
; 98.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.994      ;
; 98.985 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.994      ;
; 98.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.971      ;
; 98.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.971      ;
; 98.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.971      ;
; 99.040 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.929      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.924      ;
; 99.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.777      ;
; 99.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.777      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg3|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.336 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.896      ;
; 0.339 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.900      ;
; 0.339 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.352      ; 1.900      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.351      ; 1.907      ;
; 0.351 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.348      ; 1.908      ;
; 0.351 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.348      ; 1.908      ;
; 0.351 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.348      ; 1.908      ;
; 0.351 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.348      ; 1.908      ;
; 0.362 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.926      ;
; 0.362 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.926      ;
; 0.362 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.926      ;
; 0.362 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.926      ;
; 0.362 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; 0.000        ; 1.355      ; 1.926      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.774 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.834      ;
; 0.777 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.352      ; 1.838      ;
; 0.777 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.352      ; 1.838      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.779 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.351      ; 1.839      ;
; 0.792 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.348      ; 1.849      ;
; 0.792 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.348      ; 1.849      ;
; 0.792 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.348      ; 1.849      ;
; 0.792 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.348      ; 1.849      ;
; 0.797 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.355      ; 1.861      ;
; 0.797 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.355      ; 1.861      ;
; 0.797 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.355      ; 1.861      ;
; 0.797 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.355      ; 1.861      ;
; 0.797 ; T80s:cpu1|IORQ_n      ; bufferedUART:io3|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg3|baud_clk ; -0.500       ; 1.355      ; 1.861      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.625 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.160      ;
; 1.628 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.932      ; 2.164      ;
; 1.628 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.932      ; 2.164      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.636 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.171      ;
; 1.640 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.928      ; 2.172      ;
; 1.640 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.928      ; 2.172      ;
; 1.640 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.928      ; 2.172      ;
; 1.640 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|rxBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.928      ; 2.172      ;
; 1.651 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.935      ; 2.190      ;
; 1.651 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txBitCount[3]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.935      ; 2.190      ;
; 1.651 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.935      ; 2.190      ;
; 1.651 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.935      ; 2.190      ;
; 1.651 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io3|txByteSent      ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.935      ; 2.190      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.stopBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxState.idle    ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.652 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.187      ;
; 1.655 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[1]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.932      ; 2.191      ;
; 1.655 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txBitCount[2]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.932      ; 2.191      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[0] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[1] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[2] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[4] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txState.dataBit ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[5] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.657 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|txClockCount[3] ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.931      ; 2.192      ;
; 1.670 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io3|rxBitCount[0]   ; cpuClock         ; BRG:brg3|baud_clk ; -0.500       ; 0.928      ; 2.202      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg2|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.804      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.804      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.804      ;
; 0.347 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.248      ; 1.804      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.951      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.531 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.240      ; 1.980      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.535 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; 0.000        ; 1.246      ; 1.990      ;
; 0.843 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.248      ; 1.800      ;
; 0.843 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.248      ; 1.800      ;
; 0.843 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.248      ; 1.800      ;
; 0.843 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.248      ; 1.800      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.973 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.928      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 0.996 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.246      ; 1.951      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.000 ; T80s:cpu1|IORQ_n      ; bufferedUART:io5|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg2|baud_clk ; -0.500       ; 1.240      ; 1.949      ;
; 1.298 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 1.730      ;
; 1.298 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 1.730      ;
; 1.298 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 1.730      ;
; 1.298 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 1.730      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.447 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txByteSent      ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.877      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxState.idle    ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.482 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|rxClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.820      ; 1.906      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[1] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[2] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[3] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[4] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[5] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.dataBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txClockCount[0] ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.486 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io5|txState.stopBit ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 1.916      ;
; 1.659 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 2.091      ;
; 1.659 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 2.091      ;
; 1.659 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 2.091      ;
; 1.659 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.828      ; 2.091      ;
; 1.743 ; T80s:cpu1|T80:u0|A[3] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.101      ;
; 1.743 ; T80s:cpu1|T80:u0|A[3] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.101      ;
; 1.743 ; T80s:cpu1|T80:u0|A[3] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.101      ;
; 1.743 ; T80s:cpu1|T80:u0|A[3] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.101      ;
; 1.768 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.126      ;
; 1.768 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.126      ;
; 1.768 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.126      ;
; 1.768 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.126      ;
; 1.776 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io5|rxBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.134      ;
; 1.776 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io5|rxBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.134      ;
; 1.776 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io5|rxBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.134      ;
; 1.776 ; T80s:cpu1|T80:u0|A[4] ; bufferedUART:io5|rxBitCount[3]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.754      ; 2.134      ;
; 1.789 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[0]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 2.219      ;
; 1.789 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[1]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 2.219      ;
; 1.789 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io5|txBitCount[2]   ; cpuClock         ; BRG:brg2|baud_clk ; -0.500       ; 0.826      ; 2.219      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg1|baud_clk'                                                                                                 ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.430 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.056      ;
; 0.472 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.097      ;
; 0.472 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.097      ;
; 0.472 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.097      ;
; 0.472 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.097      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.474 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.417      ; 2.100      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.492 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; 0.000        ; 1.416      ; 2.117      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.894 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.020      ;
; 0.928 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.053      ;
; 0.928 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.053      ;
; 0.928 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.053      ;
; 0.928 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.053      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.932 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.417      ; 2.058      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 0.941 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg1|baud_clk ; -0.500       ; 1.416      ; 2.066      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.384 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 1.985      ;
; 1.426 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.026      ;
; 1.426 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.026      ;
; 1.426 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.026      ;
; 1.426 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.026      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.428 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.029      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.446 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.046      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.870 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.997      ; 2.471      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.dataBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[0] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[2] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[3] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[4] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[5] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txClockCount[1] ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.900 ; T80s:cpu1|T80:u0|DO[0] ; bufferedUART:io1|txState.stopBit ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; -0.021     ; 1.483      ;
; 1.904 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[0]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.504      ;
; 1.904 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[1]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.504      ;
; 1.904 ; T80s:cpu1|T80:u0|A[7]  ; bufferedUART:io1|rxBitCount[2]   ; cpuClock         ; BRG:brg1|baud_clk ; -0.500       ; 0.996      ; 2.504      ;
+-------+------------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'BRG:brg4|baud_clk'                                                                                                ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                          ; Launch Clock     ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.496 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.023      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.515 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.318      ; 2.042      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.530 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.315      ; 2.054      ;
; 0.536 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 2.058      ;
; 0.536 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 2.058      ;
; 0.536 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; 0.000        ; 1.313      ; 2.058      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[0]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[1]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[2]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txBitCount[3]   ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.958 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.985      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.969 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.318      ; 1.996      ;
; 0.988 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.313      ; 2.010      ;
; 0.988 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.313      ; 2.010      ;
; 0.988 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|txByteSent      ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.313      ; 2.010      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[0] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[1] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[2] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[3] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[5] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.dataBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.stopBit ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxState.idle    ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 0.994 ; T80s:cpu1|IORQ_n      ; bufferedUART:io4|rxClockCount[4] ; T80s:cpu1|IORQ_n ; BRG:brg4|baud_clk ; -0.500       ; 1.315      ; 2.018      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.213 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.715      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.232 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.898      ; 1.734      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.247 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|rxClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.895      ; 1.746      ;
; 1.253 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.893      ; 1.750      ;
; 1.253 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.893      ; 1.750      ;
; 1.253 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.893      ; 1.750      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[0]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[1]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[2]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txBitCount[3]   ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.875 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txState.idle    ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.303      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[1] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[2] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[3] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[4] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.886 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txClockCount[5] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.824      ; 2.314      ;
; 1.905 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txState.dataBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.819      ; 2.328      ;
; 1.905 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txState.stopBit ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.819      ; 2.328      ;
; 1.905 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|txByteSent      ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.819      ; 2.328      ;
; 1.911 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io4|rxClockCount[0] ; cpuClock         ; BRG:brg4|baud_clk ; -0.500       ; 0.821      ; 2.336      ;
+-------+-----------------------+----------------------------------+------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.683      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.683      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.799      ;
; 0.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.800      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.843      ;
; 0.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.843      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.859      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.859      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.859      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.961      ;
; 0.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.961      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 0.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.989      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.242      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.392      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
; 1.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; Z80_CMON_ROM:rom1|altsyncram:altsyncram_component|altsyncram_05s3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.534      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 347.497 ns




+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+----------------------+-----------+---------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack     ; -14.011   ; -0.706  ; -5.043   ; 0.336   ; -3.201              ;
;  BRG:brg1|baud_clk   ; -5.313    ; 0.159   ; -4.951   ; 0.430   ; -3.201              ;
;  BRG:brg2|baud_clk   ; -5.355    ; 0.165   ; -5.012   ; 0.347   ; -3.201              ;
;  BRG:brg3|baud_clk   ; -5.072    ; 0.185   ; -4.602   ; 0.336   ; -3.201              ;
;  BRG:brg4|baud_clk   ; -5.037    ; 0.185   ; -5.043   ; 0.496   ; -3.201              ;
;  T80s:cpu1|IORQ_n    ; -6.254    ; -0.706  ; N/A      ; N/A     ; -3.201              ;
;  altera_reserved_tck ; 45.042    ; 0.186   ; 96.034   ; 0.563   ; 49.258              ;
;  cpuClock            ; -14.011   ; 0.178   ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS      ; -5056.346 ; -24.548 ; -524.687 ; 0.0     ; -1334.571           ;
;  BRG:brg1|baud_clk   ; -215.126  ; 0.000   ; -132.535 ; 0.000   ; -83.953             ;
;  BRG:brg2|baud_clk   ; -225.116  ; 0.000   ; -132.976 ; 0.000   ; -83.953             ;
;  BRG:brg3|baud_clk   ; -207.328  ; 0.000   ; -123.591 ; 0.000   ; -83.953             ;
;  BRG:brg4|baud_clk   ; -206.233  ; 0.000   ; -135.585 ; 0.000   ; -83.953             ;
;  T80s:cpu1|IORQ_n    ; -450.261  ; -24.548 ; N/A      ; N/A     ; -473.848            ;
;  altera_reserved_tck ; 0.000     ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  cpuClock            ; -3752.282 ; 0.000   ; N/A      ; N/A     ; -524.911            ;
+----------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoR1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoG1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; videoB1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hSync               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vSync               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2Data             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; cts4                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Data             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_extReset          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; cts3                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdMISO              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd3                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd4                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sramAddress[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRam1CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; txd1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; txd4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; rts4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoR0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoG0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoB0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoR1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoG1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; videoB1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; hSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; vSync               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdMOSI              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdSCLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; driveLED            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ps2Clk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ps2Data             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1241     ; 0        ; 32       ; 0        ;
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; cpuClock            ; cpuClock            ; 11199850 ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n    ; cpuClock            ; 590      ; 510      ; 0        ; 0        ;
; BRG:brg1|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg2|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg3|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg4|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; cpuClock            ; T80s:cpu1|IORQ_n    ; 389      ; 0        ; 453      ; 0        ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; 713      ; 25       ; 0        ; 74       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1241     ; 0        ; 32       ; 0        ;
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; 0        ; 0        ; 0        ; 772      ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 58       ;
; cpuClock            ; cpuClock            ; 11199850 ; 0        ; 0        ; 0        ;
; T80s:cpu1|IORQ_n    ; cpuClock            ; 590      ; 510      ; 0        ; 0        ;
; BRG:brg1|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg2|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg3|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; BRG:brg4|baud_clk   ; T80s:cpu1|IORQ_n    ; 0        ; 56       ; 0        ; 1        ;
; cpuClock            ; T80s:cpu1|IORQ_n    ; 389      ; 0        ; 453      ; 0        ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; 713      ; 25       ; 0        ; 74       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 63       ; 0        ; 0        ; 0        ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 63       ; 0        ; 0        ; 0        ;
; cpuClock            ; BRG:brg1|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg1|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg2|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg2|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg3|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg3|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
; cpuClock            ; BRG:brg4|baud_clk   ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n    ; BRG:brg4|baud_clk   ; 0        ; 0        ; 27       ; 27       ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 877   ; 877  ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------+
; Clock Status Summary                                             ;
+---------------------+---------------------+------+---------------+
; Target              ; Clock               ; Type ; Status        ;
+---------------------+---------------------+------+---------------+
; BRG:brg1|baud_clk   ; BRG:brg1|baud_clk   ; Base ; Constrained   ;
; BRG:brg2|baud_clk   ; BRG:brg2|baud_clk   ; Base ; Constrained   ;
; BRG:brg3|baud_clk   ; BRG:brg3|baud_clk   ; Base ; Constrained   ;
; BRG:brg4|baud_clk   ; BRG:brg4|baud_clk   ; Base ; Constrained   ;
; T80s:cpu1|IORQ_n    ; T80s:cpu1|IORQ_n    ; Base ; Constrained   ;
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained   ;
; clk                 ;                     ; Base ; Unconstrained ;
; cpuClock            ; cpuClock            ; Base ; Constrained   ;
+---------------------+---------------------+------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_extReset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; driveLED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRam1CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cts3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_extReset          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd2                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd3                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd4                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMISO              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; driveLED            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRam1CS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamOE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; n_sRamWE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdMOSI              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdSCLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd4                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vSync               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoB1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoG1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR0             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; videoR1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 20 09:41:44 2021
Info: Command: quartus_sta Microcomputer -c Microcomputer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Microcomputer.sdc'
Warning (332174): Ignored filter at Microcomputer.sdc(41): clk25 could not be matched with a port File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332049): Ignored create_clock at Microcomputer.sdc(41): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
    Info (332050): create_clock -name {clk25} -period 40.000 -waveform { 0.000 20.000 } [get_ports {clk25}] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 41
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|inclk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(54): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a pin File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Critical Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument <targets> is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
    Info (332050): create_generated_clock -name {pll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {pll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 2 -master_clock {clk25} [get_pins {pll|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332049): Ignored create_generated_clock at Microcomputer.sdc(54): Argument -source is an empty collection File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 54
Warning (332174): Ignored filter at Microcomputer.sdc(71): pll|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(71): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(72): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 72
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(73): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 73
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(74): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(79): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 79
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(80): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(81): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(82): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg2|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(87): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(88): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(89): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(90): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(95): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(96): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(97): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(98): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg4|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(103): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(104): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(105): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(106): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(111): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(112): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(113): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(114): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg1|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(119): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(120): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 120
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(121): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 121
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(122): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 122
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(127): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 127
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(128): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 128
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(129): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 129
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(130): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {BRG:brg3|baud_clk}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 130
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(143): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 143
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(144): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 144
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(145): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 145
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(146): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 146
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(159): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 159
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(160): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 160
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(161): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 161
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(162): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {cpuClock}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 162
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(175): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 175
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(176): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 176
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(177): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 177
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(178): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 178
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(191): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 191
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(192): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 192
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(193): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 193
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(194): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {T80s:cpu1|IORQ_n}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 194
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(195): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 195
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(196): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 196
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(197): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 197
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(198): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 198
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(199): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 199
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(200): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 200
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(201): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 201
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(202): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 202
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(203): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 203
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(204): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 204
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(205): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 205
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(206): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 206
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(207): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 207
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(208): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 208
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(209): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 209
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(210): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 210
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(211): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 211
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(212): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 212
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(213): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 213
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(214): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 214
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(215): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 215
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(216): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 216
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(217): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 217
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(218): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 218
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(219): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 219
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -rise_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(220): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 220
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(221): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 221
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(222): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 222
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(223): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 223
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(224): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg2|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 224
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(225): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 225
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(226): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 226
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(227): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 227
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(228): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg4|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 228
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(229): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 229
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(230): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 230
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(231): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 231
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(232): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg1|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 232
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(233): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 233
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(234): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 234
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(235): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 235
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(236): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {BRG:brg3|baud_clk}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 236
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(237): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 237
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(238): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 238
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(239): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 239
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(240): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {cpuClock}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 240
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(241): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 241
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(242): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 242
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(243): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -setup 0.100   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 243
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(244): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {T80s:cpu1|IORQ_n}] -hold 0.070   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 244
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(245): Argument -rise_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 245
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_from with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}]  0.020   File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332049): Ignored set_clock_uncertainty at Microcomputer.sdc(246): Argument -fall_to with value [get_clocks {pll|altpll_component|auto_generated|pll1|clk[0]}] contains zero elements File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/multicomp-z80_vhdl_3xtty_1xvga/Microcomputer_3xTTY_1xVGA/Microcomputer.sdc Line: 246
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.011           -3752.282 cpuClock 
    Info (332119):    -6.254            -450.261 T80s:cpu1|IORQ_n 
    Info (332119):    -5.355            -225.116 BRG:brg2|baud_clk 
    Info (332119):    -5.313            -215.126 BRG:brg1|baud_clk 
    Info (332119):    -5.072            -207.328 BRG:brg3|baud_clk 
    Info (332119):    -5.037            -206.233 BRG:brg4|baud_clk 
    Info (332119):    45.042               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.645             -21.193 T80s:cpu1|IORQ_n 
    Info (332119):     0.411               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.427               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.435               0.000 cpuClock 
    Info (332119):     0.456               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.456               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.456               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -5.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.043            -135.585 BRG:brg4|baud_clk 
    Info (332119):    -5.012            -132.976 BRG:brg2|baud_clk 
    Info (332119):    -4.951            -132.535 BRG:brg1|baud_clk 
    Info (332119):    -4.602            -123.591 BRG:brg3|baud_clk 
    Info (332119):    96.034               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 BRG:brg3|baud_clk 
    Info (332119):     1.150               0.000 BRG:brg2|baud_clk 
    Info (332119):     1.337               0.000 BRG:brg1|baud_clk 
    Info (332119):     1.346               0.000 altera_reserved_tck 
    Info (332119):     1.441               0.000 BRG:brg4|baud_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -459.940 T80s:cpu1|IORQ_n 
    Info (332119):    -3.201             -83.953 BRG:brg1|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg2|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg3|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg4|baud_clk 
    Info (332119):    -1.487            -524.911 cpuClock 
    Info (332119):    49.411               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.198 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.132           -3523.192 cpuClock 
    Info (332119):    -5.713            -414.095 T80s:cpu1|IORQ_n 
    Info (332119):    -5.084            -203.375 BRG:brg1|baud_clk 
    Info (332119):    -5.057            -212.467 BRG:brg2|baud_clk 
    Info (332119):    -4.939            -195.175 BRG:brg3|baud_clk 
    Info (332119):    -4.856            -194.204 BRG:brg4|baud_clk 
    Info (332119):    45.484               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.706             -24.548 T80s:cpu1|IORQ_n 
    Info (332119):     0.383               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.385               0.000 cpuClock 
    Info (332119):     0.392               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.403               0.000 altera_reserved_tck 
    Info (332119):     0.405               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.406               0.000 BRG:brg4|baud_clk 
Info (332146): Worst-case recovery slack is -4.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.799            -128.895 BRG:brg4|baud_clk 
    Info (332119):    -4.768            -126.309 BRG:brg2|baud_clk 
    Info (332119):    -4.709            -126.115 BRG:brg1|baud_clk 
    Info (332119):    -4.404            -118.440 BRG:brg3|baud_clk 
    Info (332119):    96.248               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.042               0.000 BRG:brg3|baud_clk 
    Info (332119):     1.141               0.000 BRG:brg2|baud_clk 
    Info (332119):     1.243               0.000 altera_reserved_tck 
    Info (332119):     1.311               0.000 BRG:brg1|baud_clk 
    Info (332119):     1.391               0.000 BRG:brg4|baud_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -473.848 T80s:cpu1|IORQ_n 
    Info (332119):    -3.201             -83.953 BRG:brg1|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg2|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg3|baud_clk 
    Info (332119):    -3.201             -83.953 BRG:brg4|baud_clk 
    Info (332119):    -1.487            -524.911 cpuClock 
    Info (332119):    49.258               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 343.786 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sd_controller:sd1|data_sig[7] is being clocked by clk
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.501           -1433.081 cpuClock 
    Info (332119):    -2.020             -71.113 BRG:brg2|baud_clk 
    Info (332119):    -1.939             -96.971 T80s:cpu1|IORQ_n 
    Info (332119):    -1.879             -65.471 BRG:brg3|baud_clk 
    Info (332119):    -1.842             -64.986 BRG:brg4|baud_clk 
    Info (332119):    -1.832             -64.150 BRG:brg1|baud_clk 
    Info (332119):    48.209               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is -0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.021              -0.052 T80s:cpu1|IORQ_n 
    Info (332119):     0.159               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.165               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.178               0.000 cpuClock 
    Info (332119):     0.185               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.185               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -1.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.805             -48.186 BRG:brg4|baud_clk 
    Info (332119):    -1.796             -47.440 BRG:brg2|baud_clk 
    Info (332119):    -1.766             -46.964 BRG:brg1|baud_clk 
    Info (332119):    -1.626             -43.460 BRG:brg3|baud_clk 
    Info (332119):    98.185               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 BRG:brg3|baud_clk 
    Info (332119):     0.347               0.000 BRG:brg2|baud_clk 
    Info (332119):     0.430               0.000 BRG:brg1|baud_clk 
    Info (332119):     0.496               0.000 BRG:brg4|baud_clk 
    Info (332119):     0.563               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -353.000 cpuClock 
    Info (332119):    -1.000            -257.833 T80s:cpu1|IORQ_n 
    Info (332119):    -1.000             -53.000 BRG:brg1|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg2|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg3|baud_clk 
    Info (332119):    -1.000             -53.000 BRG:brg4|baud_clk 
    Info (332119):    49.294               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 347.497 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 127 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sat Mar 20 09:41:51 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


