Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 71a887516cb94466a887e3b02609d55e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot rom_sum_tb_behav xil_defaultlib.rom_sum_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/vaibh/Task_3/Task_3.srcs/sim_1/imports/Assignment 3-20201110/rom_sum_tb.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit rom_sum_tb in library work failed.
