#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 20 14:02:41 2025
# Process ID: 12412
# Current directory: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5892 C:\Users\user\Desktop\Digital Synthesis Labs\LAb 01\Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog\1_Bit_Full_Adder\1_Bit_Full_Adder.xpr
# Log file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder/vivado.log
# Journal file: C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/Gate-Level-Implementation-of-Full-Adder-and-SR-Latch-using-Verilog/1_Bit_Full_Adder/1_Bit_Full_Adder.xpr}
update_compile_order -fileset sources_1
