#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558556341850 .scope module, "trigger_basic" "trigger_basic" 2 27;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "arm"
    .port_info 2 /INPUT 2 "dataIn"
    .port_info 3 /INPUT 2 "trigRising"
    .port_info 4 /INPUT 2 "trigFalling"
    .port_info 5 /OUTPUT 1 "run"
P_0x55855633f310 .param/l "SAMPLE_WIDTH" 0 2 27, +C4<00000000000000000000000000000010>;
o0x7f4a1b4ff018 .functor BUFZ 1, C4<z>; HiZ drive
v0x558556363690_0 .net "arm", 0 0, o0x7f4a1b4ff018;  0 drivers
o0x7f4a1b4ff048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5585563637a0_0 .net "clock", 0 0, o0x7f4a1b4ff048;  0 drivers
o0x7f4a1b4ff498 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5585563638b0_0 .net "dataIn", 1 0, o0x7f4a1b4ff498;  0 drivers
v0x558556363950_0 .net "run", 0 0, L_0x558556364440;  1 drivers
v0x558556363a10_0 .net "single_out", 1 0, L_0x558556364370;  1 drivers
o0x7f4a1b4ff528 .functor BUFZ 2, C4<zz>; HiZ drive
v0x558556363b40_0 .net "trigFalling", 1 0, o0x7f4a1b4ff528;  0 drivers
o0x7f4a1b4ff558 .functor BUFZ 2, C4<zz>; HiZ drive
v0x558556363c20_0 .net "trigRising", 1 0, o0x7f4a1b4ff558;  0 drivers
L_0x558556363dc0 .part o0x7f4a1b4ff558, 0, 1;
L_0x558556363e60 .part o0x7f4a1b4ff528, 0, 1;
L_0x558556363f00 .part o0x7f4a1b4ff498, 0, 1;
L_0x558556364000 .part o0x7f4a1b4ff558, 1, 1;
L_0x558556364150 .part o0x7f4a1b4ff528, 1, 1;
L_0x558556364240 .part o0x7f4a1b4ff498, 1, 1;
L_0x558556364370 .concat8 [ 1 1 0 0], v0x55855633f530_0, v0x558556363220_0;
L_0x558556364440 .reduce/and L_0x558556364370;
S_0x5585563429f0 .scope generate, "generate_triggers[0]" "generate_triggers[0]" 2 40, 2 40 0, S_0x558556341850;
 .timescale -9 -12;
P_0x55855633f4e0 .param/l "i" 0 2 40, +C4<00>;
S_0x558556342bc0 .scope module, "current_trigger" "single_trigger" 2 42, 2 67 0, S_0x5585563429f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "trig_sel_rise"
    .port_info 2 /INPUT 1 "trig_sel_fall"
    .port_info 3 /INPUT 1 "sample"
    .port_info 4 /INPUT 1 "arm"
    .port_info 5 /OUTPUT 1 "q"
v0x558556340ac0_0 .net "arm", 0 0, o0x7f4a1b4ff018;  alias, 0 drivers
v0x558556341a10_0 .net "clock", 0 0, o0x7f4a1b4ff048;  alias, 0 drivers
v0x55855633f530_0 .var "q", 0 0;
v0x558556362770_0 .var "q_sample", 0 0;
v0x558556362830_0 .net "sample", 0 0, L_0x558556363f00;  1 drivers
v0x558556362940_0 .net "trig_sel_fall", 0 0, L_0x558556363e60;  1 drivers
v0x558556362a00_0 .net "trig_sel_rise", 0 0, L_0x558556363dc0;  1 drivers
E_0x558556336e00 .event posedge, v0x558556340ac0_0, v0x558556341a10_0;
E_0x558556336c00 .event posedge, v0x558556341a10_0;
S_0x558556362b80 .scope generate, "generate_triggers[1]" "generate_triggers[1]" 2 40, 2 40 0, S_0x558556341850;
 .timescale -9 -12;
P_0x558556362d90 .param/l "i" 0 2 40, +C4<01>;
S_0x558556362e50 .scope module, "current_trigger" "single_trigger" 2 42, 2 67 0, S_0x558556362b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "trig_sel_rise"
    .port_info 2 /INPUT 1 "trig_sel_fall"
    .port_info 3 /INPUT 1 "sample"
    .port_info 4 /INPUT 1 "arm"
    .port_info 5 /OUTPUT 1 "q"
v0x5585563630c0_0 .net "arm", 0 0, o0x7f4a1b4ff018;  alias, 0 drivers
v0x558556363180_0 .net "clock", 0 0, o0x7f4a1b4ff048;  alias, 0 drivers
v0x558556363220_0 .var "q", 0 0;
v0x5585563632c0_0 .var "q_sample", 0 0;
v0x558556363360_0 .net "sample", 0 0, L_0x558556364240;  1 drivers
v0x558556363450_0 .net "trig_sel_fall", 0 0, L_0x558556364150;  1 drivers
v0x558556363510_0 .net "trig_sel_rise", 0 0, L_0x558556364000;  1 drivers
    .scope S_0x558556342bc0;
T_0 ;
    %wait E_0x558556336c00;
    %load/vec4 v0x558556362830_0;
    %assign/vec4 v0x558556362770_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558556342bc0;
T_1 ;
    %wait E_0x558556336e00;
    %load/vec4 v0x558556340ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558556362a00_0;
    %load/vec4 v0x558556362940_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558556362a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x558556362830_0;
    %load/vec4 v0x558556362770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x558556362940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x558556362830_0;
    %nor/r;
    %load/vec4 v0x558556362770_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55855633f530_0, 0;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558556362e50;
T_2 ;
    %wait E_0x558556336c00;
    %load/vec4 v0x558556363360_0;
    %assign/vec4 v0x5585563632c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558556362e50;
T_3 ;
    %wait E_0x558556336e00;
    %load/vec4 v0x5585563630c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x558556363510_0;
    %load/vec4 v0x558556363450_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558556363510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x558556363360_0;
    %load/vec4 v0x5585563632c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x558556363450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x558556363360_0;
    %nor/r;
    %load/vec4 v0x5585563632c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558556363220_0, 0;
T_3.9 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558556341850;
T_4 ;
    %vpi_call 2 56 "$dumpfile", "trigger_basic.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558556341850 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/home/bryan/Downloads/LogicAnalyzer/Validation/ULT/../../Design/trigger_basic.sv";
