<root><simulation><result_generated_time />2023-05-12 15:21:53<layer><layer_spec />{'B': 1, 'K': 64, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 229, 'IX': 229, 'FY': 7, 'FX': 7, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />118013952<total_data_size_element />{'W': 9408, 'I': 157323, 'O': 802816}<total_data_reuse />{'W': 12544, 'I': 750.1379455006579, 'O': 147}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />37/47</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 7), ('OY', 4)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 7), ('OY', 4)]], [], []]<O />[[], [[('OY', 28)], [('OX', 7), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 3)], [('FY', 7), ('K', 4), ('FX', 7), ('OX', 16)], []]<I />[[('K', 16), ('C', 3), ('FY', 7), ('K', 4)], [('FX', 7), ('OX', 16)], []]<O />[[('K', 16), ('C', 3), ('FY', 7), ('K', 4), ('FX', 7)], [('OX', 16)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 1, 16, 1], 'I': [1.0, 219.11, 3.42, 1.0], 'O': [1.0, 147, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 75264, 75264], 'I': [168, 1258584, 1258584], 'O': [512, 6422528, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 6422528, 6422528]}<actual_mem_utilization_individual />{'W': [0.75, 0.0, 0.0], 'I': [0.33, 0.04, 0.0], 'O': [1.0, 0.19, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.23, 0.0], 'I': [0.33, 0.23, 0.0], 'O': [1.0, 0.23, 0.0]}<effective_mem_size_bit />{'W': [24, 75264, 75264], 'I': [168, 1258584, 1258584], 'O': [512, 401408, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 6422528]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[150528, 150528], [150528, 9408], [9408, 0]]<I />[[7375872, 538608], [538608, 157323], [157323, 0]]<O />[[(117211136, 118013952), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(117211136, 118013952), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18816, 18816], [2352, 147], [37, 0]]<I />[[921984, 67326], [8416, 2458], [615, 0]]<O />[[(14651392, 14751744), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([14651392, 14751744], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />118013952<idle />36126720</mac_count></basic_info><energy><total_energy />259804423.2<mem_energy_breakdown><W />[13.2, 261.3, 48.9]<I />[334.4, 1114.4, 818.5]<O />[10334.8, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />257978499.1<idle_MAC />1806336.0<total />259784835.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7526<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9829<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />153140<latency_cycle_without_data_loading />150528<ideal_computing_cycle />150528<data_loading><load_cycle_total />2612<load_cycle_individual />{'W': [6, 147, 0], 'I': [258, 2459, 0]}<load_cycle_combined />{'W': 147, 'I': 2459}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-150527], [-131670, -147345], [-150528, -150528]], 'I': [[-150527], [-148851, -120657], [-150528, -150528]], 'O': [[-150528], [-21376, -8960], [-137984, -147392]]}<mem_stall_cycle_shared />{'W': [[-150527], [-131670, 0], [0, 0]], 'I': [[-150527], [-148851, 0], [0, 0]], 'O': [[-150528], [-21376, -8960], [-137984, -147392]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 75264, 75264], 'I': [168, 1258584, 1258584], 'O': [512, 6422528, 6422528], 'O_partial': [512, 0, 0], 'O_final': [0, 6422528, 6422528]}<data_size_each_level_total />{'W': [384, 75264, 75264], 'I': [131712, 1258584, 1258584], 'O': [401408, 6422528, 6422528]}<loop_cycles_each_level />{'W': [48, 150528, 150528], 'I': [1344, 150528, 150528], 'O': [9408, 150528, 150528]}<top_ir_loop_size />{'W': [1, 16, 1], 'I': [28, 1, 1], 'O': [7, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 0.5], [0.5, 0.5]], 'I': [[8.0, 0.1], [98.0, 8.4], [8.4, 8.4]], 'O': [[8.0, 0.1], [42.7, 42.7], [42.7, 42.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0.5]], 'I': [[8.0, 3.5], [2744.0, 8.4], [8.4, 8.4]], 'O': [[8.0, 0.4], [298.7, 42.7], [42.7, 42.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 0.5], [0.5, 0]], 'I': [[8.0, 0.1], [98.0, 8.4], [8.4, 0]], 'O': [[8.0, 0.4], [298.7, 42.7], [42.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [148.7, 307.5], [8.9, 42.7]], 'I': [[8.0, 0.1], [148.7, 307.5], [8.9, 42.7]], 'O': [[8.0, 0.4], [148.7, 307.5], [8.9, 42.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 150528], [48, 48, 3136], [150528, 150528, 1]], 'I': [[1, 1, 150528], [1344, 1344, 112], [150528, 150528, 1]], 'O': [[1, 1, 150528], [1344, 9408, 16], [150528, 150528, 1]]}<trans_time_real />{'W': [[0, 1, 150528], [[6, 48, 3136], [1, 48, 3136]], [[147, 150528, 1], [37, 150528, 1]]], 'I': [[0, 1, 150528], [[3, 1344, 112], [257, 1344, 112]], [[2458, 150528, 1], [615, 150528, 1]]], 'O': [[0, 1, 150528], [[8, 9408, 16], [784, 9408, 16]], [[12544, 150528, 1], [3136, 150528, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -47], [-150381, -150491]], 'I': [[-1], [-1341, -1087], [-148070, -149913]], 'O': [[-1], [-1336, -560], [-137984, -147392]]}<single_stall_count />{'W': [150527, 3135, 0], 'I': [150527, 111, 0], 'O': [150528, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [18810, 0], 'I': [28527, 0], 'O': [12544, 12544]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12544, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-103191, -150528], [-137984, -137984]], 1: [[-150528, -150528], [-137984, -150528]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />2</simulation></root>