Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Usr_interaction.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Usr_interaction.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Usr_interaction"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Usr_interaction
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/src/bin_bcd.vhd" into library work
Parsing package <bin_bcd>.
Parsing package body <bin_bcd>.
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd" into library work
Parsing entity <vending_machine_controller>.
Parsing architecture <gaisler> of entity <vending_machine_controller>.
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/src/seven_seg_disp.vhd" into library work
Parsing entity <seven_seg_disp>.
Parsing architecture <Behavioral> of entity <seven_seg_disp>.
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/src/coin_rx.vhd" into library work
Parsing entity <coin_rx>.
Parsing architecture <Behavioral> of entity <coin_rx>.
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab4/src/Usr_interaction.vhd" into library work
Parsing entity <Usr_interaction>.
Parsing architecture <Behavioral> of entity <usr_interaction>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Usr_interaction> (architecture <Behavioral>) from library <work>.

Elaborating entity <vending_machine_controller> (architecture <gaisler>) from library <work>.
WARNING:HDLCompiler:92 - "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd" Line 143: mix should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd" Line 144: mix should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd" Line 145: mix should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd" Line 78: Assignment to inputs ignored, since the identifier is never used

Elaborating entity <coin_rx> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/benjamin/Documents/notes/DSDII/lab4/src/coin_rx.vhd" Line 163. Case statement is complete. others clause is never selected

Elaborating entity <seven_seg_disp> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Usr_interaction>.
    Related source file is "/home/benjamin/Documents/notes/DSDII/lab4/src/Usr_interaction.vhd".
    Summary:
	no macro.
Unit <Usr_interaction> synthesized.

Synthesizing Unit <vending_machine_controller>.
    Related source file is "/home/benjamin/Documents/notes/DSDII/lab4/src/vending_machine_controller.vhd".
    Found 1-bit register for signal <current_state_drop>.
    Found 1-bit register for signal <current_state_err>.
    Found 1-bit register for signal <current_state_state>.
    Found 32-bit register for signal <current_state_money>.
    Found 32-bit adder for signal <current_state_money[31]_GND_8_o_add_1_OUT> created at line 108.
    Found 32-bit adder for signal <current_state_money[31]_GND_8_o_add_3_OUT> created at line 111.
    Found 32-bit adder for signal <current_state_money[31]_GND_8_o_add_5_OUT> created at line 114.
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_14_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[11]_GND_8_o_add_16_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[10]_GND_8_o_add_18_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[9]_GND_8_o_add_20_OUT> created at line 40.
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_22_OUT> created at line 43.
    Found 4-bit adder for signal <current_state_money[8]_GND_8_o_add_24_OUT> created at line 40.
    Found 4-bit adder for signal <GND_8_o_GND_8_o_add_26_OUT> created at line 43.
    Found 4-bit adder for signal <current_state_money[7]_GND_8_o_add_28_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[11]_GND_8_o_add_30_OUT> created at line 43.
    Found 4-bit adder for signal <current_state_money[6]_GND_8_o_add_32_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[10]_GND_8_o_add_34_OUT> created at line 43.
    Found 4-bit adder for signal <n0181> created at line 46.
    Found 4-bit adder for signal <current_state_money[5]_GND_8_o_add_38_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[9]_GND_8_o_add_40_OUT> created at line 43.
    Found 4-bit adder for signal <n0184> created at line 46.
    Found 4-bit adder for signal <current_state_money[4]_GND_8_o_add_44_OUT> created at line 40.
    Found 4-bit adder for signal <current_state_money[8]_GND_8_o_add_46_OUT> created at line 43.
    Found 4-bit adder for signal <n0187> created at line 46.
    Found 32-bit subtractor for signal <current_state_money[31]_GND_8_o_sub_9_OUT<31:0>> created at line 119.
    Found 16x7-bit Read Only RAM for signal <hund_disp_n>
    Found 16x7-bit Read Only RAM for signal <tens_disp_n>
    Found 16x7-bit Read Only RAM for signal <ones_disp_n>
    Found 32-bit comparator greater for signal <n0011> created at line 118
    Found 3-bit comparator greater for signal <PWR_8_o_current_state_money[11]_LessThan_14_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[11]_LessThan_16_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[10]_LessThan_18_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[9]_LessThan_20_o> created at line 39
    Found 3-bit comparator greater for signal <PWR_8_o_GND_8_o_LessThan_22_o> created at line 42
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[8]_LessThan_24_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_26_o> created at line 42
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[7]_LessThan_28_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[11]_LessThan_30_o> created at line 42
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[6]_LessThan_32_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[10]_LessThan_34_o> created at line 42
    Found 3-bit comparator greater for signal <PWR_8_o_GND_8_o_LessThan_36_o> created at line 45
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[5]_LessThan_38_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[9]_LessThan_40_o> created at line 42
    Found 4-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_42_o> created at line 45
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[4]_LessThan_44_o> created at line 39
    Found 4-bit comparator greater for signal <GND_8_o_current_state_money[8]_LessThan_46_o> created at line 42
    Found 4-bit comparator greater for signal <GND_8_o_GND_8_o_LessThan_48_o> created at line 45
    Summary:
	inferred   3 RAM(s).
	inferred  22 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred  74 Multiplexer(s).
Unit <vending_machine_controller> synthesized.

Synthesizing Unit <coin_rx>.
    Related source file is "/home/benjamin/Documents/notes/DSDII/lab4/src/coin_rx.vhd".
    Found 1-bit register for signal <Q_received>.
    Found 1-bit register for signal <D_reg>.
    Found 1-bit register for signal <D_received>.
    Found 1-bit register for signal <N_reg>.
    Found 1-bit register for signal <N_received>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <Qp>.
    Found 1-bit register for signal <Dp>.
    Found 1-bit register for signal <Np>.
    Found 10-bit register for signal <coin_cntr>.
    Found 1-bit register for signal <Q_reg>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_n_INV_40_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <coin_cntr[9]_GND_9_o_add_18_OUT> created at line 181.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <coin_rx> synthesized.

Synthesizing Unit <seven_seg_disp>.
    Related source file is "/home/benjamin/Documents/notes/DSDII/lab4/src/seven_seg_disp.vhd".
    Found 1-bit register for signal <tens_anode>.
    Found 1-bit register for signal <hund_anode>.
    Found 1-bit register for signal <CAn>.
    Found 1-bit register for signal <CBn>.
    Found 1-bit register for signal <CCn>.
    Found 1-bit register for signal <CDn>.
    Found 1-bit register for signal <CEn>.
    Found 1-bit register for signal <CFn>.
    Found 1-bit register for signal <CGn>.
    Found 19-bit register for signal <counter>.
    Found 1-bit register for signal <ones_anode>.
    Found 19-bit adder for signal <counter[18]_GND_10_o_add_10_OUT> created at line 121.
    Found 4x3-bit Read Only RAM for signal <_n0047>
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_3_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_4_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_5_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_6_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_7_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_8_o> created at line 66.
    Found 1-bit 4-to-1 multiplexer for signal <counter[18]_PWR_11_o_Mux_9_o> created at line 66.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <seven_seg_disp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port Read Only RAM                    : 3
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 24
 10-bit adder                                          : 1
 19-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 18
# Registers                                            : 23
 1-bit register                                        : 19
 10-bit register                                       : 1
 19-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
# Comparators                                          : 19
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 15
# Multiplexers                                         : 82
 1-bit 2-to-1 multiplexer                              : 69
 1-bit 4-to-1 multiplexer                              : 7
 10-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <coin_rx>.
The following registers are absorbed into counter <coin_cntr>: 1 register on signal <coin_cntr>.
Unit <coin_rx> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_disp>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3231 - The small RAM <Mram__n0047> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_disp> synthesized (advanced).

Synthesizing (advanced) Unit <vending_machine_controller>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ones_disp_n> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mix<3:1>,current_state_money<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ones_disp_n>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tens_disp_n> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mix<7:4>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tens_disp_n>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_hund_disp_n> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mix<11:8>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <hund_disp_n>   |          |
    -----------------------------------------------------------------------
Unit <vending_machine_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x7-bit single-port distributed Read Only RAM        : 3
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 22
 3-bit adder                                           : 3
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 4-bit adder                                           : 15
# Counters                                             : 2
 10-bit up counter                                     : 1
 19-bit up counter                                     : 1
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 19
 3-bit comparator greater                              : 3
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 15
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 101
 1-bit 4-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <instance0_coin_rx/FSM_0> on signal <state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 nickel_detected  | 001
 nickel_wait      | 010
 dime_detected    | 011
 dime_wait        | 100
 quarter_detected | 101
 quarter_wait     | 110
------------------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    current_state_money_31 in unit <vending_machine_controller>


Optimizing unit <Usr_interaction> ...

Optimizing unit <vending_machine_controller> ...

Optimizing unit <coin_rx> ...

Optimizing unit <seven_seg_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Usr_interaction, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch instance0_vending_machine_controller/current_state_money_31_LD hinder the constant cleaning in the block Usr_interaction.
   You should achieve better results by setting this init to 0.
FlipFlop instance0_vending_machine_controller/current_state_money_11 has been replicated 1 time(s)
FlipFlop instance0_vending_machine_controller/current_state_money_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Usr_interaction.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 721
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 47
#      LUT2                        : 6
#      LUT3                        : 75
#      LUT4                        : 57
#      LUT5                        : 113
#      LUT6                        : 89
#      MUXCY                       : 161
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 156
# FlipFlops/Latches                : 90
#      FD                          : 3
#      FDC                         : 2
#      FDCE                        : 35
#      FDE                         : 1
#      FDR                         : 41
#      FDS                         : 7
#      LD                          : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 9
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  18224     0%  
 Number of Slice LUTs:                  394  out of   9112     4%  
    Number used as Logic:               394  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    402
   Number with an unused Flip Flop:     312  out of    402    77%  
   Number with an unused LUT:             8  out of    402     1%  
   Number of fully used LUT-FF pairs:    82  out of    402    20%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_in                             | BUFGP                  | 89    |
Reset_n_in                         | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.039ns (Maximum Frequency: 110.631MHz)
   Minimum input arrival time before clock: 5.546ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_in'
  Clock period: 9.039ns (frequency: 110.631MHz)
  Total number of paths / destination ports: 6627210 / 122
-------------------------------------------------------------------------
Delay:               9.039ns (Levels of Logic = 9)
  Source:            instance0_vending_machine_controller/current_state_money_8 (FF)
  Destination:       instance0_seven_seg_disp/CGn (FF)
  Source Clock:      Clk_in rising
  Destination Clock: Clk_in rising

  Data Path: instance0_vending_machine_controller/current_state_money_8 to instance0_seven_seg_disp/CGn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.436  instance0_vending_machine_controller/current_state_money_8 (instance0_vending_machine_controller/current_state_money_8)
     LUT6:I0->O            1   0.203   0.000  instance0_vending_machine_controller/Mmux_current_state_money[7]_current_state_money[8]_MUX_121_o1_G (N46)
     MUXF7:I1->O           5   0.140   1.059  instance0_vending_machine_controller/Mmux_current_state_money[7]_current_state_money[8]_MUX_121_o1 (instance0_vending_machine_controller/Madd_current_state_money[7]_GND_8_o_add_28_OUT_lut<3>)
     LUT6:I1->O            1   0.203   0.000  instance0_vending_machine_controller/Mmux_current_state_money[6]_current_state_money[6]_MUX_136_o12_F (N55)
     MUXF7:I0->O          19   0.131   1.072  instance0_vending_machine_controller/Mmux_current_state_money[6]_current_state_money[6]_MUX_136_o12 (instance0_vending_machine_controller/Madd_current_state_money[9]_GND_8_o_add_40_OUT_cy<0>)
     LUT6:I5->O           11   0.205   0.882  instance0_vending_machine_controller/GND_8_o_current_state_money[9]_LessThan_40_o1 (instance0_vending_machine_controller/GND_8_o_current_state_money[9]_LessThan_40_o)
     MUXF7:S->O           10   0.148   0.857  instance0_vending_machine_controller/Mmux_current_state_money[8]_current_state_money[9]_MUX_153_o14 (instance0_vending_machine_controller/Madd_current_state_money[8]_GND_8_o_add_46_OUT_lut<3>)
     LUT5:I4->O           10   0.205   0.857  instance0_vending_machine_controller/Mmux_mix<8>11 (instance0_vending_machine_controller/mix<8>)
     LUT6:I5->O            1   0.205   0.684  instance0_seven_seg_disp/Mmux_counter[18]_PWR_11_o_Mux_4_o16 (instance0_seven_seg_disp/Mmux_counter[18]_PWR_11_o_Mux_4_o15)
     LUT6:I4->O            1   0.203   0.000  instance0_seven_seg_disp/Mmux_counter[18]_PWR_11_o_Mux_4_o17 (instance0_seven_seg_disp/counter[18]_PWR_11_o_Mux_4_o)
     FDS:D                     0.102          instance0_seven_seg_disp/CBn
    ----------------------------------------
    Total                      9.039ns (2.192ns logic, 6.847ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_in'
  Total number of paths / destination ports: 3527 / 164
-------------------------------------------------------------------------
Offset:              5.546ns (Levels of Logic = 12)
  Source:            Soda_price_in<2> (PAD)
  Destination:       instance0_vending_machine_controller/current_state_money_30 (FF)
  Destination Clock: Clk_in rising

  Data Path: Soda_price_in<2> to instance0_vending_machine_controller/current_state_money_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.085  Soda_price_in_2_IBUF (Soda_price_in_2_IBUF)
     LUT4:I1->O            3   0.205   0.898  instance0_vending_machine_controller/gaisler.current_price<8:0><7>1 (instance0_vending_machine_controller/gaisler.current_price<2>)
     LUT4:I0->O            1   0.203   0.000  instance0_vending_machine_controller/Mcompar_n0011_lut<1> (instance0_vending_machine_controller/Mcompar_n0011_lut<1>)
     MUXCY:S->O            1   0.172   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<1> (instance0_vending_machine_controller/Mcompar_n0011_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<2> (instance0_vending_machine_controller/Mcompar_n0011_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<3> (instance0_vending_machine_controller/Mcompar_n0011_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<4> (instance0_vending_machine_controller/Mcompar_n0011_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<5> (instance0_vending_machine_controller/Mcompar_n0011_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<6> (instance0_vending_machine_controller/Mcompar_n0011_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  instance0_vending_machine_controller/Mcompar_n0011_cy<7> (instance0_vending_machine_controller/Mcompar_n0011_cy<7>)
     MUXCY:CI->O          34   0.019   1.321  instance0_vending_machine_controller/Mcompar_n0011_cy<8> (instance0_vending_machine_controller/Mcompar_n0011_cy<8>)
     LUT5:I4->O            1   0.205   0.000  instance0_vending_machine_controller/current_state_drop_rstpot (instance0_vending_machine_controller/current_state_drop_rstpot)
     FDC:D                     0.102          instance0_vending_machine_controller/current_state_drop
    ----------------------------------------
    Total                      5.546ns (2.242ns logic, 3.304ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_in'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            instance0_vending_machine_controller/current_state_drop (FF)
  Destination:       Drop_soda_out (PAD)
  Source Clock:      Clk_in rising

  Data Path: instance0_vending_machine_controller/current_state_drop to Drop_soda_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  instance0_vending_machine_controller/current_state_drop (instance0_vending_machine_controller/current_state_drop)
     OBUF:I->O                 2.571          Drop_soda_out_OBUF (Drop_soda_out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            Qrcd_in (PAD)
  Destination:       Qrcd_out (PAD)

  Data Path: Qrcd_in to Qrcd_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Qrcd_in_IBUF (Qrcd_out_OBUF)
     OBUF:I->O                 2.571          Qrcd_out_OBUF (Qrcd_out)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    9.039|         |         |         |
Reset_n_in     |    8.003|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.09 secs
 
--> 


Total memory usage is 391748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

