
---------- Begin Simulation Statistics ----------
final_tick                                  184374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 877620                       # Number of bytes of host memory used
host_op_rate                                    86493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.18                       # Real time elapsed on the host
host_tick_rate                               57967115                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250003                       # Number of instructions simulated
sim_ops                                        275099                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000184                       # Number of seconds simulated
sim_ticks                                   184374000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.447663                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34707                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                53853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                398                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1037                       # Number of indirect misses.
system.cpu.branchPred.lookups                   74040                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          279                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     98586                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   100119                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3649                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      36250                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5929                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          101427                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250738                       # Number of instructions committed
system.cpu.commit.committedOps                 275834                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       282662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.975844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.649443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       166822     59.02%     59.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44927     15.89%     74.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        39978     14.14%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6017      2.13%     91.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13744      4.86%     96.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1869      0.66%     96.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2485      0.88%     97.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          891      0.32%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5929      2.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       282662                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3137                       # Number of function calls committed.
system.cpu.commit.int_insts                    254606                       # Number of committed integer instructions.
system.cpu.commit.loads                         20326                       # Number of loads committed
system.cpu.commit.membars                         520                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           192431     69.76%     69.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054     14.52%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.01%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.01%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.01%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             22      0.01%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20326      7.37%     91.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22928      8.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            275834                       # Class of committed instruction
system.cpu.commit.refs                          43254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       441                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250003                       # Number of Instructions Simulated
system.cpu.committedOps                        275099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.474978                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.474978                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                177545                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1199                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                33274                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 417370                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    51746                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     43700                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3689                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  5020                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20596                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       74040                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     54732                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        207410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2365                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         409745                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    9740                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.200787                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              84766                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              40525                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.111176                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             297276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.536037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.698738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   207162     69.69%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     9538      3.21%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9321      3.14%     76.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11026      3.71%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6523      2.19%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    11165      3.76%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     8736      2.94%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9404      3.16%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    24401      8.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               297276                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           71473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4451                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    44282                       # Number of branches executed
system.cpu.iew.exec_nop                          1079                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.905038                       # Inst execution rate
system.cpu.iew.exec_refs                        62348                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      31223                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11378                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 34978                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                816                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1365                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                35847                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              377446                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 31125                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6877                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                333732                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1159                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3689                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1178                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           165                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              530                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2219                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14651                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12919                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2457                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    392459                       # num instructions consuming a value
system.cpu.iew.wb_count                        326707                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.552560                       # average fanout of values written-back
system.cpu.iew.wb_producers                    216857                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.885987                       # insts written-back per cycle
system.cpu.iew.wb_sent                         329318                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   462040                       # number of integer regfile reads
system.cpu.int_regfile_writes                  264690                       # number of integer regfile writes
system.cpu.ipc                               0.677976                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.677976                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                234956     68.98%     68.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40392     11.86%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    27      0.01%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   25      0.01%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.01%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  26      0.01%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                32468      9.53%     90.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               32674      9.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 340609                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2407                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007067                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     370     15.37%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.04%     15.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.08%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    965     40.09%     55.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1069     44.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 342492                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             980112                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       326229                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            477005                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     375551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    340609                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 816                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          101266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               255                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            288                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        73527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        297276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.145767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.635695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              152551     51.32%     51.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               48330     16.26%     67.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               60255     20.27%     87.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9522      3.20%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7922      2.66%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7702      2.59%     96.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5928      1.99%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3091      1.04%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1975      0.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          297276                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.923688                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    519                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1044                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          478                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               659                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               557                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              756                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                34978                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               35847                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  185571                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2081                       # number of misc regfile writes
system.cpu.numCycles                           368749                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   52463                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                317779                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  70903                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    61037                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2819                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1454                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                668800                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 399227                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              435400                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     53580                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3754                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3689                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 80563                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   117612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           540061                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          45944                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1552                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    124371                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            829                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              617                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       653773                       # The number of ROB reads
system.cpu.rob.rob_writes                      769184                       # The number of ROB writes
system.cpu.timesIdled                             835                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      514                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      96                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1287                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3529                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1324                       # Transaction distribution
system.membus.trans_dist::ReadExReq               466                       # Transaction distribution
system.membus.trans_dist::ReadExResp              466                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       114560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1913                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1913    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1913                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9489000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           96                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          272                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          123                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          123                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       159872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        53568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2242                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021119                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2241     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2242                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2981500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1173000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2065500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  310                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   18                       # number of demand (read+write) hits
system.l2.demand_hits::total                      328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 310                       # number of overall hits
system.l2.overall_hits::.cpu.data                  18                       # number of overall hits
system.l2.overall_hits::total                     328                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1068                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                723                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1791                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1068                       # number of overall misses
system.l2.overall_misses::.cpu.data               723                       # number of overall misses
system.l2.overall_misses::total                  1791                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     58790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        141748500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82958000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     58790500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       141748500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2119                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2119                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.775036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.975709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.845210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.775036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.975709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.845210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77676.029963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81314.661134                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79144.891122                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77676.029963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81314.661134                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79144.891122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1791                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1791                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     51560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    123848500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     51560500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    123848500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.775036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.975709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.775036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.975709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.845210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67685.393258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71314.661134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69150.474595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67685.393258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71314.661134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69150.474595                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           96                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               96                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1120                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 466                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993603                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81293.991416                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81293.991416                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33223000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33223000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71293.991416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71293.991416                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                310                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1068                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.775036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77676.029963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77676.029963                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72288000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.775036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.775036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67685.393258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67685.393258                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20907500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20907500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.944853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.944853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81352.140078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81352.140078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.944853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.944853                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71352.140078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71352.140078                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          123                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             123                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           123                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2346000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2346000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19073.170732                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19073.170732                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1234.211633                       # Cycle average of tags in use
system.l2.tags.total_refs                        3404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1806                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.884828                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.409814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       745.453254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       478.348565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022749                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.037665                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1806                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1387                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055115                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     30030                       # Number of tag accesses
system.l2.tags.data_accesses                    30030                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             114560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1790                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         370377602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         250968141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             621345743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    370377602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        370377602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        370377602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        250968141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            621345743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000565500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16602500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50165000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9275.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28025.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.809249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.581248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.724837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           88     25.43%     25.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          101     29.19%     54.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56     16.18%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      4.91%     75.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      6.65%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.18%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.73%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.73%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38     10.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          346                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 114560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  114560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       621.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    621.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     184179000                       # Total gap between requests
system.mem_ctrls.avgGap                     102893.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 370377602.048011064529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 250968140.844153732061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          723                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28405750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21759250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26622.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30095.78                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1006740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5369280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         51547380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         27391680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           99967920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.201829                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     70774000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    107620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1506540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               796950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7411320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         54432720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         24961920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          103246170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.982264                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     64411000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    113983000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        52764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            52764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        52764                       # number of overall hits
system.cpu.icache.overall_hits::total           52764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1966                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1966                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1966                       # number of overall misses
system.cpu.icache.overall_misses::total          1966                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118877500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118877500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118877500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118877500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        54730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        54730                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        54730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        54730                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035922                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60466.683622                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60466.683622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60466.683622                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60466.683622                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          466                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1121                       # number of writebacks
system.cpu.icache.writebacks::total              1121                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          588                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          588                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          588                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          588                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88330000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88330000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025178                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025178                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64100.145138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64100.145138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64100.145138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64100.145138                       # average overall mshr miss latency
system.cpu.icache.replacements                   1121                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        52764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           52764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1966                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1966                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118877500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118877500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        54730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        54730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60466.683622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60466.683622                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          588                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          588                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64100.145138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64100.145138                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.860246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               54141                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.318083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.860246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.925235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.925235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            110837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           110837                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        46793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            46793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        46799                       # number of overall hits
system.cpu.dcache.overall_hits::total           46799                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2577                       # number of overall misses
system.cpu.dcache.overall_misses::total          2577                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    185727853                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    185727853                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    185727853                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    185727853                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        49368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        49368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        49376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        49376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72127.321553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72127.321553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72071.343811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72071.343811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6813                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               186                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.629032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.dcache.writebacks::total                96                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1715                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1715                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1715                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63562411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63562411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63746911                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63746911                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017458                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017458                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73909.780233                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73909.780233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73952.332947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73952.332947                       # average overall mshr miss latency
system.cpu.dcache.replacements                    166                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        26433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           26433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        26953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        26953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019293                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72316.346154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72316.346154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21183000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009980                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78747.211896                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78747.211896                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20360                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    144396929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    144396929                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.086955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.086955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74469.793192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74469.793192                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38768987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38768987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81618.920000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81618.920000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          116                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          116                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3726424                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3726424                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          116                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          116                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32124.344828                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32124.344828                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          116                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          116                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3610424                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3610424                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31124.344828                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31124.344828                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       431500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       431500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          558                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86300                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86300                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003584                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          520                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          520                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          520                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           465.531622                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               48736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.407407                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   465.531622                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.454621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.454621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            101772                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           101772                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    184374000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    184374000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
