
Trabajo_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008368  08008368  00018368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008814  08008814  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008814  08008814  00018814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800881c  0800881c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800881c  0800881c  0001881c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008820  08008820  00018820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08008824  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001d8  080089fc  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  080089fc  00020524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   000115bf  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a69  00000000  00000000  0003180a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001098  00000000  00000000  00034278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cf7  00000000  00000000  00035310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018913  00000000  00000000  00036007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014c4a  00000000  00000000  0004e91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009214e  00000000  00000000  00063564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000056a4  00000000  00000000  000f56b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000fad58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008350 	.word	0x08008350

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008350 	.word	0x08008350

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b970 	b.w	8000f90 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	460d      	mov	r5, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	460f      	mov	r7, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4694      	mov	ip, r2
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0xe2>
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	b143      	cbz	r3, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	f1c3 0220 	rsb	r2, r3, #32
 8000cec:	409f      	lsls	r7, r3
 8000cee:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	409c      	lsls	r4, r3
 8000cf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cfa:	fa1f f58c 	uxth.w	r5, ip
 8000cfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d02:	0c22      	lsrs	r2, r4, #16
 8000d04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0c:	fb01 f005 	mul.w	r0, r1, r5
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d14:	eb1c 0202 	adds.w	r2, ip, r2
 8000d18:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d1c:	f080 811c 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f240 8119 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4462      	add	r2, ip
 8000d2a:	1a12      	subs	r2, r2, r0
 8000d2c:	b2a4      	uxth	r4, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3a:	fb00 f505 	mul.w	r5, r0, r5
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x90>
 8000d42:	eb1c 0404 	adds.w	r4, ip, r4
 8000d46:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d4a:	f080 8107 	bcs.w	8000f5c <__udivmoddi4+0x294>
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	f240 8104 	bls.w	8000f5c <__udivmoddi4+0x294>
 8000d54:	4464      	add	r4, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5c:	1b64      	subs	r4, r4, r5
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11e      	cbz	r6, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40dc      	lsrs	r4, r3
 8000d64:	2300      	movs	r3, #0
 8000d66:	e9c6 4300 	strd	r4, r3, [r6]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0xbc>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80ed 	beq.w	8000f52 <__udivmoddi4+0x28a>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	fab3 f183 	clz	r1, r3
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d149      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d8c:	42ab      	cmp	r3, r5
 8000d8e:	d302      	bcc.n	8000d96 <__udivmoddi4+0xce>
 8000d90:	4282      	cmp	r2, r0
 8000d92:	f200 80f8 	bhi.w	8000f86 <__udivmoddi4+0x2be>
 8000d96:	1a84      	subs	r4, r0, r2
 8000d98:	eb65 0203 	sbc.w	r2, r5, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d0e2      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	e9c6 4700 	strd	r4, r7, [r6]
 8000da8:	e7df      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000daa:	b902      	cbnz	r2, 8000dae <__udivmoddi4+0xe6>
 8000dac:	deff      	udf	#255	; 0xff
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000db8:	1a8a      	subs	r2, r1, r2
 8000dba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbe:	fa1f fe8c 	uxth.w	lr, ip
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dcc:	0c22      	lsrs	r2, r4, #16
 8000dce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dd2:	fb0e f005 	mul.w	r0, lr, r5
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x124>
 8000dda:	eb1c 0202 	adds.w	r2, ip, r2
 8000dde:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f200 80cb 	bhi.w	8000f80 <__udivmoddi4+0x2b8>
 8000dea:	4645      	mov	r5, r8
 8000dec:	1a12      	subs	r2, r2, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000df4:	fb07 2210 	mls	r2, r7, r0, r2
 8000df8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x14e>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x14c>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f200 80bb 	bhi.w	8000f8a <__udivmoddi4+0x2c2>
 8000e14:	4610      	mov	r0, r2
 8000e16:	eba4 040e 	sub.w	r4, r4, lr
 8000e1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e1e:	e79f      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e20:	f1c1 0720 	rsb	r7, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e32:	fa20 f307 	lsr.w	r3, r0, r7
 8000e36:	40fd      	lsrs	r5, r7
 8000e38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	fb09 5518 	mls	r5, r9, r8, r5
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e50:	fb08 f50e 	mul.w	r5, r8, lr
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e68:	f080 8088 	bcs.w	8000f7c <__udivmoddi4+0x2b4>
 8000e6c:	42a5      	cmp	r5, r4
 8000e6e:	f240 8085 	bls.w	8000f7c <__udivmoddi4+0x2b4>
 8000e72:	f1a8 0802 	sub.w	r8, r8, #2
 8000e76:	4464      	add	r4, ip
 8000e78:	1b64      	subs	r4, r4, r5
 8000e7a:	b29d      	uxth	r5, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e98:	d26c      	bcs.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	d96a      	bls.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ea6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	42ac      	cmp	r4, r5
 8000eb0:	46c8      	mov	r8, r9
 8000eb2:	46ae      	mov	lr, r5
 8000eb4:	d356      	bcc.n	8000f64 <__udivmoddi4+0x29c>
 8000eb6:	d053      	beq.n	8000f60 <__udivmoddi4+0x298>
 8000eb8:	b156      	cbz	r6, 8000ed0 <__udivmoddi4+0x208>
 8000eba:	ebb0 0208 	subs.w	r2, r0, r8
 8000ebe:	eb64 040e 	sbc.w	r4, r4, lr
 8000ec2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ec6:	40ca      	lsrs	r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	4317      	orrs	r7, r2
 8000ecc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed8:	f1c3 0120 	rsb	r1, r3, #32
 8000edc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ee0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ee4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ee8:	409d      	lsls	r5, r3
 8000eea:	432a      	orrs	r2, r5
 8000eec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1510 	mls	r5, r7, r0, r1
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	fb00 f50e 	mul.w	r5, r0, lr
 8000f06:	428d      	cmp	r5, r1
 8000f08:	fa04 f403 	lsl.w	r4, r4, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x258>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f16:	d22f      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f18:	428d      	cmp	r5, r1
 8000f1a:	d92d      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1b49      	subs	r1, r1, r5
 8000f22:	b292      	uxth	r2, r2
 8000f24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f28:	fb07 1115 	mls	r1, r7, r5, r1
 8000f2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f30:	fb05 f10e 	mul.w	r1, r5, lr
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x282>
 8000f38:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f40:	d216      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000f42:	4291      	cmp	r1, r2
 8000f44:	d914      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000f46:	3d02      	subs	r5, #2
 8000f48:	4462      	add	r2, ip
 8000f4a:	1a52      	subs	r2, r2, r1
 8000f4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f50:	e738      	b.n	8000dc4 <__udivmoddi4+0xfc>
 8000f52:	4631      	mov	r1, r6
 8000f54:	4630      	mov	r0, r6
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000f58:	4639      	mov	r1, r7
 8000f5a:	e6e6      	b.n	8000d2a <__udivmoddi4+0x62>
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	e6fb      	b.n	8000d58 <__udivmoddi4+0x90>
 8000f60:	4548      	cmp	r0, r9
 8000f62:	d2a9      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f64:	ebb9 0802 	subs.w	r8, r9, r2
 8000f68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	e7a3      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f70:	4645      	mov	r5, r8
 8000f72:	e7ea      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f74:	462b      	mov	r3, r5
 8000f76:	e794      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f78:	4640      	mov	r0, r8
 8000f7a:	e7d1      	b.n	8000f20 <__udivmoddi4+0x258>
 8000f7c:	46d0      	mov	r8, sl
 8000f7e:	e77b      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f80:	3d02      	subs	r5, #2
 8000f82:	4462      	add	r2, ip
 8000f84:	e732      	b.n	8000dec <__udivmoddi4+0x124>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e70a      	b.n	8000da0 <__udivmoddi4+0xd8>
 8000f8a:	4464      	add	r4, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e742      	b.n	8000e16 <__udivmoddi4+0x14e>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f98:	f001 fbcc 	bl	8002734 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f9c:	f000 f82a 	bl	8000ff4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa0:	f000 f8e6 	bl	8001170 <MX_GPIO_Init>
  // La UART2 se inicializa en archivo aparte
  //MX_USART2_UART_Init();
  MX_I2C1_Init();
 8000fa4:	f000 f892 	bl	80010cc <MX_I2C1_Init>
  MX_TIM10_Init();
 8000fa8:	f000 f8be 	bl	8001128 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay (1000);
 8000fac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fb0:	f001 fc32 	bl	8002818 <HAL_Delay>

  //Inicio y lectura de calibracin de sensor
  BMP180_Start();
 8000fb4:	f001 fac6 	bl	8002544 <BMP180_Start>

  //Inicializacin de antirebote y carga de retardo no bloqueante en API_debounce.h
  debounceFSM_init();
 8000fb8:	f000 fb64 	bl	8001684 <debounceFSM_init>

  //Inicializacin de fsm de pantalla
  void screenFSM_init(void);

  //Inicializacin de uart2 implementada en API_uart.c Si hay error inicia Error_Handler()
   if(!uartInit()){
 8000fbc:	f000 fe54 	bl	8001c68 <uartInit>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f083 0301 	eor.w	r3, r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <main+0x3c>
 	  Error_Handler();
 8000fcc:	f000 f93e 	bl	800124c <Error_Handler>
   }

   //Inicio Display LCD
   lcd_init();
 8000fd0:	f001 fb35 	bl	800263e <lcd_init>

   //Mensaje de bienveniada, bloqueante del LCD
   welcome_message();
 8000fd4:	f001 fb82 	bl	80026dc <welcome_message>
   * las lecturas de temperatura y presin junto con la actualizacin del histrico de
   * valores leidos.
   * @param  &htim10 = timer 10 configurado en MX
   * @retval : None
  */
  HAL_TIM_Base_Start_IT(&htim10);
 8000fd8:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <main+0x5c>)
 8000fda:	f003 fd4b 	bl	8004a74 <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //Llamado a funcin de actualizacin de antirebote de pulsador
	  debounceFSM_update();
 8000fde:	f000 fb61 	bl	80016a4 <debounceFSM_update>

	  //Llamado a la funcin de actualizacin de screen managment
	  screenFSM_update();
 8000fe2:	f000 fd0f 	bl	8001a04 <screenFSM_update>

	  //Consulta permanente a la variable de la interrupcin para lectura del sensor
	  readSensor();
 8000fe6:	f000 fc6d 	bl	80018c4 <readSensor>

	  //update del estado del LCD
	  screen_data_update();
 8000fea:	f000 fd47 	bl	8001a7c <screen_data_update>
	  debounceFSM_update();
 8000fee:	e7f6      	b.n	8000fde <main+0x4a>
 8000ff0:	20000248 	.word	0x20000248

08000ff4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b094      	sub	sp, #80	; 0x50
 8000ff8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ffa:	f107 0320 	add.w	r3, r7, #32
 8000ffe:	2230      	movs	r2, #48	; 0x30
 8001000:	2100      	movs	r1, #0
 8001002:	4618      	mov	r0, r3
 8001004:	f005 f8a9 	bl	800615a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	4b29      	ldr	r3, [pc, #164]	; (80010c4 <SystemClock_Config+0xd0>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001020:	4a28      	ldr	r2, [pc, #160]	; (80010c4 <SystemClock_Config+0xd0>)
 8001022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001026:	6413      	str	r3, [r2, #64]	; 0x40
 8001028:	4b26      	ldr	r3, [pc, #152]	; (80010c4 <SystemClock_Config+0xd0>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001034:	2300      	movs	r3, #0
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <SystemClock_Config+0xd4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001040:	4a21      	ldr	r2, [pc, #132]	; (80010c8 <SystemClock_Config+0xd4>)
 8001042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001046:	6013      	str	r3, [r2, #0]
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <SystemClock_Config+0xd4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001050:	607b      	str	r3, [r7, #4]
 8001052:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001054:	2302      	movs	r3, #2
 8001056:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001058:	2301      	movs	r3, #1
 800105a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105c:	2310      	movs	r3, #16
 800105e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001060:	2302      	movs	r3, #2
 8001062:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001064:	2300      	movs	r3, #0
 8001066:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001068:	2310      	movs	r3, #16
 800106a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800106c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001070:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001072:	2304      	movs	r3, #4
 8001074:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001076:	2307      	movs	r3, #7
 8001078:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107a:	f107 0320 	add.w	r3, r7, #32
 800107e:	4618      	mov	r0, r3
 8001080:	f003 f810 	bl	80040a4 <HAL_RCC_OscConfig>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800108a:	f000 f8df 	bl	800124c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800108e:	230f      	movs	r3, #15
 8001090:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001092:	2302      	movs	r3, #2
 8001094:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800109a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a4:	f107 030c 	add.w	r3, r7, #12
 80010a8:	2102      	movs	r1, #2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f003 fa72 	bl	8004594 <HAL_RCC_ClockConfig>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010b6:	f000 f8c9 	bl	800124c <Error_Handler>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3750      	adds	r7, #80	; 0x50
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800
 80010c8:	40007000 	.word	0x40007000

080010cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010d0:	4b12      	ldr	r3, [pc, #72]	; (800111c <MX_I2C1_Init+0x50>)
 80010d2:	4a13      	ldr	r2, [pc, #76]	; (8001120 <MX_I2C1_Init+0x54>)
 80010d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <MX_I2C1_Init+0x50>)
 80010d8:	4a12      	ldr	r2, [pc, #72]	; (8001124 <MX_I2C1_Init+0x58>)
 80010da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	; (800111c <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	; (800111c <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	; (800111c <MX_I2C1_Init+0x50>)
 80010ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <MX_I2C1_Init+0x50>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <MX_I2C1_Init+0x50>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010fc:	4b07      	ldr	r3, [pc, #28]	; (800111c <MX_I2C1_Init+0x50>)
 80010fe:	2200      	movs	r2, #0
 8001100:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001102:	4b06      	ldr	r3, [pc, #24]	; (800111c <MX_I2C1_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001108:	4804      	ldr	r0, [pc, #16]	; (800111c <MX_I2C1_Init+0x50>)
 800110a:	f001 fe8b 	bl	8002e24 <HAL_I2C_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001114:	f000 f89a 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	200001f4 	.word	0x200001f4
 8001120:	40005400 	.word	0x40005400
 8001124:	000186a0 	.word	0x000186a0

08001128 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */
//
  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800112c:	4b0e      	ldr	r3, [pc, #56]	; (8001168 <MX_TIM10_Init+0x40>)
 800112e:	4a0f      	ldr	r2, [pc, #60]	; (800116c <MX_TIM10_Init+0x44>)
 8001130:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <MX_TIM10_Init+0x40>)
 8001134:	f242 720f 	movw	r2, #9999	; 0x270f
 8001138:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113a:	4b0b      	ldr	r3, [pc, #44]	; (8001168 <MX_TIM10_Init+0x40>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8399;
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <MX_TIM10_Init+0x40>)
 8001142:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001146:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <MX_TIM10_Init+0x40>)
 800114a:	2200      	movs	r2, #0
 800114c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800114e:	4b06      	ldr	r3, [pc, #24]	; (8001168 <MX_TIM10_Init+0x40>)
 8001150:	2200      	movs	r2, #0
 8001152:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001154:	4804      	ldr	r0, [pc, #16]	; (8001168 <MX_TIM10_Init+0x40>)
 8001156:	f003 fc3d 	bl	80049d4 <HAL_TIM_Base_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8001160:	f000 f874 	bl	800124c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */
//
  /* USER CODE END TIM10_Init 2 */

}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000248 	.word	0x20000248
 800116c:	40014400 	.word	0x40014400

08001170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	; 0x28
 8001174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <MX_GPIO_Init+0xd0>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118e:	4a2c      	ldr	r2, [pc, #176]	; (8001240 <MX_GPIO_Init+0xd0>)
 8001190:	f043 0304 	orr.w	r3, r3, #4
 8001194:	6313      	str	r3, [r2, #48]	; 0x30
 8001196:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <MX_GPIO_Init+0xd0>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119a:	f003 0304 	and.w	r3, r3, #4
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b26      	ldr	r3, [pc, #152]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a25      	ldr	r2, [pc, #148]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b23      	ldr	r3, [pc, #140]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
 80011c2:	4b1f      	ldr	r3, [pc, #124]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c6:	4a1e      	ldr	r2, [pc, #120]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	6313      	str	r3, [r2, #48]	; 0x30
 80011ce:	4b1c      	ldr	r3, [pc, #112]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60bb      	str	r3, [r7, #8]
 80011d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	607b      	str	r3, [r7, #4]
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a17      	ldr	r2, [pc, #92]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011e4:	f043 0302 	orr.w	r3, r3, #2
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b15      	ldr	r3, [pc, #84]	; (8001240 <MX_GPIO_Init+0xd0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	21e0      	movs	r1, #224	; 0xe0
 80011fa:	4812      	ldr	r0, [pc, #72]	; (8001244 <MX_GPIO_Init+0xd4>)
 80011fc:	f001 fdde 	bl	8002dbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001200:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001206:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	480c      	ldr	r0, [pc, #48]	; (8001248 <MX_GPIO_Init+0xd8>)
 8001218:	f001 fc34 	bl	8002a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD4_Pin;
 800121c:	23e0      	movs	r3, #224	; 0xe0
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	4804      	ldr	r0, [pc, #16]	; (8001244 <MX_GPIO_Init+0xd4>)
 8001234:	f001 fc26 	bl	8002a84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001238:	bf00      	nop
 800123a:	3728      	adds	r7, #40	; 0x28
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40023800 	.word	0x40023800
 8001244:	40020000 	.word	0x40020000
 8001248:	40020800 	.word	0x40020800

0800124c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001250:	b672      	cpsid	i
}
 8001252:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001254:	e7fe      	b.n	8001254 <Error_Handler+0x8>
	...

08001258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <HAL_MspInit+0x4c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	4a0f      	ldr	r2, [pc, #60]	; (80012a4 <HAL_MspInit+0x4c>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800126c:	6453      	str	r3, [r2, #68]	; 0x44
 800126e:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <HAL_MspInit+0x4c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <HAL_MspInit+0x4c>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	4a08      	ldr	r2, [pc, #32]	; (80012a4 <HAL_MspInit+0x4c>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	; 0x40
 800128a:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <HAL_MspInit+0x4c>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001296:	2007      	movs	r0, #7
 8001298:	f001 fbb2 	bl	8002a00 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40023800 	.word	0x40023800

080012a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	; 0x28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a19      	ldr	r2, [pc, #100]	; (800132c <HAL_I2C_MspInit+0x84>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d12b      	bne.n	8001322 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <HAL_I2C_MspInit+0x88>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	4a17      	ldr	r2, [pc, #92]	; (8001330 <HAL_I2C_MspInit+0x88>)
 80012d4:	f043 0302 	orr.w	r3, r3, #2
 80012d8:	6313      	str	r3, [r2, #48]	; 0x30
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <HAL_I2C_MspInit+0x88>)
 80012dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012e6:	23c0      	movs	r3, #192	; 0xc0
 80012e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ea:	2312      	movs	r3, #18
 80012ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012f6:	2304      	movs	r3, #4
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	480c      	ldr	r0, [pc, #48]	; (8001334 <HAL_I2C_MspInit+0x8c>)
 8001302:	f001 fbbf 	bl	8002a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_I2C_MspInit+0x88>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	4a08      	ldr	r2, [pc, #32]	; (8001330 <HAL_I2C_MspInit+0x88>)
 8001310:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001314:	6413      	str	r3, [r2, #64]	; 0x40
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_I2C_MspInit+0x88>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001322:	bf00      	nop
 8001324:	3728      	adds	r7, #40	; 0x28
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40005400 	.word	0x40005400
 8001330:	40023800 	.word	0x40023800
 8001334:	40020400 	.word	0x40020400

08001338 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_TIM_Base_MspInit+0x48>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d115      	bne.n	8001376 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <HAL_TIM_Base_MspInit+0x4c>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <HAL_TIM_Base_MspInit+0x4c>)
 8001354:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001358:	6453      	str	r3, [r2, #68]	; 0x44
 800135a:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <HAL_TIM_Base_MspInit+0x4c>)
 800135c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001366:	2200      	movs	r2, #0
 8001368:	2100      	movs	r1, #0
 800136a:	2019      	movs	r0, #25
 800136c:	f001 fb53 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001370:	2019      	movs	r0, #25
 8001372:	f001 fb6c 	bl	8002a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8001376:	bf00      	nop
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40014400 	.word	0x40014400
 8001384:	40023800 	.word	0x40023800

08001388 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	; 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a19      	ldr	r2, [pc, #100]	; (800140c <HAL_UART_MspInit+0x84>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d12b      	bne.n	8001402 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b18      	ldr	r3, [pc, #96]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	4a17      	ldr	r2, [pc, #92]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013b8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ba:	4b15      	ldr	r3, [pc, #84]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b11      	ldr	r3, [pc, #68]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a10      	ldr	r2, [pc, #64]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <HAL_UART_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013e2:	230c      	movs	r3, #12
 80013e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013f2:	2307      	movs	r3, #7
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4619      	mov	r1, r3
 80013fc:	4805      	ldr	r0, [pc, #20]	; (8001414 <HAL_UART_MspInit+0x8c>)
 80013fe:	f001 fb41 	bl	8002a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001402:	bf00      	nop
 8001404:	3728      	adds	r7, #40	; 0x28
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40004400 	.word	0x40004400
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000

08001418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800141c:	e7fe      	b.n	800141c <NMI_Handler+0x4>

0800141e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001422:	e7fe      	b.n	8001422 <HardFault_Handler+0x4>

08001424 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001428:	e7fe      	b.n	8001428 <MemManage_Handler+0x4>

0800142a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800142a:	b480      	push	{r7}
 800142c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800142e:	e7fe      	b.n	800142e <BusFault_Handler+0x4>

08001430 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001434:	e7fe      	b.n	8001434 <UsageFault_Handler+0x4>

08001436 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001436:	b480      	push	{r7}
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800143a:	bf00      	nop
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001464:	f001 f9b8 	bl	80027d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}

0800146c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001470:	4802      	ldr	r0, [pc, #8]	; (800147c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001472:	f003 fb61 	bl	8004b38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000248 	.word	0x20000248

08001480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return 1;
 8001484:	2301      	movs	r3, #1
}
 8001486:	4618      	mov	r0, r3
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <_kill>:

int _kill(int pid, int sig)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800149a:	f004 feb1 	bl	8006200 <__errno>
 800149e:	4603      	mov	r3, r0
 80014a0:	2216      	movs	r2, #22
 80014a2:	601a      	str	r2, [r3, #0]
  return -1;
 80014a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <_exit>:

void _exit (int status)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ffe7 	bl	8001490 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014c2:	e7fe      	b.n	80014c2 <_exit+0x12>

080014c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
 80014d4:	e00a      	b.n	80014ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014d6:	f3af 8000 	nop.w
 80014da:	4601      	mov	r1, r0
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	1c5a      	adds	r2, r3, #1
 80014e0:	60ba      	str	r2, [r7, #8]
 80014e2:	b2ca      	uxtb	r2, r1
 80014e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e6:	697b      	ldr	r3, [r7, #20]
 80014e8:	3301      	adds	r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	dbf0      	blt.n	80014d6 <_read+0x12>
  }

  return len;
 80014f4:	687b      	ldr	r3, [r7, #4]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3718      	adds	r7, #24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af00      	add	r7, sp, #0
 8001504:	60f8      	str	r0, [r7, #12]
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	e009      	b.n	8001524 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	3301      	adds	r3, #1
 8001522:	617b      	str	r3, [r7, #20]
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	429a      	cmp	r2, r3
 800152a:	dbf1      	blt.n	8001510 <_write+0x12>
  }
  return len;
 800152c:	687b      	ldr	r3, [r7, #4]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <_close>:

int _close(int file)
{
 8001536:	b480      	push	{r7}
 8001538:	b083      	sub	sp, #12
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800153e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001542:	4618      	mov	r0, r3
 8001544:	370c      	adds	r7, #12
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800154e:	b480      	push	{r7}
 8001550:	b083      	sub	sp, #12
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
 8001556:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800155e:	605a      	str	r2, [r3, #4]
  return 0;
 8001560:	2300      	movs	r3, #0
}
 8001562:	4618      	mov	r0, r3
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <_isatty>:

int _isatty(int file)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001576:	2301      	movs	r3, #1
}
 8001578:	4618      	mov	r0, r3
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
	...

080015a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015a8:	4a14      	ldr	r2, [pc, #80]	; (80015fc <_sbrk+0x5c>)
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <_sbrk+0x60>)
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <_sbrk+0x64>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d102      	bne.n	80015c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015bc:	4b11      	ldr	r3, [pc, #68]	; (8001604 <_sbrk+0x64>)
 80015be:	4a12      	ldr	r2, [pc, #72]	; (8001608 <_sbrk+0x68>)
 80015c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <_sbrk+0x64>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4413      	add	r3, r2
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d207      	bcs.n	80015e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d0:	f004 fe16 	bl	8006200 <__errno>
 80015d4:	4603      	mov	r3, r0
 80015d6:	220c      	movs	r2, #12
 80015d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80015de:	e009      	b.n	80015f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e0:	4b08      	ldr	r3, [pc, #32]	; (8001604 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015e6:	4b07      	ldr	r3, [pc, #28]	; (8001604 <_sbrk+0x64>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	4a05      	ldr	r2, [pc, #20]	; (8001604 <_sbrk+0x64>)
 80015f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015f2:	68fb      	ldr	r3, [r7, #12]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3718      	adds	r7, #24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20018000 	.word	0x20018000
 8001600:	00000400 	.word	0x00000400
 8001604:	20000290 	.word	0x20000290
 8001608:	20000528 	.word	0x20000528

0800160c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <SystemInit+0x20>)
 8001612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001616:	4a05      	ldr	r2, [pc, #20]	; (800162c <SystemInit+0x20>)
 8001618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800161c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000ed00 	.word	0xe000ed00

08001630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001668 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001634:	480d      	ldr	r0, [pc, #52]	; (800166c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001636:	490e      	ldr	r1, [pc, #56]	; (8001670 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001638:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800163a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800163c:	e002      	b.n	8001644 <LoopCopyDataInit>

0800163e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800163e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001642:	3304      	adds	r3, #4

08001644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001648:	d3f9      	bcc.n	800163e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800164a:	4a0b      	ldr	r2, [pc, #44]	; (8001678 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800164c:	4c0b      	ldr	r4, [pc, #44]	; (800167c <LoopFillZerobss+0x26>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001650:	e001      	b.n	8001656 <LoopFillZerobss>

08001652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001654:	3204      	adds	r2, #4

08001656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001658:	d3fb      	bcc.n	8001652 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800165a:	f7ff ffd7 	bl	800160c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800165e:	f004 fdd5 	bl	800620c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001662:	f7ff fc97 	bl	8000f94 <main>
  bx  lr    
 8001666:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001668:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800166c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001670:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001674:	08008824 	.word	0x08008824
  ldr r2, =_sbss
 8001678:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800167c:	20000524 	.word	0x20000524

08001680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001680:	e7fe      	b.n	8001680 <ADC_IRQHandler>
	...

08001684 <debounceFSM_init>:
//Definicin de variable interna del mdulo flag para deteccin de flanco ascendente
static bool_t keyReleased = 0;



void debounceFSM_init(void){
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0

	//inicio de la mquina de estados
	debounceState = BUTTON_UP;
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <debounceFSM_init+0x18>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
	//se inicia tambin el delay no retentivo
	delayInit(&delay02,DEBOUNCED_DELAY);
 800168e:	2128      	movs	r1, #40	; 0x28
 8001690:	4803      	ldr	r0, [pc, #12]	; (80016a0 <debounceFSM_init+0x1c>)
 8001692:	f000 f8b7 	bl	8001804 <delayInit>

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000294 	.word	0x20000294
 80016a0:	20000298 	.word	0x20000298

080016a4 <debounceFSM_update>:


void debounceFSM_update(void){
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0


		switch(debounceState){
 80016a8:	4b39      	ldr	r3, [pc, #228]	; (8001790 <debounceFSM_update+0xec>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	2b03      	cmp	r3, #3
 80016ae:	d861      	bhi.n	8001774 <debounceFSM_update+0xd0>
 80016b0:	a201      	add	r2, pc, #4	; (adr r2, 80016b8 <debounceFSM_update+0x14>)
 80016b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b6:	bf00      	nop
 80016b8:	080016c9 	.word	0x080016c9
 80016bc:	080016e1 	.word	0x080016e1
 80016c0:	0800171f 	.word	0x0800171f
 80016c4:	08001737 	.word	0x08001737

		case BUTTON_UP:

			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==0){
 80016c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016cc:	4831      	ldr	r0, [pc, #196]	; (8001794 <debounceFSM_update+0xf0>)
 80016ce:	f001 fb5d 	bl	8002d8c <HAL_GPIO_ReadPin>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d151      	bne.n	800177c <debounceFSM_update+0xd8>

				debounceState = BUTTON_FALLING;
 80016d8:	4b2d      	ldr	r3, [pc, #180]	; (8001790 <debounceFSM_update+0xec>)
 80016da:	2201      	movs	r2, #1
 80016dc:	701a      	strb	r2, [r3, #0]
			}

		break;
 80016de:	e04d      	b.n	800177c <debounceFSM_update+0xd8>

		case BUTTON_FALLING:

			if(delayRead(&delay02)==1){
 80016e0:	482d      	ldr	r0, [pc, #180]	; (8001798 <debounceFSM_update+0xf4>)
 80016e2:	f000 f8a3 	bl	800182c <delayRead>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d049      	beq.n	8001780 <debounceFSM_update+0xdc>
				if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==0){
 80016ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016f0:	4828      	ldr	r0, [pc, #160]	; (8001794 <debounceFSM_update+0xf0>)
 80016f2:	f001 fb4b 	bl	8002d8c <HAL_GPIO_ReadPin>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d104      	bne.n	8001706 <debounceFSM_update+0x62>
					debounceState = BUTTON_DOWN;
 80016fc:	4b24      	ldr	r3, [pc, #144]	; (8001790 <debounceFSM_update+0xec>)
 80016fe:	2202      	movs	r2, #2
 8001700:	701a      	strb	r2, [r3, #0]
					buttonPressed();
 8001702:	f000 f84b 	bl	800179c <buttonPressed>
				}
				if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==1){
 8001706:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800170a:	4822      	ldr	r0, [pc, #136]	; (8001794 <debounceFSM_update+0xf0>)
 800170c:	f001 fb3e 	bl	8002d8c <HAL_GPIO_ReadPin>
 8001710:	4603      	mov	r3, r0
 8001712:	2b01      	cmp	r3, #1
 8001714:	d134      	bne.n	8001780 <debounceFSM_update+0xdc>
					debounceState = BUTTON_UP;
 8001716:	4b1e      	ldr	r3, [pc, #120]	; (8001790 <debounceFSM_update+0xec>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
				}

			}

		break;
 800171c:	e030      	b.n	8001780 <debounceFSM_update+0xdc>

		case BUTTON_DOWN:

			if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==1){
 800171e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001722:	481c      	ldr	r0, [pc, #112]	; (8001794 <debounceFSM_update+0xf0>)
 8001724:	f001 fb32 	bl	8002d8c <HAL_GPIO_ReadPin>
 8001728:	4603      	mov	r3, r0
 800172a:	2b01      	cmp	r3, #1
 800172c:	d12a      	bne.n	8001784 <debounceFSM_update+0xe0>

				debounceState = BUTTON_RAISING;
 800172e:	4b18      	ldr	r3, [pc, #96]	; (8001790 <debounceFSM_update+0xec>)
 8001730:	2203      	movs	r2, #3
 8001732:	701a      	strb	r2, [r3, #0]
			}

		break;
 8001734:	e026      	b.n	8001784 <debounceFSM_update+0xe0>

		case BUTTON_RAISING:

			if(delayRead(&delay02)==1){
 8001736:	4818      	ldr	r0, [pc, #96]	; (8001798 <debounceFSM_update+0xf4>)
 8001738:	f000 f878 	bl	800182c <delayRead>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d022      	beq.n	8001788 <debounceFSM_update+0xe4>
				if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==1){
 8001742:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001746:	4813      	ldr	r0, [pc, #76]	; (8001794 <debounceFSM_update+0xf0>)
 8001748:	f001 fb20 	bl	8002d8c <HAL_GPIO_ReadPin>
 800174c:	4603      	mov	r3, r0
 800174e:	2b01      	cmp	r3, #1
 8001750:	d104      	bne.n	800175c <debounceFSM_update+0xb8>
					debounceState = BUTTON_UP;
 8001752:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <debounceFSM_update+0xec>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
					buttonReleased();
 8001758:	f000 f82c 	bl	80017b4 <buttonReleased>
				}
				if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==0){
 800175c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001760:	480c      	ldr	r0, [pc, #48]	; (8001794 <debounceFSM_update+0xf0>)
 8001762:	f001 fb13 	bl	8002d8c <HAL_GPIO_ReadPin>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d10d      	bne.n	8001788 <debounceFSM_update+0xe4>
					debounceState = BUTTON_DOWN;
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <debounceFSM_update+0xec>)
 800176e:	2202      	movs	r2, #2
 8001770:	701a      	strb	r2, [r3, #0]
				}

			}

		break;
 8001772:	e009      	b.n	8001788 <debounceFSM_update+0xe4>

		default:
		debounceState = BUTTON_UP;
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <debounceFSM_update+0xec>)
 8001776:	2200      	movs	r2, #0
 8001778:	701a      	strb	r2, [r3, #0]

		}


}
 800177a:	e006      	b.n	800178a <debounceFSM_update+0xe6>
		break;
 800177c:	bf00      	nop
 800177e:	e004      	b.n	800178a <debounceFSM_update+0xe6>
		break;
 8001780:	bf00      	nop
 8001782:	e002      	b.n	800178a <debounceFSM_update+0xe6>
		break;
 8001784:	bf00      	nop
 8001786:	e000      	b.n	800178a <debounceFSM_update+0xe6>
		break;
 8001788:	bf00      	nop
}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	20000294 	.word	0x20000294
 8001794:	40020800 	.word	0x40020800
 8001798:	20000298 	.word	0x20000298

0800179c <buttonPressed>:
void buttonPressed(void){
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, true);  //utilizado en parte uno de la prctica
	//seteo de flag para deteccin de flanco
	keyPressed = 1;
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <buttonPressed+0x14>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	701a      	strb	r2, [r3, #0]

}
 80017a6:	bf00      	nop
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	200002a4 	.word	0x200002a4

080017b4 <buttonReleased>:

void buttonReleased(void){
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, false);	//utilizado en parte uno de la prctica
	keyReleased = 1;
 80017b8:	4b03      	ldr	r3, [pc, #12]	; (80017c8 <buttonReleased+0x14>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	701a      	strb	r2, [r3, #0]

}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	200002a5 	.word	0x200002a5

080017cc <readKey>:

bool_t readKey(void){
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

	if(keyPressed){
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <readKey+0x34>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d004      	beq.n	80017e2 <readKey+0x16>
		keyPressed = 0;
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <readKey+0x34>)
 80017da:	2200      	movs	r2, #0
 80017dc:	701a      	strb	r2, [r3, #0]
		return 1;
 80017de:	2301      	movs	r3, #1
 80017e0:	e009      	b.n	80017f6 <readKey+0x2a>
	}
	if(keyPressed==0){
 80017e2:	4b07      	ldr	r3, [pc, #28]	; (8001800 <readKey+0x34>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	f083 0301 	eor.w	r3, r3, #1
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <readKey+0x28>
		return 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	e000      	b.n	80017f6 <readKey+0x2a>
	}
	return 0;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	200002a4 	.word	0x200002a4

08001804 <delayInit>:
#include "API_delay.h"
#include "stm32f4xx_hal.h"


void delayInit( delay_t * delay, tick_t duration ){
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]

		delay->duration = duration;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	721a      	strb	r2, [r3, #8]
		delay->startTime = 0;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

}
 8001820:	bf00      	nop
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <delayRead>:

bool_t delayRead( delay_t * delay ){
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]

		if(delay->running == false){
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	7a1b      	ldrb	r3, [r3, #8]
 8001838:	f083 0301 	eor.w	r3, r3, #1
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d009      	beq.n	8001856 <delayRead+0x2a>

			delay->startTime = HAL_GetTick();
 8001842:	f000 ffdd 	bl	8002800 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	601a      	str	r2, [r3, #0]
			delay->running = true;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2201      	movs	r2, #1
 8001850:	721a      	strb	r2, [r3, #8]
			return 0;
 8001852:	2300      	movs	r3, #0
 8001854:	e00f      	b.n	8001876 <delayRead+0x4a>
		}
		else{
			if(HAL_GetTick()- delay->startTime >= delay->duration){
 8001856:	f000 ffd3 	bl	8002800 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	1ad2      	subs	r2, r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	d304      	bcc.n	8001874 <delayRead+0x48>
				delay->running = false;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	721a      	strb	r2, [r3, #8]
				return 1;
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <delayRead+0x4a>
			}
			else{
				return 0;
 8001874:	2300      	movs	r3, #0
		}

}


	}
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
	...

08001880 <HAL_TIM_PeriodElapsedCallback>:

//valor de Alarma de Temperatura a ser ingresado por puerto serial (a ser implementado por interrupciones)
float_t alarmTemperature = 25.00;


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

	static uint16_t count = 0;
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001888:	2120      	movs	r1, #32
 800188a:	480b      	ldr	r0, [pc, #44]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800188c:	f001 faaf 	bl	8002dee <HAL_GPIO_TogglePin>
	if(count==3){
 8001890:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	2b03      	cmp	r3, #3
 8001896:	d105      	bne.n	80018a4 <HAL_TIM_PeriodElapsedCallback+0x24>
		//HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
		schedulerFlag = true;
 8001898:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800189a:	2201      	movs	r2, #1
 800189c:	701a      	strb	r2, [r3, #0]
		count = 0;
 800189e:	4b07      	ldr	r3, [pc, #28]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	801a      	strh	r2, [r3, #0]
	}
	count++;
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	3301      	adds	r3, #1
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	4b03      	ldr	r3, [pc, #12]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80018ae:	801a      	strh	r2, [r3, #0]

}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40020000 	.word	0x40020000
 80018bc:	200002fa 	.word	0x200002fa
 80018c0:	200002a6 	.word	0x200002a6

080018c4 <readSensor>:

bool_t readSensor(void){
 80018c4:	b5b0      	push	{r4, r5, r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af02      	add	r7, sp, #8

	if(schedulerFlag){
 80018ca:	4b28      	ldr	r3, [pc, #160]	; (800196c <readSensor+0xa8>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d048      	beq.n	8001964 <readSensor+0xa0>
		schedulerFlag = false;
 80018d2:	4b26      	ldr	r3, [pc, #152]	; (800196c <readSensor+0xa8>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	4825      	ldr	r0, [pc, #148]	; (8001970 <readSensor+0xac>)
 80018dc:	f001 fa87 	bl	8002dee <HAL_GPIO_TogglePin>

		temperature[3] = temperature[2];
 80018e0:	4b24      	ldr	r3, [pc, #144]	; (8001974 <readSensor+0xb0>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	4a23      	ldr	r2, [pc, #140]	; (8001974 <readSensor+0xb0>)
 80018e6:	60d3      	str	r3, [r2, #12]
		temperature[2] = temperature[1];
 80018e8:	4b22      	ldr	r3, [pc, #136]	; (8001974 <readSensor+0xb0>)
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	4a21      	ldr	r2, [pc, #132]	; (8001974 <readSensor+0xb0>)
 80018ee:	6093      	str	r3, [r2, #8]
		temperature[1] = temperature[0];
 80018f0:	4b20      	ldr	r3, [pc, #128]	; (8001974 <readSensor+0xb0>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a1f      	ldr	r2, [pc, #124]	; (8001974 <readSensor+0xb0>)
 80018f6:	6053      	str	r3, [r2, #4]

		pressure[3] = pressure[2];
 80018f8:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <readSensor+0xb4>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	4a1e      	ldr	r2, [pc, #120]	; (8001978 <readSensor+0xb4>)
 80018fe:	60d3      	str	r3, [r2, #12]
		pressure[2] = pressure[1];
 8001900:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <readSensor+0xb4>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	4a1c      	ldr	r2, [pc, #112]	; (8001978 <readSensor+0xb4>)
 8001906:	6093      	str	r3, [r2, #8]
		pressure[1] = pressure[0];
 8001908:	4b1b      	ldr	r3, [pc, #108]	; (8001978 <readSensor+0xb4>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a1a      	ldr	r2, [pc, #104]	; (8001978 <readSensor+0xb4>)
 800190e:	6053      	str	r3, [r2, #4]


		temperature[0] = BMP180_GetTemp();
 8001910:	f000 fae8 	bl	8001ee4 <BMP180_GetTemp>
 8001914:	eef0 7a40 	vmov.f32	s15, s0
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <readSensor+0xb0>)
 800191a:	edc3 7a00 	vstr	s15, [r3]
		pressure[0] = BMP180_GetPress (0);
 800191e:	2000      	movs	r0, #0
 8001920:	f000 fbe0 	bl	80020e4 <BMP180_GetPress>
 8001924:	eef0 7a40 	vmov.f32	s15, s0
 8001928:	4b13      	ldr	r3, [pc, #76]	; (8001978 <readSensor+0xb4>)
 800192a:	edc3 7a00 	vstr	s15, [r3]

		//Esto enva los valores actuales de presin y temperatura a la UART
		sprintf (bufferSerial,"%4.2fC %6.0fPa \n\r",temperature[0],pressure[0]);
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <readSensor+0xb0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fe10 	bl	8000558 <__aeabi_f2d>
 8001938:	4604      	mov	r4, r0
 800193a:	460d      	mov	r5, r1
 800193c:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <readSensor+0xb4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f7fe fe09 	bl	8000558 <__aeabi_f2d>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	e9cd 2300 	strd	r2, r3, [sp]
 800194e:	4622      	mov	r2, r4
 8001950:	462b      	mov	r3, r5
 8001952:	490a      	ldr	r1, [pc, #40]	; (800197c <readSensor+0xb8>)
 8001954:	480a      	ldr	r0, [pc, #40]	; (8001980 <readSensor+0xbc>)
 8001956:	f004 fb9d 	bl	8006094 <siprintf>
		uartSendString((uint8_t *)bufferSerial);
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <readSensor+0xbc>)
 800195c:	f000 f9d2 	bl	8001d04 <uartSendString>

		return true;
 8001960:	2301      	movs	r3, #1
 8001962:	e000      	b.n	8001966 <readSensor+0xa2>
	}
	return false;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	bdb0      	pop	{r4, r5, r7, pc}
 800196c:	200002a6 	.word	0x200002a6
 8001970:	40020000 	.word	0x40020000
 8001974:	200002b8 	.word	0x200002b8
 8001978:	200002a8 	.word	0x200002a8
 800197c:	08008368 	.word	0x08008368
 8001980:	200002c8 	.word	0x200002c8

08001984 <readDataTemperature>:

void readDataTemperature(float_t* diplayTemperature){
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]

	*diplayTemperature = temperature[0];
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <readDataTemperature+0x3c>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	601a      	str	r2, [r3, #0]
	*(diplayTemperature+1) = temperature[1];
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3304      	adds	r3, #4
 8001998:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <readDataTemperature+0x3c>)
 800199a:	6852      	ldr	r2, [r2, #4]
 800199c:	601a      	str	r2, [r3, #0]
	*(diplayTemperature+2) = temperature[2];
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3308      	adds	r3, #8
 80019a2:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <readDataTemperature+0x3c>)
 80019a4:	6892      	ldr	r2, [r2, #8]
 80019a6:	601a      	str	r2, [r3, #0]
	*(diplayTemperature+3) = temperature[3];
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	330c      	adds	r3, #12
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <readDataTemperature+0x3c>)
 80019ae:	68d2      	ldr	r2, [r2, #12]
 80019b0:	601a      	str	r2, [r3, #0]

}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	200002b8 	.word	0x200002b8

080019c4 <readDataPressure>:

void readDataPressure(float_t* diplayPressure){
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

	*diplayPressure = pressure[0];
 80019cc:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <readDataPressure+0x3c>)
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	601a      	str	r2, [r3, #0]
	*(diplayPressure+1) = pressure[1];
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3304      	adds	r3, #4
 80019d8:	4a09      	ldr	r2, [pc, #36]	; (8001a00 <readDataPressure+0x3c>)
 80019da:	6852      	ldr	r2, [r2, #4]
 80019dc:	601a      	str	r2, [r3, #0]
	*(diplayPressure+2) = pressure[2];
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3308      	adds	r3, #8
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <readDataPressure+0x3c>)
 80019e4:	6892      	ldr	r2, [r2, #8]
 80019e6:	601a      	str	r2, [r3, #0]
	*(diplayPressure+3) = pressure[3];
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	330c      	adds	r3, #12
 80019ec:	4a04      	ldr	r2, [pc, #16]	; (8001a00 <readDataPressure+0x3c>)
 80019ee:	68d2      	ldr	r2, [r2, #12]
 80019f0:	601a      	str	r2, [r3, #0]

}
 80019f2:	bf00      	nop
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	200002a8 	.word	0x200002a8

08001a04 <screenFSM_update>:
	screenState = SCREEN_MAIN;

}

//Actualiza los estados segn pusador
void screenFSM_update(void){
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0


		switch(screenState){
 8001a08:	4b1b      	ldr	r3, [pc, #108]	; (8001a78 <screenFSM_update+0x74>)
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d01c      	beq.n	8001a4a <screenFSM_update+0x46>
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	dc25      	bgt.n	8001a60 <screenFSM_update+0x5c>
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <screenFSM_update+0x1a>
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d00b      	beq.n	8001a34 <screenFSM_update+0x30>
 8001a1c:	e020      	b.n	8001a60 <screenFSM_update+0x5c>

		case SCREEN_MAIN:
			if(readKey()){
 8001a1e:	f7ff fed5 	bl	80017cc <readKey>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d01f      	beq.n	8001a68 <screenFSM_update+0x64>
				screenState = SCREEN_ALARMS;
 8001a28:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <screenFSM_update+0x74>)
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 8001a2e:	f000 fdef 	bl	8002610 <lcd_clear>
			}

		break;
 8001a32:	e019      	b.n	8001a68 <screenFSM_update+0x64>

		case SCREEN_ALARMS:
			if(readKey()){
 8001a34:	f7ff feca 	bl	80017cc <readKey>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d016      	beq.n	8001a6c <screenFSM_update+0x68>
				screenState = SCREEN_HISTORICAL;
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	; (8001a78 <screenFSM_update+0x74>)
 8001a40:	2202      	movs	r2, #2
 8001a42:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 8001a44:	f000 fde4 	bl	8002610 <lcd_clear>
			}


		break;
 8001a48:	e010      	b.n	8001a6c <screenFSM_update+0x68>

		case SCREEN_HISTORICAL:
			if(readKey()){
 8001a4a:	f7ff febf 	bl	80017cc <readKey>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d00d      	beq.n	8001a70 <screenFSM_update+0x6c>
				screenState = SCREEN_MAIN;
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <screenFSM_update+0x74>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	701a      	strb	r2, [r3, #0]
				lcd_clear();
 8001a5a:	f000 fdd9 	bl	8002610 <lcd_clear>
			}


		break;
 8001a5e:	e007      	b.n	8001a70 <screenFSM_update+0x6c>



		default:
		screenState = SCREEN_MAIN;
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <screenFSM_update+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]

		}


}
 8001a66:	e004      	b.n	8001a72 <screenFSM_update+0x6e>
		break;
 8001a68:	bf00      	nop
 8001a6a:	e002      	b.n	8001a72 <screenFSM_update+0x6e>
		break;
 8001a6c:	bf00      	nop
 8001a6e:	e000      	b.n	8001a72 <screenFSM_update+0x6e>
		break;
 8001a70:	bf00      	nop
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	200002fc 	.word	0x200002fc

08001a7c <screen_data_update>:

//Actualiza los datos en los vectores encaptulando los vectores de lectura del
//dispositivo
void screen_data_update(void){
 8001a7c:	b5b0      	push	{r4, r5, r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af02      	add	r7, sp, #8

	if(screenState == SCREEN_MAIN){
 8001a82:	4b6b      	ldr	r3, [pc, #428]	; (8001c30 <screen_data_update+0x1b4>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d14f      	bne.n	8001b2a <screen_data_update+0xae>

		readDataTemperature(diplayTemperature);
 8001a8a:	486a      	ldr	r0, [pc, #424]	; (8001c34 <screen_data_update+0x1b8>)
 8001a8c:	f7ff ff7a 	bl	8001984 <readDataTemperature>
		readDataPressure(diplayPressure);
 8001a90:	4869      	ldr	r0, [pc, #420]	; (8001c38 <screen_data_update+0x1bc>)
 8001a92:	f7ff ff97 	bl	80019c4 <readDataPressure>


		lcd_send_cmd (0x80|0x00);
 8001a96:	2080      	movs	r0, #128	; 0x80
 8001a98:	f000 fd5a 	bl	8002550 <lcd_send_cmd>
		lcd_send_string("VALORES ACTUALES");
 8001a9c:	4867      	ldr	r0, [pc, #412]	; (8001c3c <screen_data_update+0x1c0>)
 8001a9e:	f000 fe08 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"TEMP=%4.2f C", diplayTemperature[0]);
 8001aa2:	4b64      	ldr	r3, [pc, #400]	; (8001c34 <screen_data_update+0x1b8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fd56 	bl	8000558 <__aeabi_f2d>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4963      	ldr	r1, [pc, #396]	; (8001c40 <screen_data_update+0x1c4>)
 8001ab2:	4864      	ldr	r0, [pc, #400]	; (8001c44 <screen_data_update+0x1c8>)
 8001ab4:	f004 faee 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x40);
 8001ab8:	20c0      	movs	r0, #192	; 0xc0
 8001aba:	f000 fd49 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001abe:	4861      	ldr	r0, [pc, #388]	; (8001c44 <screen_data_update+0x1c8>)
 8001ac0:	f000 fdf7 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"PRESION=%6.0fPa", diplayPressure[0]);
 8001ac4:	4b5c      	ldr	r3, [pc, #368]	; (8001c38 <screen_data_update+0x1bc>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fd45 	bl	8000558 <__aeabi_f2d>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	495d      	ldr	r1, [pc, #372]	; (8001c48 <screen_data_update+0x1cc>)
 8001ad4:	485b      	ldr	r0, [pc, #364]	; (8001c44 <screen_data_update+0x1c8>)
 8001ad6:	f004 fadd 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x10);
 8001ada:	2090      	movs	r0, #144	; 0x90
 8001adc:	f000 fd38 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001ae0:	4858      	ldr	r0, [pc, #352]	; (8001c44 <screen_data_update+0x1c8>)
 8001ae2:	f000 fde6 	bl	80026b2 <lcd_send_string>

		if(diplayTemperature[0] <= alarmTemperature){
 8001ae6:	4b53      	ldr	r3, [pc, #332]	; (8001c34 <screen_data_update+0x1b8>)
 8001ae8:	ed93 7a00 	vldr	s14, [r3]
 8001aec:	4b57      	ldr	r3, [pc, #348]	; (8001c4c <screen_data_update+0x1d0>)
 8001aee:	edd3 7a00 	vldr	s15, [r3]
 8001af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afa:	d805      	bhi.n	8001b08 <screen_data_update+0x8c>
			lcd_send_cmd (0x80|0x50);
 8001afc:	20d0      	movs	r0, #208	; 0xd0
 8001afe:	f000 fd27 	bl	8002550 <lcd_send_cmd>
			lcd_send_string("ALARMAS NO      ");
 8001b02:	4853      	ldr	r0, [pc, #332]	; (8001c50 <screen_data_update+0x1d4>)
 8001b04:	f000 fdd5 	bl	80026b2 <lcd_send_string>
		}
		if(diplayTemperature[0] > alarmTemperature){
 8001b08:	4b4a      	ldr	r3, [pc, #296]	; (8001c34 <screen_data_update+0x1b8>)
 8001b0a:	ed93 7a00 	vldr	s14, [r3]
 8001b0e:	4b4f      	ldr	r3, [pc, #316]	; (8001c4c <screen_data_update+0x1d0>)
 8001b10:	edd3 7a00 	vldr	s15, [r3]
 8001b14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b1c:	dd05      	ble.n	8001b2a <screen_data_update+0xae>
			lcd_send_cmd (0x80|0x50);
 8001b1e:	20d0      	movs	r0, #208	; 0xd0
 8001b20:	f000 fd16 	bl	8002550 <lcd_send_cmd>
			lcd_send_string("ALARMAS TEMP!!! ");
 8001b24:	484b      	ldr	r0, [pc, #300]	; (8001c54 <screen_data_update+0x1d8>)
 8001b26:	f000 fdc4 	bl	80026b2 <lcd_send_string>
		}
	}

	if(screenState == SCREEN_HISTORICAL){
 8001b2a:	4b41      	ldr	r3, [pc, #260]	; (8001c30 <screen_data_update+0x1b4>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d15f      	bne.n	8001bf2 <screen_data_update+0x176>

		readDataTemperature(diplayTemperature);
 8001b32:	4840      	ldr	r0, [pc, #256]	; (8001c34 <screen_data_update+0x1b8>)
 8001b34:	f7ff ff26 	bl	8001984 <readDataTemperature>
		readDataPressure(diplayPressure);
 8001b38:	483f      	ldr	r0, [pc, #252]	; (8001c38 <screen_data_update+0x1bc>)
 8001b3a:	f7ff ff43 	bl	80019c4 <readDataPressure>


		lcd_send_cmd (0x80|0x00);
 8001b3e:	2080      	movs	r0, #128	; 0x80
 8001b40:	f000 fd06 	bl	8002550 <lcd_send_cmd>
		lcd_send_string("HISTORIAL");
 8001b44:	4844      	ldr	r0, [pc, #272]	; (8001c58 <screen_data_update+0x1dc>)
 8001b46:	f000 fdb4 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"%4.2fC %6.0fPa", diplayTemperature[0], diplayPressure[0]);
 8001b4a:	4b3a      	ldr	r3, [pc, #232]	; (8001c34 <screen_data_update+0x1b8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7fe fd02 	bl	8000558 <__aeabi_f2d>
 8001b54:	4604      	mov	r4, r0
 8001b56:	460d      	mov	r5, r1
 8001b58:	4b37      	ldr	r3, [pc, #220]	; (8001c38 <screen_data_update+0x1bc>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe fcfb 	bl	8000558 <__aeabi_f2d>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	e9cd 2300 	strd	r2, r3, [sp]
 8001b6a:	4622      	mov	r2, r4
 8001b6c:	462b      	mov	r3, r5
 8001b6e:	493b      	ldr	r1, [pc, #236]	; (8001c5c <screen_data_update+0x1e0>)
 8001b70:	4834      	ldr	r0, [pc, #208]	; (8001c44 <screen_data_update+0x1c8>)
 8001b72:	f004 fa8f 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x40);
 8001b76:	20c0      	movs	r0, #192	; 0xc0
 8001b78:	f000 fcea 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001b7c:	4831      	ldr	r0, [pc, #196]	; (8001c44 <screen_data_update+0x1c8>)
 8001b7e:	f000 fd98 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"%4.2fC %6.0fPa", diplayTemperature[1], diplayPressure[1]);
 8001b82:	4b2c      	ldr	r3, [pc, #176]	; (8001c34 <screen_data_update+0x1b8>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fce6 	bl	8000558 <__aeabi_f2d>
 8001b8c:	4604      	mov	r4, r0
 8001b8e:	460d      	mov	r5, r1
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <screen_data_update+0x1bc>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fcdf 	bl	8000558 <__aeabi_f2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	e9cd 2300 	strd	r2, r3, [sp]
 8001ba2:	4622      	mov	r2, r4
 8001ba4:	462b      	mov	r3, r5
 8001ba6:	492d      	ldr	r1, [pc, #180]	; (8001c5c <screen_data_update+0x1e0>)
 8001ba8:	4826      	ldr	r0, [pc, #152]	; (8001c44 <screen_data_update+0x1c8>)
 8001baa:	f004 fa73 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x10);
 8001bae:	2090      	movs	r0, #144	; 0x90
 8001bb0:	f000 fcce 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001bb4:	4823      	ldr	r0, [pc, #140]	; (8001c44 <screen_data_update+0x1c8>)
 8001bb6:	f000 fd7c 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"%4.2fC %6.0fPa", diplayTemperature[2], diplayPressure[2]);
 8001bba:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <screen_data_update+0x1b8>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fcca 	bl	8000558 <__aeabi_f2d>
 8001bc4:	4604      	mov	r4, r0
 8001bc6:	460d      	mov	r5, r1
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <screen_data_update+0x1bc>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fcc3 	bl	8000558 <__aeabi_f2d>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	e9cd 2300 	strd	r2, r3, [sp]
 8001bda:	4622      	mov	r2, r4
 8001bdc:	462b      	mov	r3, r5
 8001bde:	491f      	ldr	r1, [pc, #124]	; (8001c5c <screen_data_update+0x1e0>)
 8001be0:	4818      	ldr	r0, [pc, #96]	; (8001c44 <screen_data_update+0x1c8>)
 8001be2:	f004 fa57 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x50);
 8001be6:	20d0      	movs	r0, #208	; 0xd0
 8001be8:	f000 fcb2 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001bec:	4815      	ldr	r0, [pc, #84]	; (8001c44 <screen_data_update+0x1c8>)
 8001bee:	f000 fd60 	bl	80026b2 <lcd_send_string>
	}

	if(screenState == SCREEN_ALARMS){
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <screen_data_update+0x1b4>)
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d116      	bne.n	8001c28 <screen_data_update+0x1ac>

		lcd_send_cmd (0x80|0x00);
 8001bfa:	2080      	movs	r0, #128	; 0x80
 8001bfc:	f000 fca8 	bl	8002550 <lcd_send_cmd>
		lcd_send_string("VALORES ALARMA");
 8001c00:	4817      	ldr	r0, [pc, #92]	; (8001c60 <screen_data_update+0x1e4>)
 8001c02:	f000 fd56 	bl	80026b2 <lcd_send_string>

		sprintf (buffer,"%4.2fC", alarmTemperature );
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <screen_data_update+0x1d0>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fca4 	bl	8000558 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4913      	ldr	r1, [pc, #76]	; (8001c64 <screen_data_update+0x1e8>)
 8001c16:	480b      	ldr	r0, [pc, #44]	; (8001c44 <screen_data_update+0x1c8>)
 8001c18:	f004 fa3c 	bl	8006094 <siprintf>
		lcd_send_cmd (0x80|0x40);
 8001c1c:	20c0      	movs	r0, #192	; 0xc0
 8001c1e:	f000 fc97 	bl	8002550 <lcd_send_cmd>
		lcd_send_string(buffer);
 8001c22:	4808      	ldr	r0, [pc, #32]	; (8001c44 <screen_data_update+0x1c8>)
 8001c24:	f000 fd45 	bl	80026b2 <lcd_send_string>

	}

}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200002fc 	.word	0x200002fc
 8001c34:	20000300 	.word	0x20000300
 8001c38:	20000310 	.word	0x20000310
 8001c3c:	0800837c 	.word	0x0800837c
 8001c40:	08008390 	.word	0x08008390
 8001c44:	20000320 	.word	0x20000320
 8001c48:	080083a0 	.word	0x080083a0
 8001c4c:	20000004 	.word	0x20000004
 8001c50:	080083b0 	.word	0x080083b0
 8001c54:	080083c4 	.word	0x080083c4
 8001c58:	080083d8 	.word	0x080083d8
 8001c5c:	080083e4 	.word	0x080083e4
 8001c60:	080083f4 	.word	0x080083f4
 8001c64:	08008404 	.word	0x08008404

08001c68 <uartInit>:

//instancia de la  estructura: huart2
static UART_HandleTypeDef huart2;


bool_t uartInit(void){
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	b09d      	sub	sp, #116	; 0x74
 8001c6c:	af02      	add	r7, sp, #8

	huart2.Instance = USART2;
 8001c6e:	4b22      	ldr	r3, [pc, #136]	; (8001cf8 <uartInit+0x90>)
 8001c70:	4a22      	ldr	r2, [pc, #136]	; (8001cfc <uartInit+0x94>)
 8001c72:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001c74:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <uartInit+0x90>)
 8001c76:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c7a:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c7c:	4b1e      	ldr	r3, [pc, #120]	; (8001cf8 <uartInit+0x90>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <uartInit+0x90>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <uartInit+0x90>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <uartInit+0x90>)
 8001c90:	220c      	movs	r2, #12
 8001c92:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <uartInit+0x90>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <uartInit+0x90>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ca0:	4815      	ldr	r0, [pc, #84]	; (8001cf8 <uartInit+0x90>)
 8001ca2:	f003 f90d 	bl	8004ec0 <HAL_UART_Init>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <uartInit+0x48>
	{
		return false;
 8001cac:	2300      	movs	r3, #0
 8001cae:	e01f      	b.n	8001cf0 <uartInit+0x88>
	}
	else{
		char parametros[100];


		sprintf(parametros,"\nBaudRate=%ld\n\rWordLength=%ld\n\rStopBits=%ld\n\rParity=%ld\n\r",huart2.Init.BaudRate,huart2.Init.WordLength,huart2.Init.StopBits,huart2.Init.Parity);
 8001cb0:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <uartInit+0x90>)
 8001cb2:	6859      	ldr	r1, [r3, #4]
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <uartInit+0x90>)
 8001cb6:	689c      	ldr	r4, [r3, #8]
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <uartInit+0x90>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	4a0e      	ldr	r2, [pc, #56]	; (8001cf8 <uartInit+0x90>)
 8001cbe:	6912      	ldr	r2, [r2, #16]
 8001cc0:	1d38      	adds	r0, r7, #4
 8001cc2:	9201      	str	r2, [sp, #4]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	4623      	mov	r3, r4
 8001cc8:	460a      	mov	r2, r1
 8001cca:	490d      	ldr	r1, [pc, #52]	; (8001d00 <uartInit+0x98>)
 8001ccc:	f004 f9e2 	bl	8006094 <siprintf>
		//caracteres en lugar de sizeof
		//Atencin: en lugar de sizeof se podra utilizar strlen para que realmente llegue hasta el '\0' (realizado)
		//Atencin: ac tambin se podra usar la funcin uartSendString que enva hasta '\0'

		//HAL_UART_Transmit(&huart2, (const uint8_t *)parametros , sizeof(parametros), 100);
		HAL_UART_Transmit(&huart2, (const uint8_t *)parametros , strlen(parametros), 100);
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fad4 	bl	8000280 <strlen>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	1d39      	adds	r1, r7, #4
 8001cde:	2364      	movs	r3, #100	; 0x64
 8001ce0:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <uartInit+0x90>)
 8001ce2:	f003 f93a 	bl	8004f5a <HAL_UART_Transmit>

		//Demora bloqueante para observar los valores de la uart
		HAL_Delay(2000);
 8001ce6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cea:	f000 fd95 	bl	8002818 <HAL_Delay>


		return true;
 8001cee:	2301      	movs	r3, #1
	}



}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	376c      	adds	r7, #108	; 0x6c
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd90      	pop	{r4, r7, pc}
 8001cf8:	20000348 	.word	0x20000348
 8001cfc:	40004400 	.word	0x40004400
 8001d00:	0800840c 	.word	0x0800840c

08001d04 <uartSendString>:

void uartSendString(uint8_t * pstring){
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]

	//variable utilizada para la cuenta de caracteres hasta llegar  '\0'
	uint8_t i = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	73fb      	strb	r3, [r7, #15]

	//Cuenta de caracteres en la cadena apuntada por pstring
	//importante armar rutina de while no bloqueante con el if y break (implementado)
	while (* pstring++ !='\0'){
 8001d10:	e002      	b.n	8001d18 <uartSendString+0x14>
		i++;
 8001d12:	7bfb      	ldrb	r3, [r7, #15]
 8001d14:	3301      	adds	r3, #1
 8001d16:	73fb      	strb	r3, [r7, #15]
	while (* pstring++ !='\0'){
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	1c5a      	adds	r2, r3, #1
 8001d1c:	607a      	str	r2, [r7, #4]
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1f6      	bne.n	8001d12 <uartSendString+0xe>
	}
	//Llama a la HAL con la huart correspoendiente, el valor del puntero retornado al valor inicial
	//luego de la cuenta de caracteres (se le resta i y 1 para llegar al origen) y el largo leido en la
	//variable i luego del while

	HAL_UART_Transmit(&huart2, pstring - i - 1 , i , 200);
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	18d1      	adds	r1, r2, r3
 8001d2c:	7bfb      	ldrb	r3, [r7, #15]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	23c8      	movs	r3, #200	; 0xc8
 8001d32:	4803      	ldr	r0, [pc, #12]	; (8001d40 <uartSendString+0x3c>)
 8001d34:	f003 f911 	bl	8004f5a <HAL_UART_Transmit>

	//HAL_UART_Transmit(&huart2, (const uint8_t*) "Hola\n", sizeof("Hola\n"), 1000);
	//HAL_UART_Transmit(&huart2, pstring, sizeof (pstring), 200);
	//HAL_UART_Transmit(&huart2, pstring, 10, 200);

}
 8001d38:	bf00      	nop
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000348 	.word	0x20000348

08001d44 <read_calibration_data>:
#define atmPress 101325 //Pa



void read_calibration_data(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af04      	add	r7, sp, #16
	uint8_t Callib_Data[22] = {0};
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	603b      	str	r3, [r7, #0]
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	821a      	strh	r2, [r3, #16]
	uint16_t Callib_Start = 0xAA;
 8001d5c:	23aa      	movs	r3, #170	; 0xaa
 8001d5e:	82fb      	strh	r3, [r7, #22]
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, Callib_Start, 1, Callib_Data,22, HAL_MAX_DELAY);
 8001d60:	8afa      	ldrh	r2, [r7, #22]
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d66:	9302      	str	r3, [sp, #8]
 8001d68:	2316      	movs	r3, #22
 8001d6a:	9301      	str	r3, [sp, #4]
 8001d6c:	463b      	mov	r3, r7
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2301      	movs	r3, #1
 8001d72:	21ee      	movs	r1, #238	; 0xee
 8001d74:	4836      	ldr	r0, [pc, #216]	; (8001e50 <read_calibration_data+0x10c>)
 8001d76:	f001 fb91 	bl	800349c <HAL_I2C_Mem_Read>

	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
 8001d7a:	783b      	ldrb	r3, [r7, #0]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	b21a      	sxth	r2, r3
 8001d80:	787b      	ldrb	r3, [r7, #1]
 8001d82:	b21b      	sxth	r3, r3
 8001d84:	4313      	orrs	r3, r2
 8001d86:	b21a      	sxth	r2, r3
 8001d88:	4b32      	ldr	r3, [pc, #200]	; (8001e54 <read_calibration_data+0x110>)
 8001d8a:	801a      	strh	r2, [r3, #0]
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
 8001d8c:	78bb      	ldrb	r3, [r7, #2]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	b21a      	sxth	r2, r3
 8001d92:	78fb      	ldrb	r3, [r7, #3]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	4313      	orrs	r3, r2
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	4b2f      	ldr	r3, [pc, #188]	; (8001e58 <read_calibration_data+0x114>)
 8001d9c:	801a      	strh	r2, [r3, #0]
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
 8001d9e:	793b      	ldrb	r3, [r7, #4]
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	b21a      	sxth	r2, r3
 8001da4:	797b      	ldrb	r3, [r7, #5]
 8001da6:	b21b      	sxth	r3, r3
 8001da8:	4313      	orrs	r3, r2
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <read_calibration_data+0x118>)
 8001dae:	801a      	strh	r2, [r3, #0]
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
 8001db0:	79bb      	ldrb	r3, [r7, #6]
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b27      	ldr	r3, [pc, #156]	; (8001e60 <read_calibration_data+0x11c>)
 8001dc2:	801a      	strh	r2, [r3, #0]
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
 8001dc4:	7a3b      	ldrb	r3, [r7, #8]
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	b21a      	sxth	r2, r3
 8001dca:	7a7b      	ldrb	r3, [r7, #9]
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	b21b      	sxth	r3, r3
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	4b23      	ldr	r3, [pc, #140]	; (8001e64 <read_calibration_data+0x120>)
 8001dd6:	801a      	strh	r2, [r3, #0]
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
 8001dd8:	7abb      	ldrb	r3, [r7, #10]
 8001dda:	021b      	lsls	r3, r3, #8
 8001ddc:	b21a      	sxth	r2, r3
 8001dde:	7afb      	ldrb	r3, [r7, #11]
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	4313      	orrs	r3, r2
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b1f      	ldr	r3, [pc, #124]	; (8001e68 <read_calibration_data+0x124>)
 8001dea:	801a      	strh	r2, [r3, #0]
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
 8001dec:	7b3b      	ldrb	r3, [r7, #12]
 8001dee:	021b      	lsls	r3, r3, #8
 8001df0:	b21a      	sxth	r2, r3
 8001df2:	7b7b      	ldrb	r3, [r7, #13]
 8001df4:	b21b      	sxth	r3, r3
 8001df6:	4313      	orrs	r3, r2
 8001df8:	b21a      	sxth	r2, r3
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <read_calibration_data+0x128>)
 8001dfc:	801a      	strh	r2, [r3, #0]
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
 8001dfe:	7bbb      	ldrb	r3, [r7, #14]
 8001e00:	021b      	lsls	r3, r3, #8
 8001e02:	b21a      	sxth	r2, r3
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	b21b      	sxth	r3, r3
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	4b18      	ldr	r3, [pc, #96]	; (8001e70 <read_calibration_data+0x12c>)
 8001e0e:	801a      	strh	r2, [r3, #0]
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
 8001e10:	7c3b      	ldrb	r3, [r7, #16]
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21a      	sxth	r2, r3
 8001e16:	7c7b      	ldrb	r3, [r7, #17]
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	b21a      	sxth	r2, r3
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <read_calibration_data+0x130>)
 8001e20:	801a      	strh	r2, [r3, #0]
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
 8001e22:	7cbb      	ldrb	r3, [r7, #18]
 8001e24:	021b      	lsls	r3, r3, #8
 8001e26:	b21a      	sxth	r2, r3
 8001e28:	7cfb      	ldrb	r3, [r7, #19]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <read_calibration_data+0x134>)
 8001e32:	801a      	strh	r2, [r3, #0]
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
 8001e34:	7d3b      	ldrb	r3, [r7, #20]
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	7d7b      	ldrb	r3, [r7, #21]
 8001e3c:	b21b      	sxth	r3, r3
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	b21a      	sxth	r2, r3
 8001e42:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <read_calibration_data+0x138>)
 8001e44:	801a      	strh	r2, [r3, #0]

}
 8001e46:	bf00      	nop
 8001e48:	3718      	adds	r7, #24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	200001f4 	.word	0x200001f4
 8001e54:	2000038c 	.word	0x2000038c
 8001e58:	2000038e 	.word	0x2000038e
 8001e5c:	20000390 	.word	0x20000390
 8001e60:	20000392 	.word	0x20000392
 8001e64:	20000394 	.word	0x20000394
 8001e68:	20000396 	.word	0x20000396
 8001e6c:	20000398 	.word	0x20000398
 8001e70:	2000039a 	.word	0x2000039a
 8001e74:	2000039c 	.word	0x2000039c
 8001e78:	2000039e 	.word	0x2000039e
 8001e7c:	200003a0 	.word	0x200003a0

08001e80 <Get_UTemp>:


// Get uncompensated Temp
uint16_t Get_UTemp (void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af04      	add	r7, sp, #16
	uint8_t datatowrite = 0x2E;
 8001e86:	232e      	movs	r3, #46	; 0x2e
 8001e88:	71fb      	strb	r3, [r7, #7]
	uint8_t Temp_RAW[2] = {0};
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 8001e8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e92:	9302      	str	r3, [sp, #8]
 8001e94:	2301      	movs	r3, #1
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	1dfb      	adds	r3, r7, #7
 8001e9a:	9300      	str	r3, [sp, #0]
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	22f4      	movs	r2, #244	; 0xf4
 8001ea0:	21ee      	movs	r1, #238	; 0xee
 8001ea2:	480f      	ldr	r0, [pc, #60]	; (8001ee0 <Get_UTemp+0x60>)
 8001ea4:	f001 fa00 	bl	80032a8 <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms
 8001ea8:	2005      	movs	r0, #5
 8001eaa:	f000 fcb5 	bl	8002818 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Temp_RAW, 2, 1000);
 8001eae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eb2:	9302      	str	r3, [sp, #8]
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	9301      	str	r3, [sp, #4]
 8001eb8:	1d3b      	adds	r3, r7, #4
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	22f6      	movs	r2, #246	; 0xf6
 8001ec0:	21ee      	movs	r1, #238	; 0xee
 8001ec2:	4807      	ldr	r0, [pc, #28]	; (8001ee0 <Get_UTemp+0x60>)
 8001ec4:	f001 faea 	bl	800349c <HAL_I2C_Mem_Read>
	return ((Temp_RAW[0]<<8) + Temp_RAW[1]);
 8001ec8:	793b      	ldrb	r3, [r7, #4]
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	021b      	lsls	r3, r3, #8
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	797b      	ldrb	r3, [r7, #5]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	b29b      	uxth	r3, r3
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3708      	adds	r7, #8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	200001f4 	.word	0x200001f4

08001ee4 <BMP180_GetTemp>:

float_t BMP180_GetTemp (void)
{
 8001ee4:	b5b0      	push	{r4, r5, r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
	UT = Get_UTemp();
 8001ee8:	f7ff ffca 	bl	8001e80 <Get_UTemp>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b3e      	ldr	r3, [pc, #248]	; (8001fec <BMP180_GetTemp+0x108>)
 8001ef2:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001ef4:	4b3d      	ldr	r3, [pc, #244]	; (8001fec <BMP180_GetTemp+0x108>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a3d      	ldr	r2, [pc, #244]	; (8001ff0 <BMP180_GetTemp+0x10c>)
 8001efa:	8812      	ldrh	r2, [r2, #0]
 8001efc:	1a9b      	subs	r3, r3, r2
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb18 	bl	8000534 <__aeabi_i2d>
 8001f04:	4604      	mov	r4, r0
 8001f06:	460d      	mov	r5, r1
 8001f08:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <BMP180_GetTemp+0x110>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fb11 	bl	8000534 <__aeabi_i2d>
 8001f12:	f04f 0200 	mov.w	r2, #0
 8001f16:	4b38      	ldr	r3, [pc, #224]	; (8001ff8 <BMP180_GetTemp+0x114>)
 8001f18:	f7fe fca0 	bl	800085c <__aeabi_ddiv>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4620      	mov	r0, r4
 8001f22:	4629      	mov	r1, r5
 8001f24:	f7fe fb70 	bl	8000608 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f7fe fe1a 	bl	8000b68 <__aeabi_d2iz>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a31      	ldr	r2, [pc, #196]	; (8001ffc <BMP180_GetTemp+0x118>)
 8001f38:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8001f3a:	4b31      	ldr	r3, [pc, #196]	; (8002000 <BMP180_GetTemp+0x11c>)
 8001f3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe faf7 	bl	8000534 <__aeabi_i2d>
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <BMP180_GetTemp+0x120>)
 8001f4c:	f7fe fb5c 	bl	8000608 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4614      	mov	r4, r2
 8001f56:	461d      	mov	r5, r3
 8001f58:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <BMP180_GetTemp+0x124>)
 8001f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	4b26      	ldr	r3, [pc, #152]	; (8001ffc <BMP180_GetTemp+0x118>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4413      	add	r3, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fae4 	bl	8000534 <__aeabi_i2d>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4620      	mov	r0, r4
 8001f72:	4629      	mov	r1, r5
 8001f74:	f7fe fc72 	bl	800085c <__aeabi_ddiv>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f7fe fdf2 	bl	8000b68 <__aeabi_d2iz>
 8001f84:	4603      	mov	r3, r0
 8001f86:	4a21      	ldr	r2, [pc, #132]	; (800200c <BMP180_GetTemp+0x128>)
 8001f88:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8001f8a:	4b1c      	ldr	r3, [pc, #112]	; (8001ffc <BMP180_GetTemp+0x118>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	; (800200c <BMP180_GetTemp+0x128>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	4a1e      	ldr	r2, [pc, #120]	; (8002010 <BMP180_GetTemp+0x12c>)
 8001f96:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 8001f98:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <BMP180_GetTemp+0x12c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	3308      	adds	r3, #8
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fac8 	bl	8000534 <__aeabi_i2d>
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	4b1a      	ldr	r3, [pc, #104]	; (8002014 <BMP180_GetTemp+0x130>)
 8001faa:	f7fe fc57 	bl	800085c <__aeabi_ddiv>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	4610      	mov	r0, r2
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f7fe fdd7 	bl	8000b68 <__aeabi_d2iz>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	4a16      	ldr	r2, [pc, #88]	; (8002018 <BMP180_GetTemp+0x134>)
 8001fbe:	6013      	str	r3, [r2, #0]
	return Temp/10.0;
 8001fc0:	4b15      	ldr	r3, [pc, #84]	; (8002018 <BMP180_GetTemp+0x134>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fab5 	bl	8000534 <__aeabi_i2d>
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	4b13      	ldr	r3, [pc, #76]	; (800201c <BMP180_GetTemp+0x138>)
 8001fd0:	f7fe fc44 	bl	800085c <__aeabi_ddiv>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4610      	mov	r0, r2
 8001fda:	4619      	mov	r1, r3
 8001fdc:	f7fe fe0c 	bl	8000bf8 <__aeabi_d2f>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	ee07 3a90 	vmov	s15, r3
}
 8001fe6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fea:	bdb0      	pop	{r4, r5, r7, pc}
 8001fec:	200003a4 	.word	0x200003a4
 8001ff0:	20000396 	.word	0x20000396
 8001ff4:	20000394 	.word	0x20000394
 8001ff8:	40e00000 	.word	0x40e00000
 8001ffc:	200003ac 	.word	0x200003ac
 8002000:	2000039e 	.word	0x2000039e
 8002004:	40a00000 	.word	0x40a00000
 8002008:	200003a0 	.word	0x200003a0
 800200c:	200003b0 	.word	0x200003b0
 8002010:	200003bc 	.word	0x200003bc
 8002014:	40300000 	.word	0x40300000
 8002018:	200003d0 	.word	0x200003d0
 800201c:	40240000 	.word	0x40240000

08002020 <Get_UPress>:

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b088      	sub	sp, #32
 8002024:	af04      	add	r7, sp, #16
 8002026:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	019b      	lsls	r3, r3, #6
 800202e:	b2db      	uxtb	r3, r3
 8002030:	3334      	adds	r3, #52	; 0x34
 8002032:	b2db      	uxtb	r3, r3
 8002034:	73fb      	strb	r3, [r7, #15]
	uint8_t Press_RAW[3] = {0};
 8002036:	4b29      	ldr	r3, [pc, #164]	; (80020dc <Get_UPress+0xbc>)
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	81bb      	strh	r3, [r7, #12]
 800203c:	2300      	movs	r3, #0
 800203e:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 8002040:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002044:	9302      	str	r3, [sp, #8]
 8002046:	2301      	movs	r3, #1
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	f107 030f 	add.w	r3, r7, #15
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	2301      	movs	r3, #1
 8002052:	22f4      	movs	r2, #244	; 0xf4
 8002054:	21ee      	movs	r1, #238	; 0xee
 8002056:	4822      	ldr	r0, [pc, #136]	; (80020e0 <Get_UPress+0xc0>)
 8002058:	f001 f926 	bl	80032a8 <HAL_I2C_Mem_Write>


	switch (oss)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b03      	cmp	r3, #3
 8002060:	d81a      	bhi.n	8002098 <Get_UPress+0x78>
 8002062:	a201      	add	r2, pc, #4	; (adr r2, 8002068 <Get_UPress+0x48>)
 8002064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002068:	08002079 	.word	0x08002079
 800206c:	08002081 	.word	0x08002081
 8002070:	08002089 	.word	0x08002089
 8002074:	08002091 	.word	0x08002091
	{
		case (0):

			HAL_Delay (5);
 8002078:	2005      	movs	r0, #5
 800207a:	f000 fbcd 	bl	8002818 <HAL_Delay>
			break;
 800207e:	e00e      	b.n	800209e <Get_UPress+0x7e>
		case (1):
			HAL_Delay (8);
 8002080:	2008      	movs	r0, #8
 8002082:	f000 fbc9 	bl	8002818 <HAL_Delay>
			break;
 8002086:	e00a      	b.n	800209e <Get_UPress+0x7e>
		case (2):
			HAL_Delay (14);
 8002088:	200e      	movs	r0, #14
 800208a:	f000 fbc5 	bl	8002818 <HAL_Delay>
			break;
 800208e:	e006      	b.n	800209e <Get_UPress+0x7e>
		case (3):
			HAL_Delay (26);
 8002090:	201a      	movs	r0, #26
 8002092:	f000 fbc1 	bl	8002818 <HAL_Delay>
			break;
 8002096:	e002      	b.n	800209e <Get_UPress+0x7e>
		default:
			HAL_Delay (5);
 8002098:	2005      	movs	r0, #5
 800209a:	f000 fbbd 	bl	8002818 <HAL_Delay>

	}

	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Press_RAW, 3, 1000);
 800209e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020a2:	9302      	str	r3, [sp, #8]
 80020a4:	2303      	movs	r3, #3
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	f107 030c 	add.w	r3, r7, #12
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2301      	movs	r3, #1
 80020b0:	22f6      	movs	r2, #246	; 0xf6
 80020b2:	21ee      	movs	r1, #238	; 0xee
 80020b4:	480a      	ldr	r0, [pc, #40]	; (80020e0 <Get_UPress+0xc0>)
 80020b6:	f001 f9f1 	bl	800349c <HAL_I2C_Mem_Read>
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 80020ba:	7b3b      	ldrb	r3, [r7, #12]
 80020bc:	041a      	lsls	r2, r3, #16
 80020be:	7b7b      	ldrb	r3, [r7, #13]
 80020c0:	021b      	lsls	r3, r3, #8
 80020c2:	4413      	add	r3, r2
 80020c4:	7bba      	ldrb	r2, [r7, #14]
 80020c6:	441a      	add	r2, r3
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f1c3 0308 	rsb	r3, r3, #8
 80020ce:	fa42 f303 	asr.w	r3, r2, r3
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	08008448 	.word	0x08008448
 80020e0:	200001f4 	.word	0x200001f4

080020e4 <BMP180_GetPress>:


float_t BMP180_GetPress (int oss)
{
 80020e4:	b5b0      	push	{r4, r5, r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff ff97 	bl	8002020 <Get_UPress>
 80020f2:	4603      	mov	r3, r0
 80020f4:	461a      	mov	r2, r3
 80020f6:	4ba8      	ldr	r3, [pc, #672]	; (8002398 <BMP180_GetPress+0x2b4>)
 80020f8:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 80020fa:	4ba8      	ldr	r3, [pc, #672]	; (800239c <BMP180_GetPress+0x2b8>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4aa8      	ldr	r2, [pc, #672]	; (80023a0 <BMP180_GetPress+0x2bc>)
 8002100:	8812      	ldrh	r2, [r2, #0]
 8002102:	1a9b      	subs	r3, r3, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe fa15 	bl	8000534 <__aeabi_i2d>
 800210a:	4604      	mov	r4, r0
 800210c:	460d      	mov	r5, r1
 800210e:	4ba5      	ldr	r3, [pc, #660]	; (80023a4 <BMP180_GetPress+0x2c0>)
 8002110:	881b      	ldrh	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f7fe fa0e 	bl	8000534 <__aeabi_i2d>
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	4ba2      	ldr	r3, [pc, #648]	; (80023a8 <BMP180_GetPress+0x2c4>)
 800211e:	f7fe fb9d 	bl	800085c <__aeabi_ddiv>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4620      	mov	r0, r4
 8002128:	4629      	mov	r1, r5
 800212a:	f7fe fa6d 	bl	8000608 <__aeabi_dmul>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4610      	mov	r0, r2
 8002134:	4619      	mov	r1, r3
 8002136:	f7fe fd17 	bl	8000b68 <__aeabi_d2iz>
 800213a:	4603      	mov	r3, r0
 800213c:	4a9b      	ldr	r2, [pc, #620]	; (80023ac <BMP180_GetPress+0x2c8>)
 800213e:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 8002140:	4b9b      	ldr	r3, [pc, #620]	; (80023b0 <BMP180_GetPress+0x2cc>)
 8002142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe f9f4 	bl	8000534 <__aeabi_i2d>
 800214c:	f04f 0200 	mov.w	r2, #0
 8002150:	4b98      	ldr	r3, [pc, #608]	; (80023b4 <BMP180_GetPress+0x2d0>)
 8002152:	f7fe fa59 	bl	8000608 <__aeabi_dmul>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4614      	mov	r4, r2
 800215c:	461d      	mov	r5, r3
 800215e:	4b96      	ldr	r3, [pc, #600]	; (80023b8 <BMP180_GetPress+0x2d4>)
 8002160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002164:	461a      	mov	r2, r3
 8002166:	4b91      	ldr	r3, [pc, #580]	; (80023ac <BMP180_GetPress+0x2c8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4413      	add	r3, r2
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe f9e1 	bl	8000534 <__aeabi_i2d>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4620      	mov	r0, r4
 8002178:	4629      	mov	r1, r5
 800217a:	f7fe fb6f 	bl	800085c <__aeabi_ddiv>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4610      	mov	r0, r2
 8002184:	4619      	mov	r1, r3
 8002186:	f7fe fcef 	bl	8000b68 <__aeabi_d2iz>
 800218a:	4603      	mov	r3, r0
 800218c:	4a8b      	ldr	r2, [pc, #556]	; (80023bc <BMP180_GetPress+0x2d8>)
 800218e:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8002190:	4b86      	ldr	r3, [pc, #536]	; (80023ac <BMP180_GetPress+0x2c8>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b89      	ldr	r3, [pc, #548]	; (80023bc <BMP180_GetPress+0x2d8>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4413      	add	r3, r2
 800219a:	4a89      	ldr	r2, [pc, #548]	; (80023c0 <BMP180_GetPress+0x2dc>)
 800219c:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 800219e:	4b88      	ldr	r3, [pc, #544]	; (80023c0 <BMP180_GetPress+0x2dc>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80021a6:	4a87      	ldr	r2, [pc, #540]	; (80023c4 <BMP180_GetPress+0x2e0>)
 80021a8:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 80021aa:	4b87      	ldr	r3, [pc, #540]	; (80023c8 <BMP180_GetPress+0x2e4>)
 80021ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe f9bf 	bl	8000534 <__aeabi_i2d>
 80021b6:	4604      	mov	r4, r0
 80021b8:	460d      	mov	r5, r1
 80021ba:	4b82      	ldr	r3, [pc, #520]	; (80023c4 <BMP180_GetPress+0x2e0>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a81      	ldr	r2, [pc, #516]	; (80023c4 <BMP180_GetPress+0x2e0>)
 80021c0:	6812      	ldr	r2, [r2, #0]
 80021c2:	fb02 f303 	mul.w	r3, r2, r3
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe f9b4 	bl	8000534 <__aeabi_i2d>
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	4b7e      	ldr	r3, [pc, #504]	; (80023cc <BMP180_GetPress+0x2e8>)
 80021d2:	f7fe fb43 	bl	800085c <__aeabi_ddiv>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4620      	mov	r0, r4
 80021dc:	4629      	mov	r1, r5
 80021de:	f7fe fa13 	bl	8000608 <__aeabi_dmul>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	4b71      	ldr	r3, [pc, #452]	; (80023b4 <BMP180_GetPress+0x2d0>)
 80021f0:	f7fe fb34 	bl	800085c <__aeabi_ddiv>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	4610      	mov	r0, r2
 80021fa:	4619      	mov	r1, r3
 80021fc:	f7fe fcb4 	bl	8000b68 <__aeabi_d2iz>
 8002200:	4603      	mov	r3, r0
 8002202:	4a6a      	ldr	r2, [pc, #424]	; (80023ac <BMP180_GetPress+0x2c8>)
 8002204:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 8002206:	4b72      	ldr	r3, [pc, #456]	; (80023d0 <BMP180_GetPress+0x2ec>)
 8002208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800220c:	461a      	mov	r2, r3
 800220e:	4b6d      	ldr	r3, [pc, #436]	; (80023c4 <BMP180_GetPress+0x2e0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	fb02 f303 	mul.w	r3, r2, r3
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe f98c 	bl	8000534 <__aeabi_i2d>
 800221c:	f04f 0200 	mov.w	r2, #0
 8002220:	4b64      	ldr	r3, [pc, #400]	; (80023b4 <BMP180_GetPress+0x2d0>)
 8002222:	f7fe fb1b 	bl	800085c <__aeabi_ddiv>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	4610      	mov	r0, r2
 800222c:	4619      	mov	r1, r3
 800222e:	f7fe fc9b 	bl	8000b68 <__aeabi_d2iz>
 8002232:	4603      	mov	r3, r0
 8002234:	4a61      	ldr	r2, [pc, #388]	; (80023bc <BMP180_GetPress+0x2d8>)
 8002236:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 8002238:	4b5c      	ldr	r3, [pc, #368]	; (80023ac <BMP180_GetPress+0x2c8>)
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	4b5f      	ldr	r3, [pc, #380]	; (80023bc <BMP180_GetPress+0x2d8>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4413      	add	r3, r2
 8002242:	4a64      	ldr	r2, [pc, #400]	; (80023d4 <BMP180_GetPress+0x2f0>)
 8002244:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 8002246:	4b64      	ldr	r3, [pc, #400]	; (80023d8 <BMP180_GetPress+0x2f4>)
 8002248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800224c:	009a      	lsls	r2, r3, #2
 800224e:	4b61      	ldr	r3, [pc, #388]	; (80023d4 <BMP180_GetPress+0x2f0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	441a      	add	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	3302      	adds	r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	da00      	bge.n	8002262 <BMP180_GetPress+0x17e>
 8002260:	3303      	adds	r3, #3
 8002262:	109b      	asrs	r3, r3, #2
 8002264:	461a      	mov	r2, r3
 8002266:	4b5d      	ldr	r3, [pc, #372]	; (80023dc <BMP180_GetPress+0x2f8>)
 8002268:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 800226a:	4b5d      	ldr	r3, [pc, #372]	; (80023e0 <BMP180_GetPress+0x2fc>)
 800226c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002270:	461a      	mov	r2, r3
 8002272:	4b54      	ldr	r3, [pc, #336]	; (80023c4 <BMP180_GetPress+0x2e0>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	fb02 f303 	mul.w	r3, r2, r3
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe f95a 	bl	8000534 <__aeabi_i2d>
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	4b57      	ldr	r3, [pc, #348]	; (80023e4 <BMP180_GetPress+0x300>)
 8002286:	f7fe fae9 	bl	800085c <__aeabi_ddiv>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4610      	mov	r0, r2
 8002290:	4619      	mov	r1, r3
 8002292:	f7fe fc69 	bl	8000b68 <__aeabi_d2iz>
 8002296:	4603      	mov	r3, r0
 8002298:	4a44      	ldr	r2, [pc, #272]	; (80023ac <BMP180_GetPress+0x2c8>)
 800229a:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 800229c:	4b52      	ldr	r3, [pc, #328]	; (80023e8 <BMP180_GetPress+0x304>)
 800229e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe f946 	bl	8000534 <__aeabi_i2d>
 80022a8:	4604      	mov	r4, r0
 80022aa:	460d      	mov	r5, r1
 80022ac:	4b45      	ldr	r3, [pc, #276]	; (80023c4 <BMP180_GetPress+0x2e0>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a44      	ldr	r2, [pc, #272]	; (80023c4 <BMP180_GetPress+0x2e0>)
 80022b2:	6812      	ldr	r2, [r2, #0]
 80022b4:	fb02 f303 	mul.w	r3, r2, r3
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f93b 	bl	8000534 <__aeabi_i2d>
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	4b42      	ldr	r3, [pc, #264]	; (80023cc <BMP180_GetPress+0x2e8>)
 80022c4:	f7fe faca 	bl	800085c <__aeabi_ddiv>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4620      	mov	r0, r4
 80022ce:	4629      	mov	r1, r5
 80022d0:	f7fe f99a 	bl	8000608 <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4610      	mov	r0, r2
 80022da:	4619      	mov	r1, r3
 80022dc:	f04f 0200 	mov.w	r2, #0
 80022e0:	4b42      	ldr	r3, [pc, #264]	; (80023ec <BMP180_GetPress+0x308>)
 80022e2:	f7fe fabb 	bl	800085c <__aeabi_ddiv>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	f7fe fc3b 	bl	8000b68 <__aeabi_d2iz>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a31      	ldr	r2, [pc, #196]	; (80023bc <BMP180_GetPress+0x2d8>)
 80022f6:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 80022f8:	4b2c      	ldr	r3, [pc, #176]	; (80023ac <BMP180_GetPress+0x2c8>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b2f      	ldr	r3, [pc, #188]	; (80023bc <BMP180_GetPress+0x2d8>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4413      	add	r3, r2
 8002302:	3302      	adds	r3, #2
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe f915 	bl	8000534 <__aeabi_i2d>
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	4b38      	ldr	r3, [pc, #224]	; (80023f0 <BMP180_GetPress+0x30c>)
 8002310:	f7fe faa4 	bl	800085c <__aeabi_ddiv>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	4610      	mov	r0, r2
 800231a:	4619      	mov	r1, r3
 800231c:	f7fe fc24 	bl	8000b68 <__aeabi_d2iz>
 8002320:	4603      	mov	r3, r0
 8002322:	4a2c      	ldr	r2, [pc, #176]	; (80023d4 <BMP180_GetPress+0x2f0>)
 8002324:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 8002326:	4b33      	ldr	r3, [pc, #204]	; (80023f4 <BMP180_GetPress+0x310>)
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <BMP180_GetPress+0x2f0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	4618      	mov	r0, r3
 800233a:	f7fe f8eb 	bl	8000514 <__aeabi_ui2d>
 800233e:	f04f 0200 	mov.w	r2, #0
 8002342:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <BMP180_GetPress+0x2c4>)
 8002344:	f7fe fa8a 	bl	800085c <__aeabi_ddiv>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	f7fe fc32 	bl	8000bb8 <__aeabi_d2uiz>
 8002354:	4603      	mov	r3, r0
 8002356:	4a28      	ldr	r2, [pc, #160]	; (80023f8 <BMP180_GetPress+0x314>)
 8002358:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 800235a:	4b0f      	ldr	r3, [pc, #60]	; (8002398 <BMP180_GetPress+0x2b4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	461a      	mov	r2, r3
 8002360:	4b1e      	ldr	r3, [pc, #120]	; (80023dc <BMP180_GetPress+0x2f8>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	f24c 3150 	movw	r1, #50000	; 0xc350
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	fa41 f202 	asr.w	r2, r1, r2
 8002370:	fb02 f303 	mul.w	r3, r2, r3
 8002374:	4a21      	ldr	r2, [pc, #132]	; (80023fc <BMP180_GetPress+0x318>)
 8002376:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 8002378:	4b20      	ldr	r3, [pc, #128]	; (80023fc <BMP180_GetPress+0x318>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	db41      	blt.n	8002404 <BMP180_GetPress+0x320>
 8002380:	4b1e      	ldr	r3, [pc, #120]	; (80023fc <BMP180_GetPress+0x318>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	005a      	lsls	r2, r3, #1
 8002386:	4b1c      	ldr	r3, [pc, #112]	; (80023f8 <BMP180_GetPress+0x314>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	fbb2 f3f3 	udiv	r3, r2, r3
 800238e:	461a      	mov	r2, r3
 8002390:	4b1b      	ldr	r3, [pc, #108]	; (8002400 <BMP180_GetPress+0x31c>)
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	e040      	b.n	8002418 <BMP180_GetPress+0x334>
 8002396:	bf00      	nop
 8002398:	200003a8 	.word	0x200003a8
 800239c:	200003a4 	.word	0x200003a4
 80023a0:	20000396 	.word	0x20000396
 80023a4:	20000394 	.word	0x20000394
 80023a8:	40e00000 	.word	0x40e00000
 80023ac:	200003ac 	.word	0x200003ac
 80023b0:	2000039e 	.word	0x2000039e
 80023b4:	40a00000 	.word	0x40a00000
 80023b8:	200003a0 	.word	0x200003a0
 80023bc:	200003b0 	.word	0x200003b0
 80023c0:	200003bc 	.word	0x200003bc
 80023c4:	200003c4 	.word	0x200003c4
 80023c8:	2000039a 	.word	0x2000039a
 80023cc:	40b00000 	.word	0x40b00000
 80023d0:	2000038e 	.word	0x2000038e
 80023d4:	200003b4 	.word	0x200003b4
 80023d8:	2000038c 	.word	0x2000038c
 80023dc:	200003b8 	.word	0x200003b8
 80023e0:	20000390 	.word	0x20000390
 80023e4:	40c00000 	.word	0x40c00000
 80023e8:	20000398 	.word	0x20000398
 80023ec:	40f00000 	.word	0x40f00000
 80023f0:	40100000 	.word	0x40100000
 80023f4:	20000392 	.word	0x20000392
 80023f8:	200003c0 	.word	0x200003c0
 80023fc:	200003c8 	.word	0x200003c8
 8002400:	200003cc 	.word	0x200003cc
	else Press = (B7/B4)*2;
 8002404:	4b46      	ldr	r3, [pc, #280]	; (8002520 <BMP180_GetPress+0x43c>)
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b46      	ldr	r3, [pc, #280]	; (8002524 <BMP180_GetPress+0x440>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	461a      	mov	r2, r3
 8002414:	4b44      	ldr	r3, [pc, #272]	; (8002528 <BMP180_GetPress+0x444>)
 8002416:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 8002418:	4b43      	ldr	r3, [pc, #268]	; (8002528 <BMP180_GetPress+0x444>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe f889 	bl	8000534 <__aeabi_i2d>
 8002422:	f04f 0200 	mov.w	r2, #0
 8002426:	4b41      	ldr	r3, [pc, #260]	; (800252c <BMP180_GetPress+0x448>)
 8002428:	f7fe fa18 	bl	800085c <__aeabi_ddiv>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4614      	mov	r4, r2
 8002432:	461d      	mov	r5, r3
 8002434:	4b3c      	ldr	r3, [pc, #240]	; (8002528 <BMP180_GetPress+0x444>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4618      	mov	r0, r3
 800243a:	f7fe f87b 	bl	8000534 <__aeabi_i2d>
 800243e:	f04f 0200 	mov.w	r2, #0
 8002442:	4b3a      	ldr	r3, [pc, #232]	; (800252c <BMP180_GetPress+0x448>)
 8002444:	f7fe fa0a 	bl	800085c <__aeabi_ddiv>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4620      	mov	r0, r4
 800244e:	4629      	mov	r1, r5
 8002450:	f7fe f8da 	bl	8000608 <__aeabi_dmul>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	f7fe fb84 	bl	8000b68 <__aeabi_d2iz>
 8002460:	4603      	mov	r3, r0
 8002462:	4a33      	ldr	r2, [pc, #204]	; (8002530 <BMP180_GetPress+0x44c>)
 8002464:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 8002466:	4b32      	ldr	r3, [pc, #200]	; (8002530 <BMP180_GetPress+0x44c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f640 32de 	movw	r2, #3038	; 0xbde
 800246e:	fb02 f303 	mul.w	r3, r2, r3
 8002472:	4618      	mov	r0, r3
 8002474:	f7fe f85e 	bl	8000534 <__aeabi_i2d>
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	4b2d      	ldr	r3, [pc, #180]	; (8002534 <BMP180_GetPress+0x450>)
 800247e:	f7fe f9ed 	bl	800085c <__aeabi_ddiv>
 8002482:	4602      	mov	r2, r0
 8002484:	460b      	mov	r3, r1
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f7fe fb6d 	bl	8000b68 <__aeabi_d2iz>
 800248e:	4603      	mov	r3, r0
 8002490:	4a27      	ldr	r2, [pc, #156]	; (8002530 <BMP180_GetPress+0x44c>)
 8002492:	6013      	str	r3, [r2, #0]
	X2 = (-7357*Press)/(pow(2,16));
 8002494:	4b24      	ldr	r3, [pc, #144]	; (8002528 <BMP180_GetPress+0x444>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a27      	ldr	r2, [pc, #156]	; (8002538 <BMP180_GetPress+0x454>)
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f7fe f848 	bl	8000534 <__aeabi_i2d>
 80024a4:	f04f 0200 	mov.w	r2, #0
 80024a8:	4b22      	ldr	r3, [pc, #136]	; (8002534 <BMP180_GetPress+0x450>)
 80024aa:	f7fe f9d7 	bl	800085c <__aeabi_ddiv>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4610      	mov	r0, r2
 80024b4:	4619      	mov	r1, r3
 80024b6:	f7fe fb57 	bl	8000b68 <__aeabi_d2iz>
 80024ba:	4603      	mov	r3, r0
 80024bc:	4a1f      	ldr	r2, [pc, #124]	; (800253c <BMP180_GetPress+0x458>)
 80024be:	6013      	str	r3, [r2, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <BMP180_GetPress+0x444>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7fe f835 	bl	8000534 <__aeabi_i2d>
 80024ca:	4604      	mov	r4, r0
 80024cc:	460d      	mov	r5, r1
 80024ce:	4b18      	ldr	r3, [pc, #96]	; (8002530 <BMP180_GetPress+0x44c>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	4b1a      	ldr	r3, [pc, #104]	; (800253c <BMP180_GetPress+0x458>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4413      	add	r3, r2
 80024d8:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80024dc:	4618      	mov	r0, r3
 80024de:	f7fe f829 	bl	8000534 <__aeabi_i2d>
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	4b16      	ldr	r3, [pc, #88]	; (8002540 <BMP180_GetPress+0x45c>)
 80024e8:	f7fe f9b8 	bl	800085c <__aeabi_ddiv>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4620      	mov	r0, r4
 80024f2:	4629      	mov	r1, r5
 80024f4:	f7fd fed2 	bl	800029c <__adddf3>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	4610      	mov	r0, r2
 80024fe:	4619      	mov	r1, r3
 8002500:	f7fe fb32 	bl	8000b68 <__aeabi_d2iz>
 8002504:	4603      	mov	r3, r0
 8002506:	4a08      	ldr	r2, [pc, #32]	; (8002528 <BMP180_GetPress+0x444>)
 8002508:	6013      	str	r3, [r2, #0]

	return Press;
 800250a:	4b07      	ldr	r3, [pc, #28]	; (8002528 <BMP180_GetPress+0x444>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	ee07 3a90 	vmov	s15, r3
 8002512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8002516:	eeb0 0a67 	vmov.f32	s0, s15
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bdb0      	pop	{r4, r5, r7, pc}
 8002520:	200003c8 	.word	0x200003c8
 8002524:	200003c0 	.word	0x200003c0
 8002528:	200003cc 	.word	0x200003cc
 800252c:	40700000 	.word	0x40700000
 8002530:	200003ac 	.word	0x200003ac
 8002534:	40f00000 	.word	0x40f00000
 8002538:	ffffe343 	.word	0xffffe343
 800253c:	200003b0 	.word	0x200003b0
 8002540:	40300000 	.word	0x40300000

08002544 <BMP180_Start>:
	BMP180_GetPress (oss);
	return 44330*(1-(pow((Press/(float_t)atmPress), 0.19029495718)));
}

void BMP180_Start (void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
	read_calibration_data();
 8002548:	f7ff fbfc 	bl	8001d44 <read_calibration_data>

}
 800254c:	bf00      	nop
 800254e:	bd80      	pop	{r7, pc}

08002550 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af02      	add	r7, sp, #8
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f023 030f 	bic.w	r3, r3, #15
 8002560:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8002568:	7bfb      	ldrb	r3, [r7, #15]
 800256a:	f043 030c 	orr.w	r3, r3, #12
 800256e:	b2db      	uxtb	r3, r3
 8002570:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	b2db      	uxtb	r3, r3
 800257a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 800257c:	7bbb      	ldrb	r3, [r7, #14]
 800257e:	f043 030c 	orr.w	r3, r3, #12
 8002582:	b2db      	uxtb	r3, r3
 8002584:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8002586:	7bbb      	ldrb	r3, [r7, #14]
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	b2db      	uxtb	r3, r3
 800258e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002590:	f107 0208 	add.w	r2, r7, #8
 8002594:	2364      	movs	r3, #100	; 0x64
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2304      	movs	r3, #4
 800259a:	214e      	movs	r1, #78	; 0x4e
 800259c:	4803      	ldr	r0, [pc, #12]	; (80025ac <lcd_send_cmd+0x5c>)
 800259e:	f000 fd85 	bl	80030ac <HAL_I2C_Master_Transmit>
}
 80025a2:	bf00      	nop
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	200001f4 	.word	0x200001f4

080025b0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	4603      	mov	r3, r0
 80025b8:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	f023 030f 	bic.w	r3, r3, #15
 80025c0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
 80025ca:	f043 030d 	orr.w	r3, r3, #13
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	f043 0309 	orr.w	r3, r3, #9
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80025dc:	7bbb      	ldrb	r3, [r7, #14]
 80025de:	f043 030d 	orr.w	r3, r3, #13
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80025e6:	7bbb      	ldrb	r3, [r7, #14]
 80025e8:	f043 0309 	orr.w	r3, r3, #9
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80025f0:	f107 0208 	add.w	r2, r7, #8
 80025f4:	2364      	movs	r3, #100	; 0x64
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	2304      	movs	r3, #4
 80025fa:	214e      	movs	r1, #78	; 0x4e
 80025fc:	4803      	ldr	r0, [pc, #12]	; (800260c <lcd_send_data+0x5c>)
 80025fe:	f000 fd55 	bl	80030ac <HAL_I2C_Master_Transmit>
}
 8002602:	bf00      	nop
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	200001f4 	.word	0x200001f4

08002610 <lcd_clear>:

void lcd_clear (void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8002616:	2000      	movs	r0, #0
 8002618:	f7ff ff9a 	bl	8002550 <lcd_send_cmd>
	for (int i=0; i<100; i++)
 800261c:	2300      	movs	r3, #0
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	e005      	b.n	800262e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8002622:	2020      	movs	r0, #32
 8002624:	f7ff ffc4 	bl	80025b0 <lcd_send_data>
	for (int i=0; i<100; i++)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3301      	adds	r3, #1
 800262c:	607b      	str	r3, [r7, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b63      	cmp	r3, #99	; 0x63
 8002632:	ddf6      	ble.n	8002622 <lcd_clear+0x12>
	}
}
 8002634:	bf00      	nop
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <lcd_init>:

void lcd_init (void)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8002642:	2032      	movs	r0, #50	; 0x32
 8002644:	f000 f8e8 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x30);
 8002648:	2030      	movs	r0, #48	; 0x30
 800264a:	f7ff ff81 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800264e:	2005      	movs	r0, #5
 8002650:	f000 f8e2 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x30);
 8002654:	2030      	movs	r0, #48	; 0x30
 8002656:	f7ff ff7b 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800265a:	2001      	movs	r0, #1
 800265c:	f000 f8dc 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x30);
 8002660:	2030      	movs	r0, #48	; 0x30
 8002662:	f7ff ff75 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(10);
 8002666:	200a      	movs	r0, #10
 8002668:	f000 f8d6 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800266c:	2020      	movs	r0, #32
 800266e:	f7ff ff6f 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(10);
 8002672:	200a      	movs	r0, #10
 8002674:	f000 f8d0 	bl	8002818 <HAL_Delay>

  // dislay initialisation
	//Comment the line lcd_send_cmd (0x28); and it ll work for 1604a LCD
	//es el display que estoy probando y as funciona ok
	//lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
	HAL_Delay(1);
 8002678:	2001      	movs	r0, #1
 800267a:	f000 f8cd 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800267e:	2008      	movs	r0, #8
 8002680:	f7ff ff66 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(1);
 8002684:	2001      	movs	r0, #1
 8002686:	f000 f8c7 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800268a:	2001      	movs	r0, #1
 800268c:	f7ff ff60 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(1);
 8002690:	2001      	movs	r0, #1
 8002692:	f000 f8c1 	bl	8002818 <HAL_Delay>
	HAL_Delay(1);
 8002696:	2001      	movs	r0, #1
 8002698:	f000 f8be 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800269c:	2006      	movs	r0, #6
 800269e:	f7ff ff57 	bl	8002550 <lcd_send_cmd>
	HAL_Delay(1);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f000 f8b8 	bl	8002818 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80026a8:	200c      	movs	r0, #12
 80026aa:	f7ff ff51 	bl	8002550 <lcd_send_cmd>
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80026ba:	e006      	b.n	80026ca <lcd_send_string+0x18>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	607a      	str	r2, [r7, #4]
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff73 	bl	80025b0 <lcd_send_data>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f4      	bne.n	80026bc <lcd_send_string+0xa>
}
 80026d2:	bf00      	nop
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <welcome_message>:

void welcome_message(void){
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	//Mensaje de Bienvenida PASAR A LA API
	//el or se hace segn la posicin de memoria de inicio
	//depende de la tabla de memoria que es distinta en 16x4 y 20x4
	//ver https://controllerstech.com/lcd-20x4-using-i2c-with-stm32/

	lcd_clear();
 80026e0:	f7ff ff96 	bl	8002610 <lcd_clear>

	lcd_send_cmd (0x80|0x00);
 80026e4:	2080      	movs	r0, #128	; 0x80
 80026e6:	f7ff ff33 	bl	8002550 <lcd_send_cmd>
	lcd_send_string("BIENVENIDA:");
 80026ea:	480e      	ldr	r0, [pc, #56]	; (8002724 <welcome_message+0x48>)
 80026ec:	f7ff ffe1 	bl	80026b2 <lcd_send_string>

	lcd_send_cmd (0x80|0x40);
 80026f0:	20c0      	movs	r0, #192	; 0xc0
 80026f2:	f7ff ff2d 	bl	8002550 <lcd_send_cmd>
	lcd_send_string("LECTOR PRESION");
 80026f6:	480c      	ldr	r0, [pc, #48]	; (8002728 <welcome_message+0x4c>)
 80026f8:	f7ff ffdb 	bl	80026b2 <lcd_send_string>

	lcd_send_cmd (0x80|0x10);
 80026fc:	2090      	movs	r0, #144	; 0x90
 80026fe:	f7ff ff27 	bl	8002550 <lcd_send_cmd>
	lcd_send_string("Y TEMPERATURA");
 8002702:	480a      	ldr	r0, [pc, #40]	; (800272c <welcome_message+0x50>)
 8002704:	f7ff ffd5 	bl	80026b2 <lcd_send_string>

	lcd_send_cmd (0x80|0x50);
 8002708:	20d0      	movs	r0, #208	; 0xd0
 800270a:	f7ff ff21 	bl	8002550 <lcd_send_cmd>
	lcd_send_string("PdM y PCSE 2023");
 800270e:	4808      	ldr	r0, [pc, #32]	; (8002730 <welcome_message+0x54>)
 8002710:	f7ff ffcf 	bl	80026b2 <lcd_send_string>

	HAL_Delay(3000);
 8002714:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002718:	f000 f87e 	bl	8002818 <HAL_Delay>
	lcd_clear();
 800271c:	f7ff ff78 	bl	8002610 <lcd_clear>

}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}
 8002724:	0800844c 	.word	0x0800844c
 8002728:	08008458 	.word	0x08008458
 800272c:	08008468 	.word	0x08008468
 8002730:	08008478 	.word	0x08008478

08002734 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002738:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <HAL_Init+0x40>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <HAL_Init+0x40>)
 800273e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002742:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_Init+0x40>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <HAL_Init+0x40>)
 800274a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800274e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002750:	4b08      	ldr	r3, [pc, #32]	; (8002774 <HAL_Init+0x40>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a07      	ldr	r2, [pc, #28]	; (8002774 <HAL_Init+0x40>)
 8002756:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800275a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800275c:	2003      	movs	r0, #3
 800275e:	f000 f94f 	bl	8002a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002762:	2000      	movs	r0, #0
 8002764:	f000 f808 	bl	8002778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002768:	f7fe fd76 	bl	8001258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40023c00 	.word	0x40023c00

08002778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002780:	4b12      	ldr	r3, [pc, #72]	; (80027cc <HAL_InitTick+0x54>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_InitTick+0x58>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	4619      	mov	r1, r3
 800278a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800278e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002792:	fbb2 f3f3 	udiv	r3, r2, r3
 8002796:	4618      	mov	r0, r3
 8002798:	f000 f967 	bl	8002a6a <HAL_SYSTICK_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e00e      	b.n	80027c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2b0f      	cmp	r3, #15
 80027aa:	d80a      	bhi.n	80027c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027ac:	2200      	movs	r2, #0
 80027ae:	6879      	ldr	r1, [r7, #4]
 80027b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027b4:	f000 f92f 	bl	8002a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027b8:	4a06      	ldr	r2, [pc, #24]	; (80027d4 <HAL_InitTick+0x5c>)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	e000      	b.n	80027c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000000 	.word	0x20000000
 80027d0:	2000000c 	.word	0x2000000c
 80027d4:	20000008 	.word	0x20000008

080027d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027dc:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <HAL_IncTick+0x20>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	461a      	mov	r2, r3
 80027e2:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_IncTick+0x24>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	4a04      	ldr	r2, [pc, #16]	; (80027fc <HAL_IncTick+0x24>)
 80027ea:	6013      	str	r3, [r2, #0]
}
 80027ec:	bf00      	nop
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	2000000c 	.word	0x2000000c
 80027fc:	200003d4 	.word	0x200003d4

08002800 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return uwTick;
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <HAL_GetTick+0x14>)
 8002806:	681b      	ldr	r3, [r3, #0]
}
 8002808:	4618      	mov	r0, r3
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	200003d4 	.word	0x200003d4

08002818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002820:	f7ff ffee 	bl	8002800 <HAL_GetTick>
 8002824:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002830:	d005      	beq.n	800283e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002832:	4b0a      	ldr	r3, [pc, #40]	; (800285c <HAL_Delay+0x44>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4413      	add	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800283e:	bf00      	nop
 8002840:	f7ff ffde 	bl	8002800 <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	429a      	cmp	r2, r3
 800284e:	d8f7      	bhi.n	8002840 <HAL_Delay+0x28>
  {
  }
}
 8002850:	bf00      	nop
 8002852:	bf00      	nop
 8002854:	3710      	adds	r7, #16
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	2000000c 	.word	0x2000000c

08002860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002870:	4b0c      	ldr	r3, [pc, #48]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800287c:	4013      	ands	r3, r2
 800287e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ac:	4b04      	ldr	r3, [pc, #16]	; (80028c0 <__NVIC_GetPriorityGrouping+0x18>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0a1b      	lsrs	r3, r3, #8
 80028b2:	f003 0307 	and.w	r3, r3, #7
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	db0b      	blt.n	80028ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d6:	79fb      	ldrb	r3, [r7, #7]
 80028d8:	f003 021f 	and.w	r2, r3, #31
 80028dc:	4907      	ldr	r1, [pc, #28]	; (80028fc <__NVIC_EnableIRQ+0x38>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	2001      	movs	r0, #1
 80028e6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
 80028fa:	bf00      	nop
 80028fc:	e000e100 	.word	0xe000e100

08002900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	6039      	str	r1, [r7, #0]
 800290a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800290c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002910:	2b00      	cmp	r3, #0
 8002912:	db0a      	blt.n	800292a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	b2da      	uxtb	r2, r3
 8002918:	490c      	ldr	r1, [pc, #48]	; (800294c <__NVIC_SetPriority+0x4c>)
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	0112      	lsls	r2, r2, #4
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	440b      	add	r3, r1
 8002924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002928:	e00a      	b.n	8002940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	b2da      	uxtb	r2, r3
 800292e:	4908      	ldr	r1, [pc, #32]	; (8002950 <__NVIC_SetPriority+0x50>)
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	3b04      	subs	r3, #4
 8002938:	0112      	lsls	r2, r2, #4
 800293a:	b2d2      	uxtb	r2, r2
 800293c:	440b      	add	r3, r1
 800293e:	761a      	strb	r2, [r3, #24]
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000e100 	.word	0xe000e100
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	f1c3 0307 	rsb	r3, r3, #7
 800296e:	2b04      	cmp	r3, #4
 8002970:	bf28      	it	cs
 8002972:	2304      	movcs	r3, #4
 8002974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	3304      	adds	r3, #4
 800297a:	2b06      	cmp	r3, #6
 800297c:	d902      	bls.n	8002984 <NVIC_EncodePriority+0x30>
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	3b03      	subs	r3, #3
 8002982:	e000      	b.n	8002986 <NVIC_EncodePriority+0x32>
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	43da      	mvns	r2, r3
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	401a      	ands	r2, r3
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800299c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	fa01 f303 	lsl.w	r3, r1, r3
 80029a6:	43d9      	mvns	r1, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ac:	4313      	orrs	r3, r2
         );
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3724      	adds	r7, #36	; 0x24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
	...

080029bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029cc:	d301      	bcc.n	80029d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ce:	2301      	movs	r3, #1
 80029d0:	e00f      	b.n	80029f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <SysTick_Config+0x40>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029da:	210f      	movs	r1, #15
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029e0:	f7ff ff8e 	bl	8002900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <SysTick_Config+0x40>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ea:	4b04      	ldr	r3, [pc, #16]	; (80029fc <SysTick_Config+0x40>)
 80029ec:	2207      	movs	r2, #7
 80029ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	e000e010 	.word	0xe000e010

08002a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff ff29 	bl	8002860 <__NVIC_SetPriorityGrouping>
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b086      	sub	sp, #24
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
 8002a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a28:	f7ff ff3e 	bl	80028a8 <__NVIC_GetPriorityGrouping>
 8002a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	68b9      	ldr	r1, [r7, #8]
 8002a32:	6978      	ldr	r0, [r7, #20]
 8002a34:	f7ff ff8e 	bl	8002954 <NVIC_EncodePriority>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a3e:	4611      	mov	r1, r2
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ff5d 	bl	8002900 <__NVIC_SetPriority>
}
 8002a46:	bf00      	nop
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	4603      	mov	r3, r0
 8002a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff31 	bl	80028c4 <__NVIC_EnableIRQ>
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b082      	sub	sp, #8
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff ffa2 	bl	80029bc <SysTick_Config>
 8002a78:	4603      	mov	r3, r0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b089      	sub	sp, #36	; 0x24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	e159      	b.n	8002d54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	697a      	ldr	r2, [r7, #20]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	f040 8148 	bne.w	8002d4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d005      	beq.n	8002ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d130      	bne.n	8002b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	4013      	ands	r3, r2
 8002aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68da      	ldr	r2, [r3, #12]
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	091b      	lsrs	r3, r3, #4
 8002b22:	f003 0201 	and.w	r2, r3, #1
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d017      	beq.n	8002b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2203      	movs	r2, #3
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d123      	bne.n	8002bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	08da      	lsrs	r2, r3, #3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	3208      	adds	r2, #8
 8002b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0307 	and.w	r3, r3, #7
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	220f      	movs	r2, #15
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	691a      	ldr	r2, [r3, #16]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	08da      	lsrs	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	3208      	adds	r2, #8
 8002bc2:	69b9      	ldr	r1, [r7, #24]
 8002bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2203      	movs	r2, #3
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f003 0203 	and.w	r2, r3, #3
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 80a2 	beq.w	8002d4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	4b57      	ldr	r3, [pc, #348]	; (8002d6c <HAL_GPIO_Init+0x2e8>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c12:	4a56      	ldr	r2, [pc, #344]	; (8002d6c <HAL_GPIO_Init+0x2e8>)
 8002c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c18:	6453      	str	r3, [r2, #68]	; 0x44
 8002c1a:	4b54      	ldr	r3, [pc, #336]	; (8002d6c <HAL_GPIO_Init+0x2e8>)
 8002c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c26:	4a52      	ldr	r2, [pc, #328]	; (8002d70 <HAL_GPIO_Init+0x2ec>)
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	089b      	lsrs	r3, r3, #2
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	f003 0303 	and.w	r3, r3, #3
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	220f      	movs	r2, #15
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43db      	mvns	r3, r3
 8002c44:	69ba      	ldr	r2, [r7, #24]
 8002c46:	4013      	ands	r3, r2
 8002c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a49      	ldr	r2, [pc, #292]	; (8002d74 <HAL_GPIO_Init+0x2f0>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d019      	beq.n	8002c86 <HAL_GPIO_Init+0x202>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a48      	ldr	r2, [pc, #288]	; (8002d78 <HAL_GPIO_Init+0x2f4>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <HAL_GPIO_Init+0x1fe>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a47      	ldr	r2, [pc, #284]	; (8002d7c <HAL_GPIO_Init+0x2f8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00d      	beq.n	8002c7e <HAL_GPIO_Init+0x1fa>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a46      	ldr	r2, [pc, #280]	; (8002d80 <HAL_GPIO_Init+0x2fc>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d007      	beq.n	8002c7a <HAL_GPIO_Init+0x1f6>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a45      	ldr	r2, [pc, #276]	; (8002d84 <HAL_GPIO_Init+0x300>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d101      	bne.n	8002c76 <HAL_GPIO_Init+0x1f2>
 8002c72:	2304      	movs	r3, #4
 8002c74:	e008      	b.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c76:	2307      	movs	r3, #7
 8002c78:	e006      	b.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e004      	b.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e002      	b.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <HAL_GPIO_Init+0x204>
 8002c86:	2300      	movs	r3, #0
 8002c88:	69fa      	ldr	r2, [r7, #28]
 8002c8a:	f002 0203 	and.w	r2, r2, #3
 8002c8e:	0092      	lsls	r2, r2, #2
 8002c90:	4093      	lsls	r3, r2
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c98:	4935      	ldr	r1, [pc, #212]	; (8002d70 <HAL_GPIO_Init+0x2ec>)
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	089b      	lsrs	r3, r3, #2
 8002c9e:	3302      	adds	r3, #2
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ca6:	4b38      	ldr	r3, [pc, #224]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cca:	4a2f      	ldr	r2, [pc, #188]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cd0:	4b2d      	ldr	r3, [pc, #180]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cf4:	4a24      	ldr	r2, [pc, #144]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cfa:	4b23      	ldr	r3, [pc, #140]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4013      	ands	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d1e:	4a1a      	ldr	r2, [pc, #104]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d24:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	4013      	ands	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d48:	4a0f      	ldr	r2, [pc, #60]	; (8002d88 <HAL_GPIO_Init+0x304>)
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	3301      	adds	r3, #1
 8002d52:	61fb      	str	r3, [r7, #28]
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	2b0f      	cmp	r3, #15
 8002d58:	f67f aea2 	bls.w	8002aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	bf00      	nop
 8002d60:	3724      	adds	r7, #36	; 0x24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40013800 	.word	0x40013800
 8002d74:	40020000 	.word	0x40020000
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	40020800 	.word	0x40020800
 8002d80:	40020c00 	.word	0x40020c00
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40013c00 	.word	0x40013c00

08002d8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	691a      	ldr	r2, [r3, #16]
 8002d9c:	887b      	ldrh	r3, [r7, #2]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3714      	adds	r7, #20
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	807b      	strh	r3, [r7, #2]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dcc:	787b      	ldrb	r3, [r7, #1]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d003      	beq.n	8002dda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dd2:	887a      	ldrh	r2, [r7, #2]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dd8:	e003      	b.n	8002de2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dda:	887b      	ldrh	r3, [r7, #2]
 8002ddc:	041a      	lsls	r2, r3, #16
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	619a      	str	r2, [r3, #24]
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b085      	sub	sp, #20
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
 8002df6:	460b      	mov	r3, r1
 8002df8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e00:	887a      	ldrh	r2, [r7, #2]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4013      	ands	r3, r2
 8002e06:	041a      	lsls	r2, r3, #16
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	43d9      	mvns	r1, r3
 8002e0c:	887b      	ldrh	r3, [r7, #2]
 8002e0e:	400b      	ands	r3, r1
 8002e10:	431a      	orrs	r2, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	619a      	str	r2, [r3, #24]
}
 8002e16:	bf00      	nop
 8002e18:	3714      	adds	r7, #20
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e12b      	b.n	800308e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe fa2c 	bl	80012a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2224      	movs	r2, #36	; 0x24
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e88:	f001 fd7c 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 8002e8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	4a81      	ldr	r2, [pc, #516]	; (8003098 <HAL_I2C_Init+0x274>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d807      	bhi.n	8002ea8 <HAL_I2C_Init+0x84>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4a80      	ldr	r2, [pc, #512]	; (800309c <HAL_I2C_Init+0x278>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	bf94      	ite	ls
 8002ea0:	2301      	movls	r3, #1
 8002ea2:	2300      	movhi	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	e006      	b.n	8002eb6 <HAL_I2C_Init+0x92>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	4a7d      	ldr	r2, [pc, #500]	; (80030a0 <HAL_I2C_Init+0x27c>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	bf94      	ite	ls
 8002eb0:	2301      	movls	r3, #1
 8002eb2:	2300      	movhi	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e0e7      	b.n	800308e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4a78      	ldr	r2, [pc, #480]	; (80030a4 <HAL_I2C_Init+0x280>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0c9b      	lsrs	r3, r3, #18
 8002ec8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	4a6a      	ldr	r2, [pc, #424]	; (8003098 <HAL_I2C_Init+0x274>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d802      	bhi.n	8002ef8 <HAL_I2C_Init+0xd4>
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	e009      	b.n	8002f0c <HAL_I2C_Init+0xe8>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002efe:	fb02 f303 	mul.w	r3, r2, r3
 8002f02:	4a69      	ldr	r2, [pc, #420]	; (80030a8 <HAL_I2C_Init+0x284>)
 8002f04:	fba2 2303 	umull	r2, r3, r2, r3
 8002f08:	099b      	lsrs	r3, r3, #6
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	6812      	ldr	r2, [r2, #0]
 8002f10:	430b      	orrs	r3, r1
 8002f12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	495c      	ldr	r1, [pc, #368]	; (8003098 <HAL_I2C_Init+0x274>)
 8002f28:	428b      	cmp	r3, r1
 8002f2a:	d819      	bhi.n	8002f60 <HAL_I2C_Init+0x13c>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e59      	subs	r1, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f3a:	1c59      	adds	r1, r3, #1
 8002f3c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f40:	400b      	ands	r3, r1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00a      	beq.n	8002f5c <HAL_I2C_Init+0x138>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	1e59      	subs	r1, r3, #1
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f54:	3301      	adds	r3, #1
 8002f56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f5a:	e051      	b.n	8003000 <HAL_I2C_Init+0x1dc>
 8002f5c:	2304      	movs	r3, #4
 8002f5e:	e04f      	b.n	8003000 <HAL_I2C_Init+0x1dc>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d111      	bne.n	8002f8c <HAL_I2C_Init+0x168>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	1e58      	subs	r0, r3, #1
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6859      	ldr	r1, [r3, #4]
 8002f70:	460b      	mov	r3, r1
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	440b      	add	r3, r1
 8002f76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bf0c      	ite	eq
 8002f84:	2301      	moveq	r3, #1
 8002f86:	2300      	movne	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	e012      	b.n	8002fb2 <HAL_I2C_Init+0x18e>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	1e58      	subs	r0, r3, #1
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6859      	ldr	r1, [r3, #4]
 8002f94:	460b      	mov	r3, r1
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	0099      	lsls	r1, r3, #2
 8002f9c:	440b      	add	r3, r1
 8002f9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	bf0c      	ite	eq
 8002fac:	2301      	moveq	r3, #1
 8002fae:	2300      	movne	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_I2C_Init+0x196>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e022      	b.n	8003000 <HAL_I2C_Init+0x1dc>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_I2C_Init+0x1bc>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1e58      	subs	r0, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6859      	ldr	r1, [r3, #4]
 8002fca:	460b      	mov	r3, r1
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	440b      	add	r3, r1
 8002fd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fde:	e00f      	b.n	8003000 <HAL_I2C_Init+0x1dc>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1e58      	subs	r0, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6859      	ldr	r1, [r3, #4]
 8002fe8:	460b      	mov	r3, r1
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	0099      	lsls	r1, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003000:	6879      	ldr	r1, [r7, #4]
 8003002:	6809      	ldr	r1, [r1, #0]
 8003004:	4313      	orrs	r3, r2
 8003006:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69da      	ldr	r2, [r3, #28]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800302e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6911      	ldr	r1, [r2, #16]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68d2      	ldr	r2, [r2, #12]
 800303a:	4311      	orrs	r1, r2
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	6812      	ldr	r2, [r2, #0]
 8003040:	430b      	orrs	r3, r1
 8003042:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695a      	ldr	r2, [r3, #20]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2220      	movs	r2, #32
 800307a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	000186a0 	.word	0x000186a0
 800309c:	001e847f 	.word	0x001e847f
 80030a0:	003d08ff 	.word	0x003d08ff
 80030a4:	431bde83 	.word	0x431bde83
 80030a8:	10624dd3 	.word	0x10624dd3

080030ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	461a      	mov	r2, r3
 80030b8:	460b      	mov	r3, r1
 80030ba:	817b      	strh	r3, [r7, #10]
 80030bc:	4613      	mov	r3, r2
 80030be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030c0:	f7ff fb9e 	bl	8002800 <HAL_GetTick>
 80030c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	f040 80e0 	bne.w	8003294 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	2319      	movs	r3, #25
 80030da:	2201      	movs	r2, #1
 80030dc:	4970      	ldr	r1, [pc, #448]	; (80032a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 fe02 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80030ea:	2302      	movs	r3, #2
 80030ec:	e0d3      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d101      	bne.n	80030fc <HAL_I2C_Master_Transmit+0x50>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e0cc      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b01      	cmp	r3, #1
 8003110:	d007      	beq.n	8003122 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0201 	orr.w	r2, r2, #1
 8003120:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003130:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2221      	movs	r2, #33	; 0x21
 8003136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2210      	movs	r2, #16
 800313e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	893a      	ldrh	r2, [r7, #8]
 8003152:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4a50      	ldr	r2, [pc, #320]	; (80032a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003162:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003164:	8979      	ldrh	r1, [r7, #10]
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	6a3a      	ldr	r2, [r7, #32]
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f000 fbbc 	bl	80038e8 <I2C_MasterRequestWrite>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e08d      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317a:	2300      	movs	r3, #0
 800317c:	613b      	str	r3, [r7, #16]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003190:	e066      	b.n	8003260 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	6a39      	ldr	r1, [r7, #32]
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 fe7c 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00d      	beq.n	80031be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	d107      	bne.n	80031ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e06b      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c2:	781a      	ldrb	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	695b      	ldr	r3, [r3, #20]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d11b      	bne.n	8003234 <HAL_I2C_Master_Transmit+0x188>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003200:	2b00      	cmp	r3, #0
 8003202:	d017      	beq.n	8003234 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003208:	781a      	ldrb	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	6a39      	ldr	r1, [r7, #32]
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 fe6c 	bl	8003f16 <I2C_WaitOnBTFFlagUntilTimeout>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00d      	beq.n	8003260 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003248:	2b04      	cmp	r3, #4
 800324a:	d107      	bne.n	800325c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800325a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e01a      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003264:	2b00      	cmp	r3, #0
 8003266:	d194      	bne.n	8003192 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003276:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2220      	movs	r2, #32
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	e000      	b.n	8003296 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003294:	2302      	movs	r3, #2
  }
}
 8003296:	4618      	mov	r0, r3
 8003298:	3718      	adds	r7, #24
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	00100002 	.word	0x00100002
 80032a4:	ffff0000 	.word	0xffff0000

080032a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b088      	sub	sp, #32
 80032ac:	af02      	add	r7, sp, #8
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	4608      	mov	r0, r1
 80032b2:	4611      	mov	r1, r2
 80032b4:	461a      	mov	r2, r3
 80032b6:	4603      	mov	r3, r0
 80032b8:	817b      	strh	r3, [r7, #10]
 80032ba:	460b      	mov	r3, r1
 80032bc:	813b      	strh	r3, [r7, #8]
 80032be:	4613      	mov	r3, r2
 80032c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032c2:	f7ff fa9d 	bl	8002800 <HAL_GetTick>
 80032c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	2b20      	cmp	r3, #32
 80032d2:	f040 80d9 	bne.w	8003488 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	9300      	str	r3, [sp, #0]
 80032da:	2319      	movs	r3, #25
 80032dc:	2201      	movs	r2, #1
 80032de:	496d      	ldr	r1, [pc, #436]	; (8003494 <HAL_I2C_Mem_Write+0x1ec>)
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fd01 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
 80032ee:	e0cc      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_I2C_Mem_Write+0x56>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e0c5      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0301 	and.w	r3, r3, #1
 8003310:	2b01      	cmp	r3, #1
 8003312:	d007      	beq.n	8003324 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f042 0201 	orr.w	r2, r2, #1
 8003322:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003332:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2221      	movs	r2, #33	; 0x21
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2240      	movs	r2, #64	; 0x40
 8003340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2200      	movs	r2, #0
 8003348:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a3a      	ldr	r2, [r7, #32]
 800334e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003354:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4a4d      	ldr	r2, [pc, #308]	; (8003498 <HAL_I2C_Mem_Write+0x1f0>)
 8003364:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003366:	88f8      	ldrh	r0, [r7, #6]
 8003368:	893a      	ldrh	r2, [r7, #8]
 800336a:	8979      	ldrh	r1, [r7, #10]
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	9301      	str	r3, [sp, #4]
 8003370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	4603      	mov	r3, r0
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 fb38 	bl	80039ec <I2C_RequestMemoryWrite>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d052      	beq.n	8003428 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e081      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 fd82 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d00d      	beq.n	80033b2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	2b04      	cmp	r3, #4
 800339c:	d107      	bne.n	80033ae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e06b      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	781a      	ldrb	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	1c5a      	adds	r2, r3, #1
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	f003 0304 	and.w	r3, r3, #4
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d11b      	bne.n	8003428 <HAL_I2C_Mem_Write+0x180>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d017      	beq.n	8003428 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	781a      	ldrb	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	1c5a      	adds	r2, r3, #1
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341e:	b29b      	uxth	r3, r3
 8003420:	3b01      	subs	r3, #1
 8003422:	b29a      	uxth	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1aa      	bne.n	8003386 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 fd6e 	bl	8003f16 <I2C_WaitOnBTFFlagUntilTimeout>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00d      	beq.n	800345c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003444:	2b04      	cmp	r3, #4
 8003446:	d107      	bne.n	8003458 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003456:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e016      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800346a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	e000      	b.n	800348a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003488:	2302      	movs	r3, #2
  }
}
 800348a:	4618      	mov	r0, r3
 800348c:	3718      	adds	r7, #24
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	00100002 	.word	0x00100002
 8003498:	ffff0000 	.word	0xffff0000

0800349c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b08c      	sub	sp, #48	; 0x30
 80034a0:	af02      	add	r7, sp, #8
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	4608      	mov	r0, r1
 80034a6:	4611      	mov	r1, r2
 80034a8:	461a      	mov	r2, r3
 80034aa:	4603      	mov	r3, r0
 80034ac:	817b      	strh	r3, [r7, #10]
 80034ae:	460b      	mov	r3, r1
 80034b0:	813b      	strh	r3, [r7, #8]
 80034b2:	4613      	mov	r3, r2
 80034b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034b6:	f7ff f9a3 	bl	8002800 <HAL_GetTick>
 80034ba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	f040 8208 	bne.w	80038da <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2319      	movs	r3, #25
 80034d0:	2201      	movs	r2, #1
 80034d2:	497b      	ldr	r1, [pc, #492]	; (80036c0 <HAL_I2C_Mem_Read+0x224>)
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 fc07 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
 80034e2:	e1fb      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d101      	bne.n	80034f2 <HAL_I2C_Mem_Read+0x56>
 80034ee:	2302      	movs	r3, #2
 80034f0:	e1f4      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b01      	cmp	r3, #1
 8003506:	d007      	beq.n	8003518 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003526:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2222      	movs	r2, #34	; 0x22
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2240      	movs	r2, #64	; 0x40
 8003534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003542:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003548:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4a5b      	ldr	r2, [pc, #364]	; (80036c4 <HAL_I2C_Mem_Read+0x228>)
 8003558:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800355a:	88f8      	ldrh	r0, [r7, #6]
 800355c:	893a      	ldrh	r2, [r7, #8]
 800355e:	8979      	ldrh	r1, [r7, #10]
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	9301      	str	r3, [sp, #4]
 8003564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	4603      	mov	r3, r0
 800356a:	68f8      	ldr	r0, [r7, #12]
 800356c:	f000 fad4 	bl	8003b18 <I2C_RequestMemoryRead>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e1b0      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357e:	2b00      	cmp	r3, #0
 8003580:	d113      	bne.n	80035aa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003582:	2300      	movs	r3, #0
 8003584:	623b      	str	r3, [r7, #32]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	623b      	str	r3, [r7, #32]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	699b      	ldr	r3, [r3, #24]
 8003594:	623b      	str	r3, [r7, #32]
 8003596:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	e184      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d11b      	bne.n	80035ea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	61fb      	str	r3, [r7, #28]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	699b      	ldr	r3, [r3, #24]
 80035d4:	61fb      	str	r3, [r7, #28]
 80035d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	e164      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d11b      	bne.n	800362a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003600:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003610:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	61bb      	str	r3, [r7, #24]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	61bb      	str	r3, [r7, #24]
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	e144      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800362a:	2300      	movs	r3, #0
 800362c:	617b      	str	r3, [r7, #20]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	617b      	str	r3, [r7, #20]
 800363e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003640:	e138      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003646:	2b03      	cmp	r3, #3
 8003648:	f200 80f1 	bhi.w	800382e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003650:	2b01      	cmp	r3, #1
 8003652:	d123      	bne.n	800369c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003654:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003656:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 fc9d 	bl	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d001      	beq.n	8003668 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e139      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	691a      	ldr	r2, [r3, #16]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003672:	b2d2      	uxtb	r2, r2
 8003674:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	1c5a      	adds	r2, r3, #1
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b01      	subs	r3, #1
 8003694:	b29a      	uxth	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	855a      	strh	r2, [r3, #42]	; 0x2a
 800369a:	e10b      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d14e      	bne.n	8003742 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a6:	9300      	str	r3, [sp, #0]
 80036a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036aa:	2200      	movs	r2, #0
 80036ac:	4906      	ldr	r1, [pc, #24]	; (80036c8 <HAL_I2C_Mem_Read+0x22c>)
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 fb1a 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e10e      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
 80036be:	bf00      	nop
 80036c0:	00100002 	.word	0x00100002
 80036c4:	ffff0000 	.word	0xffff0000
 80036c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	691a      	ldr	r2, [r3, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	1c5a      	adds	r2, r3, #1
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f8:	3b01      	subs	r3, #1
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003704:	b29b      	uxth	r3, r3
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003740:	e0b8      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003748:	2200      	movs	r2, #0
 800374a:	4966      	ldr	r1, [pc, #408]	; (80038e4 <HAL_I2C_Mem_Read+0x448>)
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 facb 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e0bf      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800376a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	691a      	ldr	r2, [r3, #16]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377e:	1c5a      	adds	r2, r3, #1
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003788:	3b01      	subs	r3, #1
 800378a:	b29a      	uxth	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a4:	2200      	movs	r2, #0
 80037a6:	494f      	ldr	r1, [pc, #316]	; (80038e4 <HAL_I2C_Mem_Read+0x448>)
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 fa9d 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e091      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e4:	3b01      	subs	r3, #1
 80037e6:	b29a      	uxth	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003804:	b2d2      	uxtb	r2, r2
 8003806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380c:	1c5a      	adds	r2, r3, #1
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003816:	3b01      	subs	r3, #1
 8003818:	b29a      	uxth	r2, r3
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003822:	b29b      	uxth	r3, r3
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800382c:	e042      	b.n	80038b4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800382e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003830:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003832:	68f8      	ldr	r0, [r7, #12]
 8003834:	f000 fbb0 	bl	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e04c      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	691a      	ldr	r2, [r3, #16]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003854:	1c5a      	adds	r2, r3, #1
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800386a:	b29b      	uxth	r3, r3
 800386c:	3b01      	subs	r3, #1
 800386e:	b29a      	uxth	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0304 	and.w	r3, r3, #4
 800387e:	2b04      	cmp	r3, #4
 8003880:	d118      	bne.n	80038b4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691a      	ldr	r2, [r3, #16]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388c:	b2d2      	uxtb	r2, r2
 800388e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	1c5a      	adds	r2, r3, #1
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389e:	3b01      	subs	r3, #1
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f47f aec2 	bne.w	8003642 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80038d6:	2300      	movs	r3, #0
 80038d8:	e000      	b.n	80038dc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80038da:	2302      	movs	r3, #2
  }
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3728      	adds	r7, #40	; 0x28
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	00010004 	.word	0x00010004

080038e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af02      	add	r7, sp, #8
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	607a      	str	r2, [r7, #4]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	460b      	mov	r3, r1
 80038f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2b08      	cmp	r3, #8
 8003902:	d006      	beq.n	8003912 <I2C_MasterRequestWrite+0x2a>
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d003      	beq.n	8003912 <I2C_MasterRequestWrite+0x2a>
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003910:	d108      	bne.n	8003924 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003920:	601a      	str	r2, [r3, #0]
 8003922:	e00b      	b.n	800393c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003928:	2b12      	cmp	r3, #18
 800392a:	d107      	bne.n	800393c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800393a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 f9cd 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00d      	beq.n	8003970 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003962:	d103      	bne.n	800396c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f44f 7200 	mov.w	r2, #512	; 0x200
 800396a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e035      	b.n	80039dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003978:	d108      	bne.n	800398c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800397a:	897b      	ldrh	r3, [r7, #10]
 800397c:	b2db      	uxtb	r3, r3
 800397e:	461a      	mov	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003988:	611a      	str	r2, [r3, #16]
 800398a:	e01b      	b.n	80039c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800398c:	897b      	ldrh	r3, [r7, #10]
 800398e:	11db      	asrs	r3, r3, #7
 8003990:	b2db      	uxtb	r3, r3
 8003992:	f003 0306 	and.w	r3, r3, #6
 8003996:	b2db      	uxtb	r3, r3
 8003998:	f063 030f 	orn	r3, r3, #15
 800399c:	b2da      	uxtb	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	490e      	ldr	r1, [pc, #56]	; (80039e4 <I2C_MasterRequestWrite+0xfc>)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f9f3 	bl	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e010      	b.n	80039dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039ba:	897b      	ldrh	r3, [r7, #10]
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	4907      	ldr	r1, [pc, #28]	; (80039e8 <I2C_MasterRequestWrite+0x100>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f9e3 	bl	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3718      	adds	r7, #24
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	00010008 	.word	0x00010008
 80039e8:	00010002 	.word	0x00010002

080039ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b088      	sub	sp, #32
 80039f0:	af02      	add	r7, sp, #8
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	4608      	mov	r0, r1
 80039f6:	4611      	mov	r1, r2
 80039f8:	461a      	mov	r2, r3
 80039fa:	4603      	mov	r3, r0
 80039fc:	817b      	strh	r3, [r7, #10]
 80039fe:	460b      	mov	r3, r1
 8003a00:	813b      	strh	r3, [r7, #8]
 8003a02:	4613      	mov	r3, r2
 8003a04:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f960 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00d      	beq.n	8003a4a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a3c:	d103      	bne.n	8003a46 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e05f      	b.n	8003b0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a4a:	897b      	ldrh	r3, [r7, #10]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a58:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	6a3a      	ldr	r2, [r7, #32]
 8003a5e:	492d      	ldr	r1, [pc, #180]	; (8003b14 <I2C_RequestMemoryWrite+0x128>)
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f998 	bl	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e04c      	b.n	8003b0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	617b      	str	r3, [r7, #20]
 8003a84:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a88:	6a39      	ldr	r1, [r7, #32]
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 fa02 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00d      	beq.n	8003ab2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d107      	bne.n	8003aae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e02b      	b.n	8003b0a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ab2:	88fb      	ldrh	r3, [r7, #6]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d105      	bne.n	8003ac4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ab8:	893b      	ldrh	r3, [r7, #8]
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	611a      	str	r2, [r3, #16]
 8003ac2:	e021      	b.n	8003b08 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ac4:	893b      	ldrh	r3, [r7, #8]
 8003ac6:	0a1b      	lsrs	r3, r3, #8
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad4:	6a39      	ldr	r1, [r7, #32]
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f9dc 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00d      	beq.n	8003afe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	2b04      	cmp	r3, #4
 8003ae8:	d107      	bne.n	8003afa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e005      	b.n	8003b0a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003afe:	893b      	ldrh	r3, [r7, #8]
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	00010002 	.word	0x00010002

08003b18 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b088      	sub	sp, #32
 8003b1c:	af02      	add	r7, sp, #8
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	4608      	mov	r0, r1
 8003b22:	4611      	mov	r1, r2
 8003b24:	461a      	mov	r2, r3
 8003b26:	4603      	mov	r3, r0
 8003b28:	817b      	strh	r3, [r7, #10]
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	813b      	strh	r3, [r7, #8]
 8003b2e:	4613      	mov	r3, r2
 8003b30:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b40:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	9300      	str	r3, [sp, #0]
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 f8c2 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00d      	beq.n	8003b86 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b78:	d103      	bne.n	8003b82 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b80:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e0aa      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b86:	897b      	ldrh	r3, [r7, #10]
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b98:	6a3a      	ldr	r2, [r7, #32]
 8003b9a:	4952      	ldr	r1, [pc, #328]	; (8003ce4 <I2C_RequestMemoryRead+0x1cc>)
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 f8fa 	bl	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e097      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	617b      	str	r3, [r7, #20]
 8003bc0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc4:	6a39      	ldr	r1, [r7, #32]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f964 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d107      	bne.n	8003bea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e076      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003bee:	88fb      	ldrh	r3, [r7, #6]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d105      	bne.n	8003c00 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bf4:	893b      	ldrh	r3, [r7, #8]
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	611a      	str	r2, [r3, #16]
 8003bfe:	e021      	b.n	8003c44 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c00:	893b      	ldrh	r3, [r7, #8]
 8003c02:	0a1b      	lsrs	r3, r3, #8
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c10:	6a39      	ldr	r1, [r7, #32]
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 f93e 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00d      	beq.n	8003c3a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c22:	2b04      	cmp	r3, #4
 8003c24:	d107      	bne.n	8003c36 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e050      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c3a:	893b      	ldrh	r3, [r7, #8]
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c46:	6a39      	ldr	r1, [r7, #32]
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f000 f923 	bl	8003e94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00d      	beq.n	8003c70 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d107      	bne.n	8003c6c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c6a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e035      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c7e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	9300      	str	r3, [sp, #0]
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 f82b 	bl	8003ce8 <I2C_WaitOnFlagUntilTimeout>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00d      	beq.n	8003cb4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ca6:	d103      	bne.n	8003cb0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e013      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003cb4:	897b      	ldrh	r3, [r7, #10]
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	f043 0301 	orr.w	r3, r3, #1
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc6:	6a3a      	ldr	r2, [r7, #32]
 8003cc8:	4906      	ldr	r1, [pc, #24]	; (8003ce4 <I2C_RequestMemoryRead+0x1cc>)
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 f863 	bl	8003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	00010002 	.word	0x00010002

08003ce8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b084      	sub	sp, #16
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	603b      	str	r3, [r7, #0]
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cf8:	e025      	b.n	8003d46 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d00:	d021      	beq.n	8003d46 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d02:	f7fe fd7d 	bl	8002800 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d302      	bcc.n	8003d18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d116      	bne.n	8003d46 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	f043 0220 	orr.w	r2, r3, #32
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e023      	b.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d10d      	bne.n	8003d6c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	43da      	mvns	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	bf0c      	ite	eq
 8003d62:	2301      	moveq	r3, #1
 8003d64:	2300      	movne	r3, #0
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	461a      	mov	r2, r3
 8003d6a:	e00c      	b.n	8003d86 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	43da      	mvns	r2, r3
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4013      	ands	r3, r2
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	bf0c      	ite	eq
 8003d7e:	2301      	moveq	r3, #1
 8003d80:	2300      	movne	r3, #0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	461a      	mov	r2, r3
 8003d86:	79fb      	ldrb	r3, [r7, #7]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d0b6      	beq.n	8003cfa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
 8003da2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003da4:	e051      	b.n	8003e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003db0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003db4:	d123      	bne.n	8003dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dc4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003dce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2220      	movs	r2, #32
 8003dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f043 0204 	orr.w	r2, r3, #4
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e046      	b.n	8003e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e04:	d021      	beq.n	8003e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e06:	f7fe fcfb 	bl	8002800 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d302      	bcc.n	8003e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d116      	bne.n	8003e4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	f043 0220 	orr.w	r2, r3, #32
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e020      	b.n	8003e8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	0c1b      	lsrs	r3, r3, #16
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d10c      	bne.n	8003e6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	43da      	mvns	r2, r3
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	bf14      	ite	ne
 8003e66:	2301      	movne	r3, #1
 8003e68:	2300      	moveq	r3, #0
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	e00b      	b.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	43da      	mvns	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	bf14      	ite	ne
 8003e80:	2301      	movne	r3, #1
 8003e82:	2300      	moveq	r3, #0
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d18d      	bne.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3710      	adds	r7, #16
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ea0:	e02d      	b.n	8003efe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 f8ce 	bl	8004044 <I2C_IsAcknowledgeFailed>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e02d      	b.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eb8:	d021      	beq.n	8003efe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eba:	f7fe fca1 	bl	8002800 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d302      	bcc.n	8003ed0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d116      	bne.n	8003efe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	f043 0220 	orr.w	r2, r3, #32
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e007      	b.n	8003f0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f08:	2b80      	cmp	r3, #128	; 0x80
 8003f0a:	d1ca      	bne.n	8003ea2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3710      	adds	r7, #16
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b084      	sub	sp, #16
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	60f8      	str	r0, [r7, #12]
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f22:	e02d      	b.n	8003f80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 f88d 	bl	8004044 <I2C_IsAcknowledgeFailed>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e02d      	b.n	8003f90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f3a:	d021      	beq.n	8003f80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f3c:	f7fe fc60 	bl	8002800 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	68ba      	ldr	r2, [r7, #8]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d302      	bcc.n	8003f52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d116      	bne.n	8003f80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	f043 0220 	orr.w	r2, r3, #32
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e007      	b.n	8003f90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b04      	cmp	r3, #4
 8003f8c:	d1ca      	bne.n	8003f24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f8e:	2300      	movs	r3, #0
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fa4:	e042      	b.n	800402c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	f003 0310 	and.w	r3, r3, #16
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	d119      	bne.n	8003fe8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f06f 0210 	mvn.w	r2, #16
 8003fbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e029      	b.n	800403c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe8:	f7fe fc0a 	bl	8002800 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	68ba      	ldr	r2, [r7, #8]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d302      	bcc.n	8003ffe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d116      	bne.n	800402c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004018:	f043 0220 	orr.w	r2, r3, #32
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e007      	b.n	800403c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004036:	2b40      	cmp	r3, #64	; 0x40
 8004038:	d1b5      	bne.n	8003fa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	4618      	mov	r0, r3
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004056:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800405a:	d11b      	bne.n	8004094 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004064:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004080:	f043 0204 	orr.w	r2, r3, #4
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e000      	b.n	8004096 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	370c      	adds	r7, #12
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
	...

080040a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e267      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d075      	beq.n	80041ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040c2:	4b88      	ldr	r3, [pc, #544]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 030c 	and.w	r3, r3, #12
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d00c      	beq.n	80040e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ce:	4b85      	ldr	r3, [pc, #532]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80040d6:	2b08      	cmp	r3, #8
 80040d8:	d112      	bne.n	8004100 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040da:	4b82      	ldr	r3, [pc, #520]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040e6:	d10b      	bne.n	8004100 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e8:	4b7e      	ldr	r3, [pc, #504]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d05b      	beq.n	80041ac <HAL_RCC_OscConfig+0x108>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d157      	bne.n	80041ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e242      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004108:	d106      	bne.n	8004118 <HAL_RCC_OscConfig+0x74>
 800410a:	4b76      	ldr	r3, [pc, #472]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a75      	ldr	r2, [pc, #468]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004114:	6013      	str	r3, [r2, #0]
 8004116:	e01d      	b.n	8004154 <HAL_RCC_OscConfig+0xb0>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004120:	d10c      	bne.n	800413c <HAL_RCC_OscConfig+0x98>
 8004122:	4b70      	ldr	r3, [pc, #448]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a6f      	ldr	r2, [pc, #444]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800412c:	6013      	str	r3, [r2, #0]
 800412e:	4b6d      	ldr	r3, [pc, #436]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a6c      	ldr	r2, [pc, #432]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004138:	6013      	str	r3, [r2, #0]
 800413a:	e00b      	b.n	8004154 <HAL_RCC_OscConfig+0xb0>
 800413c:	4b69      	ldr	r3, [pc, #420]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a68      	ldr	r2, [pc, #416]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004146:	6013      	str	r3, [r2, #0]
 8004148:	4b66      	ldr	r3, [pc, #408]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a65      	ldr	r2, [pc, #404]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 800414e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004152:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d013      	beq.n	8004184 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800415c:	f7fe fb50 	bl	8002800 <HAL_GetTick>
 8004160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004162:	e008      	b.n	8004176 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004164:	f7fe fb4c 	bl	8002800 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	2b64      	cmp	r3, #100	; 0x64
 8004170:	d901      	bls.n	8004176 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e207      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004176:	4b5b      	ldr	r3, [pc, #364]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d0f0      	beq.n	8004164 <HAL_RCC_OscConfig+0xc0>
 8004182:	e014      	b.n	80041ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004184:	f7fe fb3c 	bl	8002800 <HAL_GetTick>
 8004188:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800418a:	e008      	b.n	800419e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800418c:	f7fe fb38 	bl	8002800 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	2b64      	cmp	r3, #100	; 0x64
 8004198:	d901      	bls.n	800419e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e1f3      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800419e:	4b51      	ldr	r3, [pc, #324]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1f0      	bne.n	800418c <HAL_RCC_OscConfig+0xe8>
 80041aa:	e000      	b.n	80041ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d063      	beq.n	8004282 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041ba:	4b4a      	ldr	r3, [pc, #296]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 030c 	and.w	r3, r3, #12
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00b      	beq.n	80041de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041c6:	4b47      	ldr	r3, [pc, #284]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80041ce:	2b08      	cmp	r3, #8
 80041d0:	d11c      	bne.n	800420c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041d2:	4b44      	ldr	r3, [pc, #272]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d116      	bne.n	800420c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041de:	4b41      	ldr	r3, [pc, #260]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d005      	beq.n	80041f6 <HAL_RCC_OscConfig+0x152>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d001      	beq.n	80041f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e1c7      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041f6:	4b3b      	ldr	r3, [pc, #236]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	00db      	lsls	r3, r3, #3
 8004204:	4937      	ldr	r1, [pc, #220]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800420a:	e03a      	b.n	8004282 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d020      	beq.n	8004256 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004214:	4b34      	ldr	r3, [pc, #208]	; (80042e8 <HAL_RCC_OscConfig+0x244>)
 8004216:	2201      	movs	r2, #1
 8004218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421a:	f7fe faf1 	bl	8002800 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004222:	f7fe faed 	bl	8002800 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e1a8      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004234:	4b2b      	ldr	r3, [pc, #172]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0f0      	beq.n	8004222 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004240:	4b28      	ldr	r3, [pc, #160]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4925      	ldr	r1, [pc, #148]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004250:	4313      	orrs	r3, r2
 8004252:	600b      	str	r3, [r1, #0]
 8004254:	e015      	b.n	8004282 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004256:	4b24      	ldr	r3, [pc, #144]	; (80042e8 <HAL_RCC_OscConfig+0x244>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425c:	f7fe fad0 	bl	8002800 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004264:	f7fe facc 	bl	8002800 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e187      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004276:	4b1b      	ldr	r3, [pc, #108]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0308 	and.w	r3, r3, #8
 800428a:	2b00      	cmp	r3, #0
 800428c:	d036      	beq.n	80042fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	695b      	ldr	r3, [r3, #20]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d016      	beq.n	80042c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004296:	4b15      	ldr	r3, [pc, #84]	; (80042ec <HAL_RCC_OscConfig+0x248>)
 8004298:	2201      	movs	r2, #1
 800429a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800429c:	f7fe fab0 	bl	8002800 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042a4:	f7fe faac 	bl	8002800 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e167      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042b6:	4b0b      	ldr	r3, [pc, #44]	; (80042e4 <HAL_RCC_OscConfig+0x240>)
 80042b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0f0      	beq.n	80042a4 <HAL_RCC_OscConfig+0x200>
 80042c2:	e01b      	b.n	80042fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042c4:	4b09      	ldr	r3, [pc, #36]	; (80042ec <HAL_RCC_OscConfig+0x248>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ca:	f7fe fa99 	bl	8002800 <HAL_GetTick>
 80042ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d0:	e00e      	b.n	80042f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042d2:	f7fe fa95 	bl	8002800 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	2b02      	cmp	r3, #2
 80042de:	d907      	bls.n	80042f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e150      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
 80042e4:	40023800 	.word	0x40023800
 80042e8:	42470000 	.word	0x42470000
 80042ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f0:	4b88      	ldr	r3, [pc, #544]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80042f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1ea      	bne.n	80042d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0304 	and.w	r3, r3, #4
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8097 	beq.w	8004438 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800430a:	2300      	movs	r3, #0
 800430c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800430e:	4b81      	ldr	r3, [pc, #516]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10f      	bne.n	800433a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	60bb      	str	r3, [r7, #8]
 800431e:	4b7d      	ldr	r3, [pc, #500]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	4a7c      	ldr	r2, [pc, #496]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004328:	6413      	str	r3, [r2, #64]	; 0x40
 800432a:	4b7a      	ldr	r3, [pc, #488]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004336:	2301      	movs	r3, #1
 8004338:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800433a:	4b77      	ldr	r3, [pc, #476]	; (8004518 <HAL_RCC_OscConfig+0x474>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d118      	bne.n	8004378 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004346:	4b74      	ldr	r3, [pc, #464]	; (8004518 <HAL_RCC_OscConfig+0x474>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a73      	ldr	r2, [pc, #460]	; (8004518 <HAL_RCC_OscConfig+0x474>)
 800434c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004352:	f7fe fa55 	bl	8002800 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800435a:	f7fe fa51 	bl	8002800 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e10c      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436c:	4b6a      	ldr	r3, [pc, #424]	; (8004518 <HAL_RCC_OscConfig+0x474>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f0      	beq.n	800435a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	689b      	ldr	r3, [r3, #8]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d106      	bne.n	800438e <HAL_RCC_OscConfig+0x2ea>
 8004380:	4b64      	ldr	r3, [pc, #400]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004384:	4a63      	ldr	r2, [pc, #396]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004386:	f043 0301 	orr.w	r3, r3, #1
 800438a:	6713      	str	r3, [r2, #112]	; 0x70
 800438c:	e01c      	b.n	80043c8 <HAL_RCC_OscConfig+0x324>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	2b05      	cmp	r3, #5
 8004394:	d10c      	bne.n	80043b0 <HAL_RCC_OscConfig+0x30c>
 8004396:	4b5f      	ldr	r3, [pc, #380]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004398:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439a:	4a5e      	ldr	r2, [pc, #376]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 800439c:	f043 0304 	orr.w	r3, r3, #4
 80043a0:	6713      	str	r3, [r2, #112]	; 0x70
 80043a2:	4b5c      	ldr	r3, [pc, #368]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a6:	4a5b      	ldr	r2, [pc, #364]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	6713      	str	r3, [r2, #112]	; 0x70
 80043ae:	e00b      	b.n	80043c8 <HAL_RCC_OscConfig+0x324>
 80043b0:	4b58      	ldr	r3, [pc, #352]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b4:	4a57      	ldr	r2, [pc, #348]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043b6:	f023 0301 	bic.w	r3, r3, #1
 80043ba:	6713      	str	r3, [r2, #112]	; 0x70
 80043bc:	4b55      	ldr	r3, [pc, #340]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043c0:	4a54      	ldr	r2, [pc, #336]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043c2:	f023 0304 	bic.w	r3, r3, #4
 80043c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d015      	beq.n	80043fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043d0:	f7fe fa16 	bl	8002800 <HAL_GetTick>
 80043d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d6:	e00a      	b.n	80043ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043d8:	f7fe fa12 	bl	8002800 <HAL_GetTick>
 80043dc:	4602      	mov	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d901      	bls.n	80043ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043ea:	2303      	movs	r3, #3
 80043ec:	e0cb      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ee:	4b49      	ldr	r3, [pc, #292]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d0ee      	beq.n	80043d8 <HAL_RCC_OscConfig+0x334>
 80043fa:	e014      	b.n	8004426 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043fc:	f7fe fa00 	bl	8002800 <HAL_GetTick>
 8004400:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004402:	e00a      	b.n	800441a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004404:	f7fe f9fc 	bl	8002800 <HAL_GetTick>
 8004408:	4602      	mov	r2, r0
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	1ad3      	subs	r3, r2, r3
 800440e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004412:	4293      	cmp	r3, r2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e0b5      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800441a:	4b3e      	ldr	r3, [pc, #248]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1ee      	bne.n	8004404 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004426:	7dfb      	ldrb	r3, [r7, #23]
 8004428:	2b01      	cmp	r3, #1
 800442a:	d105      	bne.n	8004438 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800442c:	4b39      	ldr	r3, [pc, #228]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 800442e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004430:	4a38      	ldr	r2, [pc, #224]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004432:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004436:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	2b00      	cmp	r3, #0
 800443e:	f000 80a1 	beq.w	8004584 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004442:	4b34      	ldr	r3, [pc, #208]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f003 030c 	and.w	r3, r3, #12
 800444a:	2b08      	cmp	r3, #8
 800444c:	d05c      	beq.n	8004508 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	2b02      	cmp	r3, #2
 8004454:	d141      	bne.n	80044da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004456:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_RCC_OscConfig+0x478>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445c:	f7fe f9d0 	bl	8002800 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004464:	f7fe f9cc 	bl	8002800 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e087      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004476:	4b27      	ldr	r3, [pc, #156]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1f0      	bne.n	8004464 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	69da      	ldr	r2, [r3, #28]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a1b      	ldr	r3, [r3, #32]
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004490:	019b      	lsls	r3, r3, #6
 8004492:	431a      	orrs	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004498:	085b      	lsrs	r3, r3, #1
 800449a:	3b01      	subs	r3, #1
 800449c:	041b      	lsls	r3, r3, #16
 800449e:	431a      	orrs	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044a4:	061b      	lsls	r3, r3, #24
 80044a6:	491b      	ldr	r1, [pc, #108]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044ac:	4b1b      	ldr	r3, [pc, #108]	; (800451c <HAL_RCC_OscConfig+0x478>)
 80044ae:	2201      	movs	r2, #1
 80044b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b2:	f7fe f9a5 	bl	8002800 <HAL_GetTick>
 80044b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b8:	e008      	b.n	80044cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044ba:	f7fe f9a1 	bl	8002800 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e05c      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044cc:	4b11      	ldr	r3, [pc, #68]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d0f0      	beq.n	80044ba <HAL_RCC_OscConfig+0x416>
 80044d8:	e054      	b.n	8004584 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044da:	4b10      	ldr	r3, [pc, #64]	; (800451c <HAL_RCC_OscConfig+0x478>)
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e0:	f7fe f98e 	bl	8002800 <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e8:	f7fe f98a 	bl	8002800 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e045      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044fa:	4b06      	ldr	r3, [pc, #24]	; (8004514 <HAL_RCC_OscConfig+0x470>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1f0      	bne.n	80044e8 <HAL_RCC_OscConfig+0x444>
 8004506:	e03d      	b.n	8004584 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d107      	bne.n	8004520 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e038      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
 8004514:	40023800 	.word	0x40023800
 8004518:	40007000 	.word	0x40007000
 800451c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004520:	4b1b      	ldr	r3, [pc, #108]	; (8004590 <HAL_RCC_OscConfig+0x4ec>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d028      	beq.n	8004580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004538:	429a      	cmp	r2, r3
 800453a:	d121      	bne.n	8004580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004546:	429a      	cmp	r2, r3
 8004548:	d11a      	bne.n	8004580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004550:	4013      	ands	r3, r2
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004556:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004558:	4293      	cmp	r3, r2
 800455a:	d111      	bne.n	8004580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004566:	085b      	lsrs	r3, r3, #1
 8004568:	3b01      	subs	r3, #1
 800456a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800456c:	429a      	cmp	r2, r3
 800456e:	d107      	bne.n	8004580 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800457c:	429a      	cmp	r2, r3
 800457e:	d001      	beq.n	8004584 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e000      	b.n	8004586 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004584:	2300      	movs	r3, #0
}
 8004586:	4618      	mov	r0, r3
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	40023800 	.word	0x40023800

08004594 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0cc      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045a8:	4b68      	ldr	r3, [pc, #416]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d90c      	bls.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b65      	ldr	r3, [pc, #404]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045b8:	683a      	ldr	r2, [r7, #0]
 80045ba:	b2d2      	uxtb	r2, r2
 80045bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045be:	4b63      	ldr	r3, [pc, #396]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0307 	and.w	r3, r3, #7
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d001      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e0b8      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d020      	beq.n	800461e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0304 	and.w	r3, r3, #4
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e8:	4b59      	ldr	r3, [pc, #356]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4a58      	ldr	r2, [pc, #352]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80045f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0308 	and.w	r3, r3, #8
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004600:	4b53      	ldr	r3, [pc, #332]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	4a52      	ldr	r2, [pc, #328]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800460a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800460c:	4b50      	ldr	r3, [pc, #320]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	494d      	ldr	r1, [pc, #308]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 800461a:	4313      	orrs	r3, r2
 800461c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d044      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b01      	cmp	r3, #1
 8004630:	d107      	bne.n	8004642 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004632:	4b47      	ldr	r3, [pc, #284]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d119      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e07f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d003      	beq.n	8004652 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800464e:	2b03      	cmp	r3, #3
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004652:	4b3f      	ldr	r3, [pc, #252]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e06f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004662:	4b3b      	ldr	r3, [pc, #236]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e067      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004672:	4b37      	ldr	r3, [pc, #220]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	f023 0203 	bic.w	r2, r3, #3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	4934      	ldr	r1, [pc, #208]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004680:	4313      	orrs	r3, r2
 8004682:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004684:	f7fe f8bc 	bl	8002800 <HAL_GetTick>
 8004688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	e00a      	b.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468c:	f7fe f8b8 	bl	8002800 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	f241 3288 	movw	r2, #5000	; 0x1388
 800469a:	4293      	cmp	r3, r2
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e04f      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a2:	4b2b      	ldr	r3, [pc, #172]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 020c 	and.w	r2, r3, #12
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d1eb      	bne.n	800468c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046b4:	4b25      	ldr	r3, [pc, #148]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	429a      	cmp	r2, r3
 80046c0:	d20c      	bcs.n	80046dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046c2:	4b22      	ldr	r3, [pc, #136]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	b2d2      	uxtb	r2, r2
 80046c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	; (800474c <HAL_RCC_ClockConfig+0x1b8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e032      	b.n	8004742 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e8:	4b19      	ldr	r3, [pc, #100]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	4916      	ldr	r1, [pc, #88]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d009      	beq.n	800471a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004706:	4b12      	ldr	r3, [pc, #72]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	490e      	ldr	r1, [pc, #56]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800471a:	f000 f821 	bl	8004760 <HAL_RCC_GetSysClockFreq>
 800471e:	4602      	mov	r2, r0
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <HAL_RCC_ClockConfig+0x1bc>)
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	091b      	lsrs	r3, r3, #4
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	490a      	ldr	r1, [pc, #40]	; (8004754 <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	5ccb      	ldrb	r3, [r1, r3]
 800472e:	fa22 f303 	lsr.w	r3, r2, r3
 8004732:	4a09      	ldr	r2, [pc, #36]	; (8004758 <HAL_RCC_ClockConfig+0x1c4>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004736:	4b09      	ldr	r3, [pc, #36]	; (800475c <HAL_RCC_ClockConfig+0x1c8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fe f81c 	bl	8002778 <HAL_InitTick>

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3710      	adds	r7, #16
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40023c00 	.word	0x40023c00
 8004750:	40023800 	.word	0x40023800
 8004754:	08008488 	.word	0x08008488
 8004758:	20000000 	.word	0x20000000
 800475c:	20000008 	.word	0x20000008

08004760 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004764:	b094      	sub	sp, #80	; 0x50
 8004766:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	647b      	str	r3, [r7, #68]	; 0x44
 800476c:	2300      	movs	r3, #0
 800476e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004770:	2300      	movs	r3, #0
 8004772:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004774:	2300      	movs	r3, #0
 8004776:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004778:	4b79      	ldr	r3, [pc, #484]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b08      	cmp	r3, #8
 8004782:	d00d      	beq.n	80047a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004784:	2b08      	cmp	r3, #8
 8004786:	f200 80e1 	bhi.w	800494c <HAL_RCC_GetSysClockFreq+0x1ec>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d002      	beq.n	8004794 <HAL_RCC_GetSysClockFreq+0x34>
 800478e:	2b04      	cmp	r3, #4
 8004790:	d003      	beq.n	800479a <HAL_RCC_GetSysClockFreq+0x3a>
 8004792:	e0db      	b.n	800494c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004794:	4b73      	ldr	r3, [pc, #460]	; (8004964 <HAL_RCC_GetSysClockFreq+0x204>)
 8004796:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004798:	e0db      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800479a:	4b73      	ldr	r3, [pc, #460]	; (8004968 <HAL_RCC_GetSysClockFreq+0x208>)
 800479c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800479e:	e0d8      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047a0:	4b6f      	ldr	r3, [pc, #444]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047a8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047aa:	4b6d      	ldr	r3, [pc, #436]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d063      	beq.n	800487e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047b6:	4b6a      	ldr	r3, [pc, #424]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	099b      	lsrs	r3, r3, #6
 80047bc:	2200      	movs	r2, #0
 80047be:	63bb      	str	r3, [r7, #56]	; 0x38
 80047c0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c8:	633b      	str	r3, [r7, #48]	; 0x30
 80047ca:	2300      	movs	r3, #0
 80047cc:	637b      	str	r3, [r7, #52]	; 0x34
 80047ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80047d2:	4622      	mov	r2, r4
 80047d4:	462b      	mov	r3, r5
 80047d6:	f04f 0000 	mov.w	r0, #0
 80047da:	f04f 0100 	mov.w	r1, #0
 80047de:	0159      	lsls	r1, r3, #5
 80047e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047e4:	0150      	lsls	r0, r2, #5
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4621      	mov	r1, r4
 80047ec:	1a51      	subs	r1, r2, r1
 80047ee:	6139      	str	r1, [r7, #16]
 80047f0:	4629      	mov	r1, r5
 80047f2:	eb63 0301 	sbc.w	r3, r3, r1
 80047f6:	617b      	str	r3, [r7, #20]
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004804:	4659      	mov	r1, fp
 8004806:	018b      	lsls	r3, r1, #6
 8004808:	4651      	mov	r1, sl
 800480a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800480e:	4651      	mov	r1, sl
 8004810:	018a      	lsls	r2, r1, #6
 8004812:	4651      	mov	r1, sl
 8004814:	ebb2 0801 	subs.w	r8, r2, r1
 8004818:	4659      	mov	r1, fp
 800481a:	eb63 0901 	sbc.w	r9, r3, r1
 800481e:	f04f 0200 	mov.w	r2, #0
 8004822:	f04f 0300 	mov.w	r3, #0
 8004826:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800482a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800482e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004832:	4690      	mov	r8, r2
 8004834:	4699      	mov	r9, r3
 8004836:	4623      	mov	r3, r4
 8004838:	eb18 0303 	adds.w	r3, r8, r3
 800483c:	60bb      	str	r3, [r7, #8]
 800483e:	462b      	mov	r3, r5
 8004840:	eb49 0303 	adc.w	r3, r9, r3
 8004844:	60fb      	str	r3, [r7, #12]
 8004846:	f04f 0200 	mov.w	r2, #0
 800484a:	f04f 0300 	mov.w	r3, #0
 800484e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004852:	4629      	mov	r1, r5
 8004854:	024b      	lsls	r3, r1, #9
 8004856:	4621      	mov	r1, r4
 8004858:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800485c:	4621      	mov	r1, r4
 800485e:	024a      	lsls	r2, r1, #9
 8004860:	4610      	mov	r0, r2
 8004862:	4619      	mov	r1, r3
 8004864:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004866:	2200      	movs	r2, #0
 8004868:	62bb      	str	r3, [r7, #40]	; 0x28
 800486a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800486c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004870:	f7fc fa12 	bl	8000c98 <__aeabi_uldivmod>
 8004874:	4602      	mov	r2, r0
 8004876:	460b      	mov	r3, r1
 8004878:	4613      	mov	r3, r2
 800487a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800487c:	e058      	b.n	8004930 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800487e:	4b38      	ldr	r3, [pc, #224]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	099b      	lsrs	r3, r3, #6
 8004884:	2200      	movs	r2, #0
 8004886:	4618      	mov	r0, r3
 8004888:	4611      	mov	r1, r2
 800488a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800488e:	623b      	str	r3, [r7, #32]
 8004890:	2300      	movs	r3, #0
 8004892:	627b      	str	r3, [r7, #36]	; 0x24
 8004894:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004898:	4642      	mov	r2, r8
 800489a:	464b      	mov	r3, r9
 800489c:	f04f 0000 	mov.w	r0, #0
 80048a0:	f04f 0100 	mov.w	r1, #0
 80048a4:	0159      	lsls	r1, r3, #5
 80048a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048aa:	0150      	lsls	r0, r2, #5
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	4641      	mov	r1, r8
 80048b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80048b6:	4649      	mov	r1, r9
 80048b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048d0:	ebb2 040a 	subs.w	r4, r2, sl
 80048d4:	eb63 050b 	sbc.w	r5, r3, fp
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	00eb      	lsls	r3, r5, #3
 80048e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048e6:	00e2      	lsls	r2, r4, #3
 80048e8:	4614      	mov	r4, r2
 80048ea:	461d      	mov	r5, r3
 80048ec:	4643      	mov	r3, r8
 80048ee:	18e3      	adds	r3, r4, r3
 80048f0:	603b      	str	r3, [r7, #0]
 80048f2:	464b      	mov	r3, r9
 80048f4:	eb45 0303 	adc.w	r3, r5, r3
 80048f8:	607b      	str	r3, [r7, #4]
 80048fa:	f04f 0200 	mov.w	r2, #0
 80048fe:	f04f 0300 	mov.w	r3, #0
 8004902:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004906:	4629      	mov	r1, r5
 8004908:	028b      	lsls	r3, r1, #10
 800490a:	4621      	mov	r1, r4
 800490c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004910:	4621      	mov	r1, r4
 8004912:	028a      	lsls	r2, r1, #10
 8004914:	4610      	mov	r0, r2
 8004916:	4619      	mov	r1, r3
 8004918:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800491a:	2200      	movs	r2, #0
 800491c:	61bb      	str	r3, [r7, #24]
 800491e:	61fa      	str	r2, [r7, #28]
 8004920:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004924:	f7fc f9b8 	bl	8000c98 <__aeabi_uldivmod>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	4613      	mov	r3, r2
 800492e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004930:	4b0b      	ldr	r3, [pc, #44]	; (8004960 <HAL_RCC_GetSysClockFreq+0x200>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	0c1b      	lsrs	r3, r3, #16
 8004936:	f003 0303 	and.w	r3, r3, #3
 800493a:	3301      	adds	r3, #1
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004940:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004942:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004944:	fbb2 f3f3 	udiv	r3, r2, r3
 8004948:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800494a:	e002      	b.n	8004952 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800494c:	4b05      	ldr	r3, [pc, #20]	; (8004964 <HAL_RCC_GetSysClockFreq+0x204>)
 800494e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004954:	4618      	mov	r0, r3
 8004956:	3750      	adds	r7, #80	; 0x50
 8004958:	46bd      	mov	sp, r7
 800495a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800495e:	bf00      	nop
 8004960:	40023800 	.word	0x40023800
 8004964:	00f42400 	.word	0x00f42400
 8004968:	007a1200 	.word	0x007a1200

0800496c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004970:	4b03      	ldr	r3, [pc, #12]	; (8004980 <HAL_RCC_GetHCLKFreq+0x14>)
 8004972:	681b      	ldr	r3, [r3, #0]
}
 8004974:	4618      	mov	r0, r3
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	20000000 	.word	0x20000000

08004984 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004988:	f7ff fff0 	bl	800496c <HAL_RCC_GetHCLKFreq>
 800498c:	4602      	mov	r2, r0
 800498e:	4b05      	ldr	r3, [pc, #20]	; (80049a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	0a9b      	lsrs	r3, r3, #10
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	4903      	ldr	r1, [pc, #12]	; (80049a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800499a:	5ccb      	ldrb	r3, [r1, r3]
 800499c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	40023800 	.word	0x40023800
 80049a8:	08008498 	.word	0x08008498

080049ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049b0:	f7ff ffdc 	bl	800496c <HAL_RCC_GetHCLKFreq>
 80049b4:	4602      	mov	r2, r0
 80049b6:	4b05      	ldr	r3, [pc, #20]	; (80049cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	0b5b      	lsrs	r3, r3, #13
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	4903      	ldr	r1, [pc, #12]	; (80049d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049c2:	5ccb      	ldrb	r3, [r1, r3]
 80049c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40023800 	.word	0x40023800
 80049d0:	08008498 	.word	0x08008498

080049d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e041      	b.n	8004a6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d106      	bne.n	8004a00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fc fc9c 	bl	8001338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2202      	movs	r2, #2
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4619      	mov	r1, r3
 8004a12:	4610      	mov	r0, r2
 8004a14:	f000 f9c0 	bl	8004d98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d001      	beq.n	8004a8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e044      	b.n	8004b16 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0201 	orr.w	r2, r2, #1
 8004aa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a1e      	ldr	r2, [pc, #120]	; (8004b24 <HAL_TIM_Base_Start_IT+0xb0>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d018      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x6c>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab6:	d013      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a1a      	ldr	r2, [pc, #104]	; (8004b28 <HAL_TIM_Base_Start_IT+0xb4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d00e      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a19      	ldr	r2, [pc, #100]	; (8004b2c <HAL_TIM_Base_Start_IT+0xb8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d009      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x6c>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a17      	ldr	r2, [pc, #92]	; (8004b30 <HAL_TIM_Base_Start_IT+0xbc>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_TIM_Base_Start_IT+0x6c>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a16      	ldr	r2, [pc, #88]	; (8004b34 <HAL_TIM_Base_Start_IT+0xc0>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d111      	bne.n	8004b04 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f003 0307 	and.w	r3, r3, #7
 8004aea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b06      	cmp	r3, #6
 8004af0:	d010      	beq.n	8004b14 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f042 0201 	orr.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b02:	e007      	b.n	8004b14 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	40010000 	.word	0x40010000
 8004b28:	40000400 	.word	0x40000400
 8004b2c:	40000800 	.word	0x40000800
 8004b30:	40000c00 	.word	0x40000c00
 8004b34:	40014000 	.word	0x40014000

08004b38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d122      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d11b      	bne.n	8004b94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0202 	mvn.w	r2, #2
 8004b64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f8ee 	bl	8004d5c <HAL_TIM_IC_CaptureCallback>
 8004b80:	e005      	b.n	8004b8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f8e0 	bl	8004d48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f8f1 	bl	8004d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	f003 0304 	and.w	r3, r3, #4
 8004b9e:	2b04      	cmp	r3, #4
 8004ba0:	d122      	bne.n	8004be8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
 8004bac:	2b04      	cmp	r3, #4
 8004bae:	d11b      	bne.n	8004be8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0204 	mvn.w	r2, #4
 8004bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2202      	movs	r2, #2
 8004bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 f8c4 	bl	8004d5c <HAL_TIM_IC_CaptureCallback>
 8004bd4:	e005      	b.n	8004be2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f8b6 	bl	8004d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f8c7 	bl	8004d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	f003 0308 	and.w	r3, r3, #8
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d122      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d11b      	bne.n	8004c3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f06f 0208 	mvn.w	r2, #8
 8004c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2204      	movs	r2, #4
 8004c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f003 0303 	and.w	r3, r3, #3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f89a 	bl	8004d5c <HAL_TIM_IC_CaptureCallback>
 8004c28:	e005      	b.n	8004c36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f88c 	bl	8004d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f89d 	bl	8004d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	f003 0310 	and.w	r3, r3, #16
 8004c46:	2b10      	cmp	r3, #16
 8004c48:	d122      	bne.n	8004c90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	f003 0310 	and.w	r3, r3, #16
 8004c54:	2b10      	cmp	r3, #16
 8004c56:	d11b      	bne.n	8004c90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f06f 0210 	mvn.w	r2, #16
 8004c60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2208      	movs	r2, #8
 8004c66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d003      	beq.n	8004c7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f870 	bl	8004d5c <HAL_TIM_IC_CaptureCallback>
 8004c7c:	e005      	b.n	8004c8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f862 	bl	8004d48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f873 	bl	8004d70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	691b      	ldr	r3, [r3, #16]
 8004c96:	f003 0301 	and.w	r3, r3, #1
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d10e      	bne.n	8004cbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d107      	bne.n	8004cbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f06f 0201 	mvn.w	r2, #1
 8004cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7fc fde2 	bl	8001880 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc6:	2b80      	cmp	r3, #128	; 0x80
 8004cc8:	d10e      	bne.n	8004ce8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd4:	2b80      	cmp	r3, #128	; 0x80
 8004cd6:	d107      	bne.n	8004ce8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f8e2 	bl	8004eac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf2:	2b40      	cmp	r3, #64	; 0x40
 8004cf4:	d10e      	bne.n	8004d14 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d00:	2b40      	cmp	r3, #64	; 0x40
 8004d02:	d107      	bne.n	8004d14 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f838 	bl	8004d84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f003 0320 	and.w	r3, r3, #32
 8004d1e:	2b20      	cmp	r3, #32
 8004d20:	d10e      	bne.n	8004d40 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	f003 0320 	and.w	r3, r3, #32
 8004d2c:	2b20      	cmp	r3, #32
 8004d2e:	d107      	bne.n	8004d40 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f06f 0220 	mvn.w	r2, #32
 8004d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f000 f8ac 	bl	8004e98 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d40:	bf00      	nop
 8004d42:	3708      	adds	r7, #8
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b085      	sub	sp, #20
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a34      	ldr	r2, [pc, #208]	; (8004e7c <TIM_Base_SetConfig+0xe4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00f      	beq.n	8004dd0 <TIM_Base_SetConfig+0x38>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004db6:	d00b      	beq.n	8004dd0 <TIM_Base_SetConfig+0x38>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a31      	ldr	r2, [pc, #196]	; (8004e80 <TIM_Base_SetConfig+0xe8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d007      	beq.n	8004dd0 <TIM_Base_SetConfig+0x38>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a30      	ldr	r2, [pc, #192]	; (8004e84 <TIM_Base_SetConfig+0xec>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d003      	beq.n	8004dd0 <TIM_Base_SetConfig+0x38>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	4a2f      	ldr	r2, [pc, #188]	; (8004e88 <TIM_Base_SetConfig+0xf0>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d108      	bne.n	8004de2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a25      	ldr	r2, [pc, #148]	; (8004e7c <TIM_Base_SetConfig+0xe4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d01b      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df0:	d017      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a22      	ldr	r2, [pc, #136]	; (8004e80 <TIM_Base_SetConfig+0xe8>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d013      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a21      	ldr	r2, [pc, #132]	; (8004e84 <TIM_Base_SetConfig+0xec>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d00f      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a20      	ldr	r2, [pc, #128]	; (8004e88 <TIM_Base_SetConfig+0xf0>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d00b      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a1f      	ldr	r2, [pc, #124]	; (8004e8c <TIM_Base_SetConfig+0xf4>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d007      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a1e      	ldr	r2, [pc, #120]	; (8004e90 <TIM_Base_SetConfig+0xf8>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d003      	beq.n	8004e22 <TIM_Base_SetConfig+0x8a>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a1d      	ldr	r2, [pc, #116]	; (8004e94 <TIM_Base_SetConfig+0xfc>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d108      	bne.n	8004e34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a08      	ldr	r2, [pc, #32]	; (8004e7c <TIM_Base_SetConfig+0xe4>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d103      	bne.n	8004e68 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	691a      	ldr	r2, [r3, #16]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	615a      	str	r2, [r3, #20]
}
 8004e6e:	bf00      	nop
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40010000 	.word	0x40010000
 8004e80:	40000400 	.word	0x40000400
 8004e84:	40000800 	.word	0x40000800
 8004e88:	40000c00 	.word	0x40000c00
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	40014400 	.word	0x40014400
 8004e94:	40014800 	.word	0x40014800

08004e98 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e03f      	b.n	8004f52 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d106      	bne.n	8004eec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7fc fa4e 	bl	8001388 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2224      	movs	r2, #36	; 0x24
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f000 f929 	bl	800515c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695a      	ldr	r2, [r3, #20]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004f38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f50:	2300      	movs	r3, #0
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b08a      	sub	sp, #40	; 0x28
 8004f5e:	af02      	add	r7, sp, #8
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	603b      	str	r3, [r7, #0]
 8004f66:	4613      	mov	r3, r2
 8004f68:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b20      	cmp	r3, #32
 8004f78:	d17c      	bne.n	8005074 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_UART_Transmit+0x2c>
 8004f80:	88fb      	ldrh	r3, [r7, #6]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e075      	b.n	8005076 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d101      	bne.n	8004f98 <HAL_UART_Transmit+0x3e>
 8004f94:	2302      	movs	r3, #2
 8004f96:	e06e      	b.n	8005076 <HAL_UART_Transmit+0x11c>
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2221      	movs	r2, #33	; 0x21
 8004faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fae:	f7fd fc27 	bl	8002800 <HAL_GetTick>
 8004fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	88fa      	ldrh	r2, [r7, #6]
 8004fb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	88fa      	ldrh	r2, [r7, #6]
 8004fbe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc8:	d108      	bne.n	8004fdc <HAL_UART_Transmit+0x82>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d104      	bne.n	8004fdc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	61bb      	str	r3, [r7, #24]
 8004fda:	e003      	b.n	8004fe4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004fec:	e02a      	b.n	8005044 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	2180      	movs	r1, #128	; 0x80
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 f840 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e036      	b.n	8005076 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10b      	bne.n	8005026 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	881b      	ldrh	r3, [r3, #0]
 8005012:	461a      	mov	r2, r3
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800501c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	3302      	adds	r3, #2
 8005022:	61bb      	str	r3, [r7, #24]
 8005024:	e007      	b.n	8005036 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	781a      	ldrb	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	3301      	adds	r3, #1
 8005034:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800503a:	b29b      	uxth	r3, r3
 800503c:	3b01      	subs	r3, #1
 800503e:	b29a      	uxth	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1cf      	bne.n	8004fee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	2200      	movs	r2, #0
 8005056:	2140      	movs	r1, #64	; 0x40
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f810 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d001      	beq.n	8005068 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e006      	b.n	8005076 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005070:	2300      	movs	r3, #0
 8005072:	e000      	b.n	8005076 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005074:	2302      	movs	r3, #2
  }
}
 8005076:	4618      	mov	r0, r3
 8005078:	3720      	adds	r7, #32
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b090      	sub	sp, #64	; 0x40
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	603b      	str	r3, [r7, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800508e:	e050      	b.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005090:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005096:	d04c      	beq.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005098:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800509a:	2b00      	cmp	r3, #0
 800509c:	d007      	beq.n	80050ae <UART_WaitOnFlagUntilTimeout+0x30>
 800509e:	f7fd fbaf 	bl	8002800 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d241      	bcs.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	330c      	adds	r3, #12
 80050b4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	330c      	adds	r3, #12
 80050cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80050ce:	637a      	str	r2, [r7, #52]	; 0x34
 80050d0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80050dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e5      	bne.n	80050ae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3314      	adds	r3, #20
 80050e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	e853 3f00 	ldrex	r3, [r3]
 80050f0:	613b      	str	r3, [r7, #16]
   return(result);
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	f023 0301 	bic.w	r3, r3, #1
 80050f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3314      	adds	r3, #20
 8005100:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005102:	623a      	str	r2, [r7, #32]
 8005104:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005106:	69f9      	ldr	r1, [r7, #28]
 8005108:	6a3a      	ldr	r2, [r7, #32]
 800510a:	e841 2300 	strex	r3, r2, [r1]
 800510e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1e5      	bne.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e00f      	b.n	8005152 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	4013      	ands	r3, r2
 800513c:	68ba      	ldr	r2, [r7, #8]
 800513e:	429a      	cmp	r2, r3
 8005140:	bf0c      	ite	eq
 8005142:	2301      	moveq	r3, #1
 8005144:	2300      	movne	r3, #0
 8005146:	b2db      	uxtb	r3, r3
 8005148:	461a      	mov	r2, r3
 800514a:	79fb      	ldrb	r3, [r7, #7]
 800514c:	429a      	cmp	r2, r3
 800514e:	d09f      	beq.n	8005090 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3740      	adds	r7, #64	; 0x40
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
	...

0800515c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800515c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005160:	b0c0      	sub	sp, #256	; 0x100
 8005162:	af00      	add	r7, sp, #0
 8005164:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005178:	68d9      	ldr	r1, [r3, #12]
 800517a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	ea40 0301 	orr.w	r3, r0, r1
 8005184:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800518a:	689a      	ldr	r2, [r3, #8]
 800518c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	431a      	orrs	r2, r3
 8005194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	431a      	orrs	r2, r3
 800519c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051a0:	69db      	ldr	r3, [r3, #28]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80051a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80051b4:	f021 010c 	bic.w	r1, r1, #12
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80051c2:	430b      	orrs	r3, r1
 80051c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80051d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051d6:	6999      	ldr	r1, [r3, #24]
 80051d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	ea40 0301 	orr.w	r3, r0, r1
 80051e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80051e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	4b8f      	ldr	r3, [pc, #572]	; (8005428 <UART_SetConfig+0x2cc>)
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d005      	beq.n	80051fc <UART_SetConfig+0xa0>
 80051f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	4b8d      	ldr	r3, [pc, #564]	; (800542c <UART_SetConfig+0x2d0>)
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d104      	bne.n	8005206 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80051fc:	f7ff fbd6 	bl	80049ac <HAL_RCC_GetPCLK2Freq>
 8005200:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005204:	e003      	b.n	800520e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005206:	f7ff fbbd 	bl	8004984 <HAL_RCC_GetPCLK1Freq>
 800520a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800520e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005218:	f040 810c 	bne.w	8005434 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800521c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005220:	2200      	movs	r2, #0
 8005222:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005226:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800522a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800522e:	4622      	mov	r2, r4
 8005230:	462b      	mov	r3, r5
 8005232:	1891      	adds	r1, r2, r2
 8005234:	65b9      	str	r1, [r7, #88]	; 0x58
 8005236:	415b      	adcs	r3, r3
 8005238:	65fb      	str	r3, [r7, #92]	; 0x5c
 800523a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800523e:	4621      	mov	r1, r4
 8005240:	eb12 0801 	adds.w	r8, r2, r1
 8005244:	4629      	mov	r1, r5
 8005246:	eb43 0901 	adc.w	r9, r3, r1
 800524a:	f04f 0200 	mov.w	r2, #0
 800524e:	f04f 0300 	mov.w	r3, #0
 8005252:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005256:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800525a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800525e:	4690      	mov	r8, r2
 8005260:	4699      	mov	r9, r3
 8005262:	4623      	mov	r3, r4
 8005264:	eb18 0303 	adds.w	r3, r8, r3
 8005268:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800526c:	462b      	mov	r3, r5
 800526e:	eb49 0303 	adc.w	r3, r9, r3
 8005272:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800527a:	685b      	ldr	r3, [r3, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005282:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005286:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800528a:	460b      	mov	r3, r1
 800528c:	18db      	adds	r3, r3, r3
 800528e:	653b      	str	r3, [r7, #80]	; 0x50
 8005290:	4613      	mov	r3, r2
 8005292:	eb42 0303 	adc.w	r3, r2, r3
 8005296:	657b      	str	r3, [r7, #84]	; 0x54
 8005298:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800529c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80052a0:	f7fb fcfa 	bl	8000c98 <__aeabi_uldivmod>
 80052a4:	4602      	mov	r2, r0
 80052a6:	460b      	mov	r3, r1
 80052a8:	4b61      	ldr	r3, [pc, #388]	; (8005430 <UART_SetConfig+0x2d4>)
 80052aa:	fba3 2302 	umull	r2, r3, r3, r2
 80052ae:	095b      	lsrs	r3, r3, #5
 80052b0:	011c      	lsls	r4, r3, #4
 80052b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052b6:	2200      	movs	r2, #0
 80052b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80052c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80052c4:	4642      	mov	r2, r8
 80052c6:	464b      	mov	r3, r9
 80052c8:	1891      	adds	r1, r2, r2
 80052ca:	64b9      	str	r1, [r7, #72]	; 0x48
 80052cc:	415b      	adcs	r3, r3
 80052ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80052d4:	4641      	mov	r1, r8
 80052d6:	eb12 0a01 	adds.w	sl, r2, r1
 80052da:	4649      	mov	r1, r9
 80052dc:	eb43 0b01 	adc.w	fp, r3, r1
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80052ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80052f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80052f4:	4692      	mov	sl, r2
 80052f6:	469b      	mov	fp, r3
 80052f8:	4643      	mov	r3, r8
 80052fa:	eb1a 0303 	adds.w	r3, sl, r3
 80052fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005302:	464b      	mov	r3, r9
 8005304:	eb4b 0303 	adc.w	r3, fp, r3
 8005308:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800530c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005318:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800531c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005320:	460b      	mov	r3, r1
 8005322:	18db      	adds	r3, r3, r3
 8005324:	643b      	str	r3, [r7, #64]	; 0x40
 8005326:	4613      	mov	r3, r2
 8005328:	eb42 0303 	adc.w	r3, r2, r3
 800532c:	647b      	str	r3, [r7, #68]	; 0x44
 800532e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005332:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005336:	f7fb fcaf 	bl	8000c98 <__aeabi_uldivmod>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4611      	mov	r1, r2
 8005340:	4b3b      	ldr	r3, [pc, #236]	; (8005430 <UART_SetConfig+0x2d4>)
 8005342:	fba3 2301 	umull	r2, r3, r3, r1
 8005346:	095b      	lsrs	r3, r3, #5
 8005348:	2264      	movs	r2, #100	; 0x64
 800534a:	fb02 f303 	mul.w	r3, r2, r3
 800534e:	1acb      	subs	r3, r1, r3
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005356:	4b36      	ldr	r3, [pc, #216]	; (8005430 <UART_SetConfig+0x2d4>)
 8005358:	fba3 2302 	umull	r2, r3, r3, r2
 800535c:	095b      	lsrs	r3, r3, #5
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005364:	441c      	add	r4, r3
 8005366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800536a:	2200      	movs	r2, #0
 800536c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005370:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005374:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005378:	4642      	mov	r2, r8
 800537a:	464b      	mov	r3, r9
 800537c:	1891      	adds	r1, r2, r2
 800537e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005380:	415b      	adcs	r3, r3
 8005382:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005384:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005388:	4641      	mov	r1, r8
 800538a:	1851      	adds	r1, r2, r1
 800538c:	6339      	str	r1, [r7, #48]	; 0x30
 800538e:	4649      	mov	r1, r9
 8005390:	414b      	adcs	r3, r1
 8005392:	637b      	str	r3, [r7, #52]	; 0x34
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80053a0:	4659      	mov	r1, fp
 80053a2:	00cb      	lsls	r3, r1, #3
 80053a4:	4651      	mov	r1, sl
 80053a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053aa:	4651      	mov	r1, sl
 80053ac:	00ca      	lsls	r2, r1, #3
 80053ae:	4610      	mov	r0, r2
 80053b0:	4619      	mov	r1, r3
 80053b2:	4603      	mov	r3, r0
 80053b4:	4642      	mov	r2, r8
 80053b6:	189b      	adds	r3, r3, r2
 80053b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80053bc:	464b      	mov	r3, r9
 80053be:	460a      	mov	r2, r1
 80053c0:	eb42 0303 	adc.w	r3, r2, r3
 80053c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80053c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80053d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80053d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80053dc:	460b      	mov	r3, r1
 80053de:	18db      	adds	r3, r3, r3
 80053e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80053e2:	4613      	mov	r3, r2
 80053e4:	eb42 0303 	adc.w	r3, r2, r3
 80053e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80053ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80053f2:	f7fb fc51 	bl	8000c98 <__aeabi_uldivmod>
 80053f6:	4602      	mov	r2, r0
 80053f8:	460b      	mov	r3, r1
 80053fa:	4b0d      	ldr	r3, [pc, #52]	; (8005430 <UART_SetConfig+0x2d4>)
 80053fc:	fba3 1302 	umull	r1, r3, r3, r2
 8005400:	095b      	lsrs	r3, r3, #5
 8005402:	2164      	movs	r1, #100	; 0x64
 8005404:	fb01 f303 	mul.w	r3, r1, r3
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	00db      	lsls	r3, r3, #3
 800540c:	3332      	adds	r3, #50	; 0x32
 800540e:	4a08      	ldr	r2, [pc, #32]	; (8005430 <UART_SetConfig+0x2d4>)
 8005410:	fba2 2303 	umull	r2, r3, r2, r3
 8005414:	095b      	lsrs	r3, r3, #5
 8005416:	f003 0207 	and.w	r2, r3, #7
 800541a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4422      	add	r2, r4
 8005422:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005424:	e106      	b.n	8005634 <UART_SetConfig+0x4d8>
 8005426:	bf00      	nop
 8005428:	40011000 	.word	0x40011000
 800542c:	40011400 	.word	0x40011400
 8005430:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005438:	2200      	movs	r2, #0
 800543a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800543e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005442:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005446:	4642      	mov	r2, r8
 8005448:	464b      	mov	r3, r9
 800544a:	1891      	adds	r1, r2, r2
 800544c:	6239      	str	r1, [r7, #32]
 800544e:	415b      	adcs	r3, r3
 8005450:	627b      	str	r3, [r7, #36]	; 0x24
 8005452:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005456:	4641      	mov	r1, r8
 8005458:	1854      	adds	r4, r2, r1
 800545a:	4649      	mov	r1, r9
 800545c:	eb43 0501 	adc.w	r5, r3, r1
 8005460:	f04f 0200 	mov.w	r2, #0
 8005464:	f04f 0300 	mov.w	r3, #0
 8005468:	00eb      	lsls	r3, r5, #3
 800546a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800546e:	00e2      	lsls	r2, r4, #3
 8005470:	4614      	mov	r4, r2
 8005472:	461d      	mov	r5, r3
 8005474:	4643      	mov	r3, r8
 8005476:	18e3      	adds	r3, r4, r3
 8005478:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800547c:	464b      	mov	r3, r9
 800547e:	eb45 0303 	adc.w	r3, r5, r3
 8005482:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005492:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	f04f 0300 	mov.w	r3, #0
 800549e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80054a2:	4629      	mov	r1, r5
 80054a4:	008b      	lsls	r3, r1, #2
 80054a6:	4621      	mov	r1, r4
 80054a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054ac:	4621      	mov	r1, r4
 80054ae:	008a      	lsls	r2, r1, #2
 80054b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80054b4:	f7fb fbf0 	bl	8000c98 <__aeabi_uldivmod>
 80054b8:	4602      	mov	r2, r0
 80054ba:	460b      	mov	r3, r1
 80054bc:	4b60      	ldr	r3, [pc, #384]	; (8005640 <UART_SetConfig+0x4e4>)
 80054be:	fba3 2302 	umull	r2, r3, r3, r2
 80054c2:	095b      	lsrs	r3, r3, #5
 80054c4:	011c      	lsls	r4, r3, #4
 80054c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054ca:	2200      	movs	r2, #0
 80054cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80054d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80054d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80054d8:	4642      	mov	r2, r8
 80054da:	464b      	mov	r3, r9
 80054dc:	1891      	adds	r1, r2, r2
 80054de:	61b9      	str	r1, [r7, #24]
 80054e0:	415b      	adcs	r3, r3
 80054e2:	61fb      	str	r3, [r7, #28]
 80054e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054e8:	4641      	mov	r1, r8
 80054ea:	1851      	adds	r1, r2, r1
 80054ec:	6139      	str	r1, [r7, #16]
 80054ee:	4649      	mov	r1, r9
 80054f0:	414b      	adcs	r3, r1
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	f04f 0200 	mov.w	r2, #0
 80054f8:	f04f 0300 	mov.w	r3, #0
 80054fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005500:	4659      	mov	r1, fp
 8005502:	00cb      	lsls	r3, r1, #3
 8005504:	4651      	mov	r1, sl
 8005506:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800550a:	4651      	mov	r1, sl
 800550c:	00ca      	lsls	r2, r1, #3
 800550e:	4610      	mov	r0, r2
 8005510:	4619      	mov	r1, r3
 8005512:	4603      	mov	r3, r0
 8005514:	4642      	mov	r2, r8
 8005516:	189b      	adds	r3, r3, r2
 8005518:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800551c:	464b      	mov	r3, r9
 800551e:	460a      	mov	r2, r1
 8005520:	eb42 0303 	adc.w	r3, r2, r3
 8005524:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	67bb      	str	r3, [r7, #120]	; 0x78
 8005532:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005540:	4649      	mov	r1, r9
 8005542:	008b      	lsls	r3, r1, #2
 8005544:	4641      	mov	r1, r8
 8005546:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800554a:	4641      	mov	r1, r8
 800554c:	008a      	lsls	r2, r1, #2
 800554e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005552:	f7fb fba1 	bl	8000c98 <__aeabi_uldivmod>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4611      	mov	r1, r2
 800555c:	4b38      	ldr	r3, [pc, #224]	; (8005640 <UART_SetConfig+0x4e4>)
 800555e:	fba3 2301 	umull	r2, r3, r3, r1
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	2264      	movs	r2, #100	; 0x64
 8005566:	fb02 f303 	mul.w	r3, r2, r3
 800556a:	1acb      	subs	r3, r1, r3
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	3332      	adds	r3, #50	; 0x32
 8005570:	4a33      	ldr	r2, [pc, #204]	; (8005640 <UART_SetConfig+0x4e4>)
 8005572:	fba2 2303 	umull	r2, r3, r2, r3
 8005576:	095b      	lsrs	r3, r3, #5
 8005578:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800557c:	441c      	add	r4, r3
 800557e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005582:	2200      	movs	r2, #0
 8005584:	673b      	str	r3, [r7, #112]	; 0x70
 8005586:	677a      	str	r2, [r7, #116]	; 0x74
 8005588:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800558c:	4642      	mov	r2, r8
 800558e:	464b      	mov	r3, r9
 8005590:	1891      	adds	r1, r2, r2
 8005592:	60b9      	str	r1, [r7, #8]
 8005594:	415b      	adcs	r3, r3
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800559c:	4641      	mov	r1, r8
 800559e:	1851      	adds	r1, r2, r1
 80055a0:	6039      	str	r1, [r7, #0]
 80055a2:	4649      	mov	r1, r9
 80055a4:	414b      	adcs	r3, r1
 80055a6:	607b      	str	r3, [r7, #4]
 80055a8:	f04f 0200 	mov.w	r2, #0
 80055ac:	f04f 0300 	mov.w	r3, #0
 80055b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80055b4:	4659      	mov	r1, fp
 80055b6:	00cb      	lsls	r3, r1, #3
 80055b8:	4651      	mov	r1, sl
 80055ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055be:	4651      	mov	r1, sl
 80055c0:	00ca      	lsls	r2, r1, #3
 80055c2:	4610      	mov	r0, r2
 80055c4:	4619      	mov	r1, r3
 80055c6:	4603      	mov	r3, r0
 80055c8:	4642      	mov	r2, r8
 80055ca:	189b      	adds	r3, r3, r2
 80055cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80055ce:	464b      	mov	r3, r9
 80055d0:	460a      	mov	r2, r1
 80055d2:	eb42 0303 	adc.w	r3, r2, r3
 80055d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	663b      	str	r3, [r7, #96]	; 0x60
 80055e2:	667a      	str	r2, [r7, #100]	; 0x64
 80055e4:	f04f 0200 	mov.w	r2, #0
 80055e8:	f04f 0300 	mov.w	r3, #0
 80055ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80055f0:	4649      	mov	r1, r9
 80055f2:	008b      	lsls	r3, r1, #2
 80055f4:	4641      	mov	r1, r8
 80055f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055fa:	4641      	mov	r1, r8
 80055fc:	008a      	lsls	r2, r1, #2
 80055fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005602:	f7fb fb49 	bl	8000c98 <__aeabi_uldivmod>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4b0d      	ldr	r3, [pc, #52]	; (8005640 <UART_SetConfig+0x4e4>)
 800560c:	fba3 1302 	umull	r1, r3, r3, r2
 8005610:	095b      	lsrs	r3, r3, #5
 8005612:	2164      	movs	r1, #100	; 0x64
 8005614:	fb01 f303 	mul.w	r3, r1, r3
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	011b      	lsls	r3, r3, #4
 800561c:	3332      	adds	r3, #50	; 0x32
 800561e:	4a08      	ldr	r2, [pc, #32]	; (8005640 <UART_SetConfig+0x4e4>)
 8005620:	fba2 2303 	umull	r2, r3, r2, r3
 8005624:	095b      	lsrs	r3, r3, #5
 8005626:	f003 020f 	and.w	r2, r3, #15
 800562a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4422      	add	r2, r4
 8005632:	609a      	str	r2, [r3, #8]
}
 8005634:	bf00      	nop
 8005636:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800563a:	46bd      	mov	sp, r7
 800563c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005640:	51eb851f 	.word	0x51eb851f

08005644 <__cvt>:
 8005644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005648:	ec55 4b10 	vmov	r4, r5, d0
 800564c:	2d00      	cmp	r5, #0
 800564e:	460e      	mov	r6, r1
 8005650:	4619      	mov	r1, r3
 8005652:	462b      	mov	r3, r5
 8005654:	bfbb      	ittet	lt
 8005656:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800565a:	461d      	movlt	r5, r3
 800565c:	2300      	movge	r3, #0
 800565e:	232d      	movlt	r3, #45	; 0x2d
 8005660:	700b      	strb	r3, [r1, #0]
 8005662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005664:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005668:	4691      	mov	r9, r2
 800566a:	f023 0820 	bic.w	r8, r3, #32
 800566e:	bfbc      	itt	lt
 8005670:	4622      	movlt	r2, r4
 8005672:	4614      	movlt	r4, r2
 8005674:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005678:	d005      	beq.n	8005686 <__cvt+0x42>
 800567a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800567e:	d100      	bne.n	8005682 <__cvt+0x3e>
 8005680:	3601      	adds	r6, #1
 8005682:	2102      	movs	r1, #2
 8005684:	e000      	b.n	8005688 <__cvt+0x44>
 8005686:	2103      	movs	r1, #3
 8005688:	ab03      	add	r3, sp, #12
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	ab02      	add	r3, sp, #8
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	ec45 4b10 	vmov	d0, r4, r5
 8005694:	4653      	mov	r3, sl
 8005696:	4632      	mov	r2, r6
 8005698:	f000 fe6a 	bl	8006370 <_dtoa_r>
 800569c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80056a0:	4607      	mov	r7, r0
 80056a2:	d102      	bne.n	80056aa <__cvt+0x66>
 80056a4:	f019 0f01 	tst.w	r9, #1
 80056a8:	d022      	beq.n	80056f0 <__cvt+0xac>
 80056aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80056ae:	eb07 0906 	add.w	r9, r7, r6
 80056b2:	d110      	bne.n	80056d6 <__cvt+0x92>
 80056b4:	783b      	ldrb	r3, [r7, #0]
 80056b6:	2b30      	cmp	r3, #48	; 0x30
 80056b8:	d10a      	bne.n	80056d0 <__cvt+0x8c>
 80056ba:	2200      	movs	r2, #0
 80056bc:	2300      	movs	r3, #0
 80056be:	4620      	mov	r0, r4
 80056c0:	4629      	mov	r1, r5
 80056c2:	f7fb fa09 	bl	8000ad8 <__aeabi_dcmpeq>
 80056c6:	b918      	cbnz	r0, 80056d0 <__cvt+0x8c>
 80056c8:	f1c6 0601 	rsb	r6, r6, #1
 80056cc:	f8ca 6000 	str.w	r6, [sl]
 80056d0:	f8da 3000 	ldr.w	r3, [sl]
 80056d4:	4499      	add	r9, r3
 80056d6:	2200      	movs	r2, #0
 80056d8:	2300      	movs	r3, #0
 80056da:	4620      	mov	r0, r4
 80056dc:	4629      	mov	r1, r5
 80056de:	f7fb f9fb 	bl	8000ad8 <__aeabi_dcmpeq>
 80056e2:	b108      	cbz	r0, 80056e8 <__cvt+0xa4>
 80056e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80056e8:	2230      	movs	r2, #48	; 0x30
 80056ea:	9b03      	ldr	r3, [sp, #12]
 80056ec:	454b      	cmp	r3, r9
 80056ee:	d307      	bcc.n	8005700 <__cvt+0xbc>
 80056f0:	9b03      	ldr	r3, [sp, #12]
 80056f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056f4:	1bdb      	subs	r3, r3, r7
 80056f6:	4638      	mov	r0, r7
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	b004      	add	sp, #16
 80056fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005700:	1c59      	adds	r1, r3, #1
 8005702:	9103      	str	r1, [sp, #12]
 8005704:	701a      	strb	r2, [r3, #0]
 8005706:	e7f0      	b.n	80056ea <__cvt+0xa6>

08005708 <__exponent>:
 8005708:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800570a:	4603      	mov	r3, r0
 800570c:	2900      	cmp	r1, #0
 800570e:	bfb8      	it	lt
 8005710:	4249      	neglt	r1, r1
 8005712:	f803 2b02 	strb.w	r2, [r3], #2
 8005716:	bfb4      	ite	lt
 8005718:	222d      	movlt	r2, #45	; 0x2d
 800571a:	222b      	movge	r2, #43	; 0x2b
 800571c:	2909      	cmp	r1, #9
 800571e:	7042      	strb	r2, [r0, #1]
 8005720:	dd2a      	ble.n	8005778 <__exponent+0x70>
 8005722:	f10d 0207 	add.w	r2, sp, #7
 8005726:	4617      	mov	r7, r2
 8005728:	260a      	movs	r6, #10
 800572a:	4694      	mov	ip, r2
 800572c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005730:	fb06 1415 	mls	r4, r6, r5, r1
 8005734:	3430      	adds	r4, #48	; 0x30
 8005736:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800573a:	460c      	mov	r4, r1
 800573c:	2c63      	cmp	r4, #99	; 0x63
 800573e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005742:	4629      	mov	r1, r5
 8005744:	dcf1      	bgt.n	800572a <__exponent+0x22>
 8005746:	3130      	adds	r1, #48	; 0x30
 8005748:	f1ac 0402 	sub.w	r4, ip, #2
 800574c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005750:	1c41      	adds	r1, r0, #1
 8005752:	4622      	mov	r2, r4
 8005754:	42ba      	cmp	r2, r7
 8005756:	d30a      	bcc.n	800576e <__exponent+0x66>
 8005758:	f10d 0209 	add.w	r2, sp, #9
 800575c:	eba2 020c 	sub.w	r2, r2, ip
 8005760:	42bc      	cmp	r4, r7
 8005762:	bf88      	it	hi
 8005764:	2200      	movhi	r2, #0
 8005766:	4413      	add	r3, r2
 8005768:	1a18      	subs	r0, r3, r0
 800576a:	b003      	add	sp, #12
 800576c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800576e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005772:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005776:	e7ed      	b.n	8005754 <__exponent+0x4c>
 8005778:	2330      	movs	r3, #48	; 0x30
 800577a:	3130      	adds	r1, #48	; 0x30
 800577c:	7083      	strb	r3, [r0, #2]
 800577e:	70c1      	strb	r1, [r0, #3]
 8005780:	1d03      	adds	r3, r0, #4
 8005782:	e7f1      	b.n	8005768 <__exponent+0x60>

08005784 <_printf_float>:
 8005784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005788:	ed2d 8b02 	vpush	{d8}
 800578c:	b08d      	sub	sp, #52	; 0x34
 800578e:	460c      	mov	r4, r1
 8005790:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005794:	4616      	mov	r6, r2
 8005796:	461f      	mov	r7, r3
 8005798:	4605      	mov	r5, r0
 800579a:	f000 fce7 	bl	800616c <_localeconv_r>
 800579e:	f8d0 a000 	ldr.w	sl, [r0]
 80057a2:	4650      	mov	r0, sl
 80057a4:	f7fa fd6c 	bl	8000280 <strlen>
 80057a8:	2300      	movs	r3, #0
 80057aa:	930a      	str	r3, [sp, #40]	; 0x28
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	9305      	str	r3, [sp, #20]
 80057b0:	f8d8 3000 	ldr.w	r3, [r8]
 80057b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80057b8:	3307      	adds	r3, #7
 80057ba:	f023 0307 	bic.w	r3, r3, #7
 80057be:	f103 0208 	add.w	r2, r3, #8
 80057c2:	f8c8 2000 	str.w	r2, [r8]
 80057c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80057ce:	9307      	str	r3, [sp, #28]
 80057d0:	f8cd 8018 	str.w	r8, [sp, #24]
 80057d4:	ee08 0a10 	vmov	s16, r0
 80057d8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80057dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057e0:	4b9e      	ldr	r3, [pc, #632]	; (8005a5c <_printf_float+0x2d8>)
 80057e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057e6:	f7fb f9a9 	bl	8000b3c <__aeabi_dcmpun>
 80057ea:	bb88      	cbnz	r0, 8005850 <_printf_float+0xcc>
 80057ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057f0:	4b9a      	ldr	r3, [pc, #616]	; (8005a5c <_printf_float+0x2d8>)
 80057f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057f6:	f7fb f983 	bl	8000b00 <__aeabi_dcmple>
 80057fa:	bb48      	cbnz	r0, 8005850 <_printf_float+0xcc>
 80057fc:	2200      	movs	r2, #0
 80057fe:	2300      	movs	r3, #0
 8005800:	4640      	mov	r0, r8
 8005802:	4649      	mov	r1, r9
 8005804:	f7fb f972 	bl	8000aec <__aeabi_dcmplt>
 8005808:	b110      	cbz	r0, 8005810 <_printf_float+0x8c>
 800580a:	232d      	movs	r3, #45	; 0x2d
 800580c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005810:	4a93      	ldr	r2, [pc, #588]	; (8005a60 <_printf_float+0x2dc>)
 8005812:	4b94      	ldr	r3, [pc, #592]	; (8005a64 <_printf_float+0x2e0>)
 8005814:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005818:	bf94      	ite	ls
 800581a:	4690      	movls	r8, r2
 800581c:	4698      	movhi	r8, r3
 800581e:	2303      	movs	r3, #3
 8005820:	6123      	str	r3, [r4, #16]
 8005822:	9b05      	ldr	r3, [sp, #20]
 8005824:	f023 0304 	bic.w	r3, r3, #4
 8005828:	6023      	str	r3, [r4, #0]
 800582a:	f04f 0900 	mov.w	r9, #0
 800582e:	9700      	str	r7, [sp, #0]
 8005830:	4633      	mov	r3, r6
 8005832:	aa0b      	add	r2, sp, #44	; 0x2c
 8005834:	4621      	mov	r1, r4
 8005836:	4628      	mov	r0, r5
 8005838:	f000 f9da 	bl	8005bf0 <_printf_common>
 800583c:	3001      	adds	r0, #1
 800583e:	f040 8090 	bne.w	8005962 <_printf_float+0x1de>
 8005842:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005846:	b00d      	add	sp, #52	; 0x34
 8005848:	ecbd 8b02 	vpop	{d8}
 800584c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005850:	4642      	mov	r2, r8
 8005852:	464b      	mov	r3, r9
 8005854:	4640      	mov	r0, r8
 8005856:	4649      	mov	r1, r9
 8005858:	f7fb f970 	bl	8000b3c <__aeabi_dcmpun>
 800585c:	b140      	cbz	r0, 8005870 <_printf_float+0xec>
 800585e:	464b      	mov	r3, r9
 8005860:	2b00      	cmp	r3, #0
 8005862:	bfbc      	itt	lt
 8005864:	232d      	movlt	r3, #45	; 0x2d
 8005866:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800586a:	4a7f      	ldr	r2, [pc, #508]	; (8005a68 <_printf_float+0x2e4>)
 800586c:	4b7f      	ldr	r3, [pc, #508]	; (8005a6c <_printf_float+0x2e8>)
 800586e:	e7d1      	b.n	8005814 <_printf_float+0x90>
 8005870:	6863      	ldr	r3, [r4, #4]
 8005872:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005876:	9206      	str	r2, [sp, #24]
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	d13f      	bne.n	80058fc <_printf_float+0x178>
 800587c:	2306      	movs	r3, #6
 800587e:	6063      	str	r3, [r4, #4]
 8005880:	9b05      	ldr	r3, [sp, #20]
 8005882:	6861      	ldr	r1, [r4, #4]
 8005884:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005888:	2300      	movs	r3, #0
 800588a:	9303      	str	r3, [sp, #12]
 800588c:	ab0a      	add	r3, sp, #40	; 0x28
 800588e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005892:	ab09      	add	r3, sp, #36	; 0x24
 8005894:	ec49 8b10 	vmov	d0, r8, r9
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	6022      	str	r2, [r4, #0]
 800589c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80058a0:	4628      	mov	r0, r5
 80058a2:	f7ff fecf 	bl	8005644 <__cvt>
 80058a6:	9b06      	ldr	r3, [sp, #24]
 80058a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058aa:	2b47      	cmp	r3, #71	; 0x47
 80058ac:	4680      	mov	r8, r0
 80058ae:	d108      	bne.n	80058c2 <_printf_float+0x13e>
 80058b0:	1cc8      	adds	r0, r1, #3
 80058b2:	db02      	blt.n	80058ba <_printf_float+0x136>
 80058b4:	6863      	ldr	r3, [r4, #4]
 80058b6:	4299      	cmp	r1, r3
 80058b8:	dd41      	ble.n	800593e <_printf_float+0x1ba>
 80058ba:	f1ab 0302 	sub.w	r3, fp, #2
 80058be:	fa5f fb83 	uxtb.w	fp, r3
 80058c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80058c6:	d820      	bhi.n	800590a <_printf_float+0x186>
 80058c8:	3901      	subs	r1, #1
 80058ca:	465a      	mov	r2, fp
 80058cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80058d0:	9109      	str	r1, [sp, #36]	; 0x24
 80058d2:	f7ff ff19 	bl	8005708 <__exponent>
 80058d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058d8:	1813      	adds	r3, r2, r0
 80058da:	2a01      	cmp	r2, #1
 80058dc:	4681      	mov	r9, r0
 80058de:	6123      	str	r3, [r4, #16]
 80058e0:	dc02      	bgt.n	80058e8 <_printf_float+0x164>
 80058e2:	6822      	ldr	r2, [r4, #0]
 80058e4:	07d2      	lsls	r2, r2, #31
 80058e6:	d501      	bpl.n	80058ec <_printf_float+0x168>
 80058e8:	3301      	adds	r3, #1
 80058ea:	6123      	str	r3, [r4, #16]
 80058ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d09c      	beq.n	800582e <_printf_float+0xaa>
 80058f4:	232d      	movs	r3, #45	; 0x2d
 80058f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058fa:	e798      	b.n	800582e <_printf_float+0xaa>
 80058fc:	9a06      	ldr	r2, [sp, #24]
 80058fe:	2a47      	cmp	r2, #71	; 0x47
 8005900:	d1be      	bne.n	8005880 <_printf_float+0xfc>
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1bc      	bne.n	8005880 <_printf_float+0xfc>
 8005906:	2301      	movs	r3, #1
 8005908:	e7b9      	b.n	800587e <_printf_float+0xfa>
 800590a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800590e:	d118      	bne.n	8005942 <_printf_float+0x1be>
 8005910:	2900      	cmp	r1, #0
 8005912:	6863      	ldr	r3, [r4, #4]
 8005914:	dd0b      	ble.n	800592e <_printf_float+0x1aa>
 8005916:	6121      	str	r1, [r4, #16]
 8005918:	b913      	cbnz	r3, 8005920 <_printf_float+0x19c>
 800591a:	6822      	ldr	r2, [r4, #0]
 800591c:	07d0      	lsls	r0, r2, #31
 800591e:	d502      	bpl.n	8005926 <_printf_float+0x1a2>
 8005920:	3301      	adds	r3, #1
 8005922:	440b      	add	r3, r1
 8005924:	6123      	str	r3, [r4, #16]
 8005926:	65a1      	str	r1, [r4, #88]	; 0x58
 8005928:	f04f 0900 	mov.w	r9, #0
 800592c:	e7de      	b.n	80058ec <_printf_float+0x168>
 800592e:	b913      	cbnz	r3, 8005936 <_printf_float+0x1b2>
 8005930:	6822      	ldr	r2, [r4, #0]
 8005932:	07d2      	lsls	r2, r2, #31
 8005934:	d501      	bpl.n	800593a <_printf_float+0x1b6>
 8005936:	3302      	adds	r3, #2
 8005938:	e7f4      	b.n	8005924 <_printf_float+0x1a0>
 800593a:	2301      	movs	r3, #1
 800593c:	e7f2      	b.n	8005924 <_printf_float+0x1a0>
 800593e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005944:	4299      	cmp	r1, r3
 8005946:	db05      	blt.n	8005954 <_printf_float+0x1d0>
 8005948:	6823      	ldr	r3, [r4, #0]
 800594a:	6121      	str	r1, [r4, #16]
 800594c:	07d8      	lsls	r0, r3, #31
 800594e:	d5ea      	bpl.n	8005926 <_printf_float+0x1a2>
 8005950:	1c4b      	adds	r3, r1, #1
 8005952:	e7e7      	b.n	8005924 <_printf_float+0x1a0>
 8005954:	2900      	cmp	r1, #0
 8005956:	bfd4      	ite	le
 8005958:	f1c1 0202 	rsble	r2, r1, #2
 800595c:	2201      	movgt	r2, #1
 800595e:	4413      	add	r3, r2
 8005960:	e7e0      	b.n	8005924 <_printf_float+0x1a0>
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	055a      	lsls	r2, r3, #21
 8005966:	d407      	bmi.n	8005978 <_printf_float+0x1f4>
 8005968:	6923      	ldr	r3, [r4, #16]
 800596a:	4642      	mov	r2, r8
 800596c:	4631      	mov	r1, r6
 800596e:	4628      	mov	r0, r5
 8005970:	47b8      	blx	r7
 8005972:	3001      	adds	r0, #1
 8005974:	d12c      	bne.n	80059d0 <_printf_float+0x24c>
 8005976:	e764      	b.n	8005842 <_printf_float+0xbe>
 8005978:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800597c:	f240 80e0 	bls.w	8005b40 <_printf_float+0x3bc>
 8005980:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005984:	2200      	movs	r2, #0
 8005986:	2300      	movs	r3, #0
 8005988:	f7fb f8a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800598c:	2800      	cmp	r0, #0
 800598e:	d034      	beq.n	80059fa <_printf_float+0x276>
 8005990:	4a37      	ldr	r2, [pc, #220]	; (8005a70 <_printf_float+0x2ec>)
 8005992:	2301      	movs	r3, #1
 8005994:	4631      	mov	r1, r6
 8005996:	4628      	mov	r0, r5
 8005998:	47b8      	blx	r7
 800599a:	3001      	adds	r0, #1
 800599c:	f43f af51 	beq.w	8005842 <_printf_float+0xbe>
 80059a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059a4:	429a      	cmp	r2, r3
 80059a6:	db02      	blt.n	80059ae <_printf_float+0x22a>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	07d8      	lsls	r0, r3, #31
 80059ac:	d510      	bpl.n	80059d0 <_printf_float+0x24c>
 80059ae:	ee18 3a10 	vmov	r3, s16
 80059b2:	4652      	mov	r2, sl
 80059b4:	4631      	mov	r1, r6
 80059b6:	4628      	mov	r0, r5
 80059b8:	47b8      	blx	r7
 80059ba:	3001      	adds	r0, #1
 80059bc:	f43f af41 	beq.w	8005842 <_printf_float+0xbe>
 80059c0:	f04f 0800 	mov.w	r8, #0
 80059c4:	f104 091a 	add.w	r9, r4, #26
 80059c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059ca:	3b01      	subs	r3, #1
 80059cc:	4543      	cmp	r3, r8
 80059ce:	dc09      	bgt.n	80059e4 <_printf_float+0x260>
 80059d0:	6823      	ldr	r3, [r4, #0]
 80059d2:	079b      	lsls	r3, r3, #30
 80059d4:	f100 8107 	bmi.w	8005be6 <_printf_float+0x462>
 80059d8:	68e0      	ldr	r0, [r4, #12]
 80059da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059dc:	4298      	cmp	r0, r3
 80059de:	bfb8      	it	lt
 80059e0:	4618      	movlt	r0, r3
 80059e2:	e730      	b.n	8005846 <_printf_float+0xc2>
 80059e4:	2301      	movs	r3, #1
 80059e6:	464a      	mov	r2, r9
 80059e8:	4631      	mov	r1, r6
 80059ea:	4628      	mov	r0, r5
 80059ec:	47b8      	blx	r7
 80059ee:	3001      	adds	r0, #1
 80059f0:	f43f af27 	beq.w	8005842 <_printf_float+0xbe>
 80059f4:	f108 0801 	add.w	r8, r8, #1
 80059f8:	e7e6      	b.n	80059c8 <_printf_float+0x244>
 80059fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	dc39      	bgt.n	8005a74 <_printf_float+0x2f0>
 8005a00:	4a1b      	ldr	r2, [pc, #108]	; (8005a70 <_printf_float+0x2ec>)
 8005a02:	2301      	movs	r3, #1
 8005a04:	4631      	mov	r1, r6
 8005a06:	4628      	mov	r0, r5
 8005a08:	47b8      	blx	r7
 8005a0a:	3001      	adds	r0, #1
 8005a0c:	f43f af19 	beq.w	8005842 <_printf_float+0xbe>
 8005a10:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005a14:	4313      	orrs	r3, r2
 8005a16:	d102      	bne.n	8005a1e <_printf_float+0x29a>
 8005a18:	6823      	ldr	r3, [r4, #0]
 8005a1a:	07d9      	lsls	r1, r3, #31
 8005a1c:	d5d8      	bpl.n	80059d0 <_printf_float+0x24c>
 8005a1e:	ee18 3a10 	vmov	r3, s16
 8005a22:	4652      	mov	r2, sl
 8005a24:	4631      	mov	r1, r6
 8005a26:	4628      	mov	r0, r5
 8005a28:	47b8      	blx	r7
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	f43f af09 	beq.w	8005842 <_printf_float+0xbe>
 8005a30:	f04f 0900 	mov.w	r9, #0
 8005a34:	f104 0a1a 	add.w	sl, r4, #26
 8005a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3a:	425b      	negs	r3, r3
 8005a3c:	454b      	cmp	r3, r9
 8005a3e:	dc01      	bgt.n	8005a44 <_printf_float+0x2c0>
 8005a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a42:	e792      	b.n	800596a <_printf_float+0x1e6>
 8005a44:	2301      	movs	r3, #1
 8005a46:	4652      	mov	r2, sl
 8005a48:	4631      	mov	r1, r6
 8005a4a:	4628      	mov	r0, r5
 8005a4c:	47b8      	blx	r7
 8005a4e:	3001      	adds	r0, #1
 8005a50:	f43f aef7 	beq.w	8005842 <_printf_float+0xbe>
 8005a54:	f109 0901 	add.w	r9, r9, #1
 8005a58:	e7ee      	b.n	8005a38 <_printf_float+0x2b4>
 8005a5a:	bf00      	nop
 8005a5c:	7fefffff 	.word	0x7fefffff
 8005a60:	080084a0 	.word	0x080084a0
 8005a64:	080084a4 	.word	0x080084a4
 8005a68:	080084a8 	.word	0x080084a8
 8005a6c:	080084ac 	.word	0x080084ac
 8005a70:	080084b0 	.word	0x080084b0
 8005a74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	bfa8      	it	ge
 8005a7c:	461a      	movge	r2, r3
 8005a7e:	2a00      	cmp	r2, #0
 8005a80:	4691      	mov	r9, r2
 8005a82:	dc37      	bgt.n	8005af4 <_printf_float+0x370>
 8005a84:	f04f 0b00 	mov.w	fp, #0
 8005a88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a8c:	f104 021a 	add.w	r2, r4, #26
 8005a90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a92:	9305      	str	r3, [sp, #20]
 8005a94:	eba3 0309 	sub.w	r3, r3, r9
 8005a98:	455b      	cmp	r3, fp
 8005a9a:	dc33      	bgt.n	8005b04 <_printf_float+0x380>
 8005a9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	db3b      	blt.n	8005b1c <_printf_float+0x398>
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	07da      	lsls	r2, r3, #31
 8005aa8:	d438      	bmi.n	8005b1c <_printf_float+0x398>
 8005aaa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005aae:	eba2 0903 	sub.w	r9, r2, r3
 8005ab2:	9b05      	ldr	r3, [sp, #20]
 8005ab4:	1ad2      	subs	r2, r2, r3
 8005ab6:	4591      	cmp	r9, r2
 8005ab8:	bfa8      	it	ge
 8005aba:	4691      	movge	r9, r2
 8005abc:	f1b9 0f00 	cmp.w	r9, #0
 8005ac0:	dc35      	bgt.n	8005b2e <_printf_float+0x3aa>
 8005ac2:	f04f 0800 	mov.w	r8, #0
 8005ac6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005aca:	f104 0a1a 	add.w	sl, r4, #26
 8005ace:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ad2:	1a9b      	subs	r3, r3, r2
 8005ad4:	eba3 0309 	sub.w	r3, r3, r9
 8005ad8:	4543      	cmp	r3, r8
 8005ada:	f77f af79 	ble.w	80059d0 <_printf_float+0x24c>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	4652      	mov	r2, sl
 8005ae2:	4631      	mov	r1, r6
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	47b8      	blx	r7
 8005ae8:	3001      	adds	r0, #1
 8005aea:	f43f aeaa 	beq.w	8005842 <_printf_float+0xbe>
 8005aee:	f108 0801 	add.w	r8, r8, #1
 8005af2:	e7ec      	b.n	8005ace <_printf_float+0x34a>
 8005af4:	4613      	mov	r3, r2
 8005af6:	4631      	mov	r1, r6
 8005af8:	4642      	mov	r2, r8
 8005afa:	4628      	mov	r0, r5
 8005afc:	47b8      	blx	r7
 8005afe:	3001      	adds	r0, #1
 8005b00:	d1c0      	bne.n	8005a84 <_printf_float+0x300>
 8005b02:	e69e      	b.n	8005842 <_printf_float+0xbe>
 8005b04:	2301      	movs	r3, #1
 8005b06:	4631      	mov	r1, r6
 8005b08:	4628      	mov	r0, r5
 8005b0a:	9205      	str	r2, [sp, #20]
 8005b0c:	47b8      	blx	r7
 8005b0e:	3001      	adds	r0, #1
 8005b10:	f43f ae97 	beq.w	8005842 <_printf_float+0xbe>
 8005b14:	9a05      	ldr	r2, [sp, #20]
 8005b16:	f10b 0b01 	add.w	fp, fp, #1
 8005b1a:	e7b9      	b.n	8005a90 <_printf_float+0x30c>
 8005b1c:	ee18 3a10 	vmov	r3, s16
 8005b20:	4652      	mov	r2, sl
 8005b22:	4631      	mov	r1, r6
 8005b24:	4628      	mov	r0, r5
 8005b26:	47b8      	blx	r7
 8005b28:	3001      	adds	r0, #1
 8005b2a:	d1be      	bne.n	8005aaa <_printf_float+0x326>
 8005b2c:	e689      	b.n	8005842 <_printf_float+0xbe>
 8005b2e:	9a05      	ldr	r2, [sp, #20]
 8005b30:	464b      	mov	r3, r9
 8005b32:	4442      	add	r2, r8
 8005b34:	4631      	mov	r1, r6
 8005b36:	4628      	mov	r0, r5
 8005b38:	47b8      	blx	r7
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d1c1      	bne.n	8005ac2 <_printf_float+0x33e>
 8005b3e:	e680      	b.n	8005842 <_printf_float+0xbe>
 8005b40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b42:	2a01      	cmp	r2, #1
 8005b44:	dc01      	bgt.n	8005b4a <_printf_float+0x3c6>
 8005b46:	07db      	lsls	r3, r3, #31
 8005b48:	d53a      	bpl.n	8005bc0 <_printf_float+0x43c>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4642      	mov	r2, r8
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	47b8      	blx	r7
 8005b54:	3001      	adds	r0, #1
 8005b56:	f43f ae74 	beq.w	8005842 <_printf_float+0xbe>
 8005b5a:	ee18 3a10 	vmov	r3, s16
 8005b5e:	4652      	mov	r2, sl
 8005b60:	4631      	mov	r1, r6
 8005b62:	4628      	mov	r0, r5
 8005b64:	47b8      	blx	r7
 8005b66:	3001      	adds	r0, #1
 8005b68:	f43f ae6b 	beq.w	8005842 <_printf_float+0xbe>
 8005b6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b70:	2200      	movs	r2, #0
 8005b72:	2300      	movs	r3, #0
 8005b74:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005b78:	f7fa ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b7c:	b9d8      	cbnz	r0, 8005bb6 <_printf_float+0x432>
 8005b7e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8005b82:	f108 0201 	add.w	r2, r8, #1
 8005b86:	4631      	mov	r1, r6
 8005b88:	4628      	mov	r0, r5
 8005b8a:	47b8      	blx	r7
 8005b8c:	3001      	adds	r0, #1
 8005b8e:	d10e      	bne.n	8005bae <_printf_float+0x42a>
 8005b90:	e657      	b.n	8005842 <_printf_float+0xbe>
 8005b92:	2301      	movs	r3, #1
 8005b94:	4652      	mov	r2, sl
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f ae50 	beq.w	8005842 <_printf_float+0xbe>
 8005ba2:	f108 0801 	add.w	r8, r8, #1
 8005ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	4543      	cmp	r3, r8
 8005bac:	dcf1      	bgt.n	8005b92 <_printf_float+0x40e>
 8005bae:	464b      	mov	r3, r9
 8005bb0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005bb4:	e6da      	b.n	800596c <_printf_float+0x1e8>
 8005bb6:	f04f 0800 	mov.w	r8, #0
 8005bba:	f104 0a1a 	add.w	sl, r4, #26
 8005bbe:	e7f2      	b.n	8005ba6 <_printf_float+0x422>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	4642      	mov	r2, r8
 8005bc4:	e7df      	b.n	8005b86 <_printf_float+0x402>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	464a      	mov	r2, r9
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4628      	mov	r0, r5
 8005bce:	47b8      	blx	r7
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	f43f ae36 	beq.w	8005842 <_printf_float+0xbe>
 8005bd6:	f108 0801 	add.w	r8, r8, #1
 8005bda:	68e3      	ldr	r3, [r4, #12]
 8005bdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bde:	1a5b      	subs	r3, r3, r1
 8005be0:	4543      	cmp	r3, r8
 8005be2:	dcf0      	bgt.n	8005bc6 <_printf_float+0x442>
 8005be4:	e6f8      	b.n	80059d8 <_printf_float+0x254>
 8005be6:	f04f 0800 	mov.w	r8, #0
 8005bea:	f104 0919 	add.w	r9, r4, #25
 8005bee:	e7f4      	b.n	8005bda <_printf_float+0x456>

08005bf0 <_printf_common>:
 8005bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf4:	4616      	mov	r6, r2
 8005bf6:	4699      	mov	r9, r3
 8005bf8:	688a      	ldr	r2, [r1, #8]
 8005bfa:	690b      	ldr	r3, [r1, #16]
 8005bfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c00:	4293      	cmp	r3, r2
 8005c02:	bfb8      	it	lt
 8005c04:	4613      	movlt	r3, r2
 8005c06:	6033      	str	r3, [r6, #0]
 8005c08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c0c:	4607      	mov	r7, r0
 8005c0e:	460c      	mov	r4, r1
 8005c10:	b10a      	cbz	r2, 8005c16 <_printf_common+0x26>
 8005c12:	3301      	adds	r3, #1
 8005c14:	6033      	str	r3, [r6, #0]
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	0699      	lsls	r1, r3, #26
 8005c1a:	bf42      	ittt	mi
 8005c1c:	6833      	ldrmi	r3, [r6, #0]
 8005c1e:	3302      	addmi	r3, #2
 8005c20:	6033      	strmi	r3, [r6, #0]
 8005c22:	6825      	ldr	r5, [r4, #0]
 8005c24:	f015 0506 	ands.w	r5, r5, #6
 8005c28:	d106      	bne.n	8005c38 <_printf_common+0x48>
 8005c2a:	f104 0a19 	add.w	sl, r4, #25
 8005c2e:	68e3      	ldr	r3, [r4, #12]
 8005c30:	6832      	ldr	r2, [r6, #0]
 8005c32:	1a9b      	subs	r3, r3, r2
 8005c34:	42ab      	cmp	r3, r5
 8005c36:	dc26      	bgt.n	8005c86 <_printf_common+0x96>
 8005c38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c3c:	1e13      	subs	r3, r2, #0
 8005c3e:	6822      	ldr	r2, [r4, #0]
 8005c40:	bf18      	it	ne
 8005c42:	2301      	movne	r3, #1
 8005c44:	0692      	lsls	r2, r2, #26
 8005c46:	d42b      	bmi.n	8005ca0 <_printf_common+0xb0>
 8005c48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c4c:	4649      	mov	r1, r9
 8005c4e:	4638      	mov	r0, r7
 8005c50:	47c0      	blx	r8
 8005c52:	3001      	adds	r0, #1
 8005c54:	d01e      	beq.n	8005c94 <_printf_common+0xa4>
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	6922      	ldr	r2, [r4, #16]
 8005c5a:	f003 0306 	and.w	r3, r3, #6
 8005c5e:	2b04      	cmp	r3, #4
 8005c60:	bf02      	ittt	eq
 8005c62:	68e5      	ldreq	r5, [r4, #12]
 8005c64:	6833      	ldreq	r3, [r6, #0]
 8005c66:	1aed      	subeq	r5, r5, r3
 8005c68:	68a3      	ldr	r3, [r4, #8]
 8005c6a:	bf0c      	ite	eq
 8005c6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c70:	2500      	movne	r5, #0
 8005c72:	4293      	cmp	r3, r2
 8005c74:	bfc4      	itt	gt
 8005c76:	1a9b      	subgt	r3, r3, r2
 8005c78:	18ed      	addgt	r5, r5, r3
 8005c7a:	2600      	movs	r6, #0
 8005c7c:	341a      	adds	r4, #26
 8005c7e:	42b5      	cmp	r5, r6
 8005c80:	d11a      	bne.n	8005cb8 <_printf_common+0xc8>
 8005c82:	2000      	movs	r0, #0
 8005c84:	e008      	b.n	8005c98 <_printf_common+0xa8>
 8005c86:	2301      	movs	r3, #1
 8005c88:	4652      	mov	r2, sl
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	4638      	mov	r0, r7
 8005c8e:	47c0      	blx	r8
 8005c90:	3001      	adds	r0, #1
 8005c92:	d103      	bne.n	8005c9c <_printf_common+0xac>
 8005c94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c9c:	3501      	adds	r5, #1
 8005c9e:	e7c6      	b.n	8005c2e <_printf_common+0x3e>
 8005ca0:	18e1      	adds	r1, r4, r3
 8005ca2:	1c5a      	adds	r2, r3, #1
 8005ca4:	2030      	movs	r0, #48	; 0x30
 8005ca6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005caa:	4422      	add	r2, r4
 8005cac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005cb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005cb4:	3302      	adds	r3, #2
 8005cb6:	e7c7      	b.n	8005c48 <_printf_common+0x58>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	4622      	mov	r2, r4
 8005cbc:	4649      	mov	r1, r9
 8005cbe:	4638      	mov	r0, r7
 8005cc0:	47c0      	blx	r8
 8005cc2:	3001      	adds	r0, #1
 8005cc4:	d0e6      	beq.n	8005c94 <_printf_common+0xa4>
 8005cc6:	3601      	adds	r6, #1
 8005cc8:	e7d9      	b.n	8005c7e <_printf_common+0x8e>
	...

08005ccc <_printf_i>:
 8005ccc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd0:	7e0f      	ldrb	r7, [r1, #24]
 8005cd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005cd4:	2f78      	cmp	r7, #120	; 0x78
 8005cd6:	4691      	mov	r9, r2
 8005cd8:	4680      	mov	r8, r0
 8005cda:	460c      	mov	r4, r1
 8005cdc:	469a      	mov	sl, r3
 8005cde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ce2:	d807      	bhi.n	8005cf4 <_printf_i+0x28>
 8005ce4:	2f62      	cmp	r7, #98	; 0x62
 8005ce6:	d80a      	bhi.n	8005cfe <_printf_i+0x32>
 8005ce8:	2f00      	cmp	r7, #0
 8005cea:	f000 80d4 	beq.w	8005e96 <_printf_i+0x1ca>
 8005cee:	2f58      	cmp	r7, #88	; 0x58
 8005cf0:	f000 80c0 	beq.w	8005e74 <_printf_i+0x1a8>
 8005cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cf8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cfc:	e03a      	b.n	8005d74 <_printf_i+0xa8>
 8005cfe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d02:	2b15      	cmp	r3, #21
 8005d04:	d8f6      	bhi.n	8005cf4 <_printf_i+0x28>
 8005d06:	a101      	add	r1, pc, #4	; (adr r1, 8005d0c <_printf_i+0x40>)
 8005d08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d0c:	08005d65 	.word	0x08005d65
 8005d10:	08005d79 	.word	0x08005d79
 8005d14:	08005cf5 	.word	0x08005cf5
 8005d18:	08005cf5 	.word	0x08005cf5
 8005d1c:	08005cf5 	.word	0x08005cf5
 8005d20:	08005cf5 	.word	0x08005cf5
 8005d24:	08005d79 	.word	0x08005d79
 8005d28:	08005cf5 	.word	0x08005cf5
 8005d2c:	08005cf5 	.word	0x08005cf5
 8005d30:	08005cf5 	.word	0x08005cf5
 8005d34:	08005cf5 	.word	0x08005cf5
 8005d38:	08005e7d 	.word	0x08005e7d
 8005d3c:	08005da5 	.word	0x08005da5
 8005d40:	08005e37 	.word	0x08005e37
 8005d44:	08005cf5 	.word	0x08005cf5
 8005d48:	08005cf5 	.word	0x08005cf5
 8005d4c:	08005e9f 	.word	0x08005e9f
 8005d50:	08005cf5 	.word	0x08005cf5
 8005d54:	08005da5 	.word	0x08005da5
 8005d58:	08005cf5 	.word	0x08005cf5
 8005d5c:	08005cf5 	.word	0x08005cf5
 8005d60:	08005e3f 	.word	0x08005e3f
 8005d64:	682b      	ldr	r3, [r5, #0]
 8005d66:	1d1a      	adds	r2, r3, #4
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	602a      	str	r2, [r5, #0]
 8005d6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d74:	2301      	movs	r3, #1
 8005d76:	e09f      	b.n	8005eb8 <_printf_i+0x1ec>
 8005d78:	6820      	ldr	r0, [r4, #0]
 8005d7a:	682b      	ldr	r3, [r5, #0]
 8005d7c:	0607      	lsls	r7, r0, #24
 8005d7e:	f103 0104 	add.w	r1, r3, #4
 8005d82:	6029      	str	r1, [r5, #0]
 8005d84:	d501      	bpl.n	8005d8a <_printf_i+0xbe>
 8005d86:	681e      	ldr	r6, [r3, #0]
 8005d88:	e003      	b.n	8005d92 <_printf_i+0xc6>
 8005d8a:	0646      	lsls	r6, r0, #25
 8005d8c:	d5fb      	bpl.n	8005d86 <_printf_i+0xba>
 8005d8e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005d92:	2e00      	cmp	r6, #0
 8005d94:	da03      	bge.n	8005d9e <_printf_i+0xd2>
 8005d96:	232d      	movs	r3, #45	; 0x2d
 8005d98:	4276      	negs	r6, r6
 8005d9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d9e:	485a      	ldr	r0, [pc, #360]	; (8005f08 <_printf_i+0x23c>)
 8005da0:	230a      	movs	r3, #10
 8005da2:	e012      	b.n	8005dca <_printf_i+0xfe>
 8005da4:	682b      	ldr	r3, [r5, #0]
 8005da6:	6820      	ldr	r0, [r4, #0]
 8005da8:	1d19      	adds	r1, r3, #4
 8005daa:	6029      	str	r1, [r5, #0]
 8005dac:	0605      	lsls	r5, r0, #24
 8005dae:	d501      	bpl.n	8005db4 <_printf_i+0xe8>
 8005db0:	681e      	ldr	r6, [r3, #0]
 8005db2:	e002      	b.n	8005dba <_printf_i+0xee>
 8005db4:	0641      	lsls	r1, r0, #25
 8005db6:	d5fb      	bpl.n	8005db0 <_printf_i+0xe4>
 8005db8:	881e      	ldrh	r6, [r3, #0]
 8005dba:	4853      	ldr	r0, [pc, #332]	; (8005f08 <_printf_i+0x23c>)
 8005dbc:	2f6f      	cmp	r7, #111	; 0x6f
 8005dbe:	bf0c      	ite	eq
 8005dc0:	2308      	moveq	r3, #8
 8005dc2:	230a      	movne	r3, #10
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005dca:	6865      	ldr	r5, [r4, #4]
 8005dcc:	60a5      	str	r5, [r4, #8]
 8005dce:	2d00      	cmp	r5, #0
 8005dd0:	bfa2      	ittt	ge
 8005dd2:	6821      	ldrge	r1, [r4, #0]
 8005dd4:	f021 0104 	bicge.w	r1, r1, #4
 8005dd8:	6021      	strge	r1, [r4, #0]
 8005dda:	b90e      	cbnz	r6, 8005de0 <_printf_i+0x114>
 8005ddc:	2d00      	cmp	r5, #0
 8005dde:	d04b      	beq.n	8005e78 <_printf_i+0x1ac>
 8005de0:	4615      	mov	r5, r2
 8005de2:	fbb6 f1f3 	udiv	r1, r6, r3
 8005de6:	fb03 6711 	mls	r7, r3, r1, r6
 8005dea:	5dc7      	ldrb	r7, [r0, r7]
 8005dec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005df0:	4637      	mov	r7, r6
 8005df2:	42bb      	cmp	r3, r7
 8005df4:	460e      	mov	r6, r1
 8005df6:	d9f4      	bls.n	8005de2 <_printf_i+0x116>
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d10b      	bne.n	8005e14 <_printf_i+0x148>
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	07de      	lsls	r6, r3, #31
 8005e00:	d508      	bpl.n	8005e14 <_printf_i+0x148>
 8005e02:	6923      	ldr	r3, [r4, #16]
 8005e04:	6861      	ldr	r1, [r4, #4]
 8005e06:	4299      	cmp	r1, r3
 8005e08:	bfde      	ittt	le
 8005e0a:	2330      	movle	r3, #48	; 0x30
 8005e0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e10:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005e14:	1b52      	subs	r2, r2, r5
 8005e16:	6122      	str	r2, [r4, #16]
 8005e18:	f8cd a000 	str.w	sl, [sp]
 8005e1c:	464b      	mov	r3, r9
 8005e1e:	aa03      	add	r2, sp, #12
 8005e20:	4621      	mov	r1, r4
 8005e22:	4640      	mov	r0, r8
 8005e24:	f7ff fee4 	bl	8005bf0 <_printf_common>
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d14a      	bne.n	8005ec2 <_printf_i+0x1f6>
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e30:	b004      	add	sp, #16
 8005e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	f043 0320 	orr.w	r3, r3, #32
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	4833      	ldr	r0, [pc, #204]	; (8005f0c <_printf_i+0x240>)
 8005e40:	2778      	movs	r7, #120	; 0x78
 8005e42:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e46:	6823      	ldr	r3, [r4, #0]
 8005e48:	6829      	ldr	r1, [r5, #0]
 8005e4a:	061f      	lsls	r7, r3, #24
 8005e4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e50:	d402      	bmi.n	8005e58 <_printf_i+0x18c>
 8005e52:	065f      	lsls	r7, r3, #25
 8005e54:	bf48      	it	mi
 8005e56:	b2b6      	uxthmi	r6, r6
 8005e58:	07df      	lsls	r7, r3, #31
 8005e5a:	bf48      	it	mi
 8005e5c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e60:	6029      	str	r1, [r5, #0]
 8005e62:	bf48      	it	mi
 8005e64:	6023      	strmi	r3, [r4, #0]
 8005e66:	b91e      	cbnz	r6, 8005e70 <_printf_i+0x1a4>
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	f023 0320 	bic.w	r3, r3, #32
 8005e6e:	6023      	str	r3, [r4, #0]
 8005e70:	2310      	movs	r3, #16
 8005e72:	e7a7      	b.n	8005dc4 <_printf_i+0xf8>
 8005e74:	4824      	ldr	r0, [pc, #144]	; (8005f08 <_printf_i+0x23c>)
 8005e76:	e7e4      	b.n	8005e42 <_printf_i+0x176>
 8005e78:	4615      	mov	r5, r2
 8005e7a:	e7bd      	b.n	8005df8 <_printf_i+0x12c>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	6826      	ldr	r6, [r4, #0]
 8005e80:	6961      	ldr	r1, [r4, #20]
 8005e82:	1d18      	adds	r0, r3, #4
 8005e84:	6028      	str	r0, [r5, #0]
 8005e86:	0635      	lsls	r5, r6, #24
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	d501      	bpl.n	8005e90 <_printf_i+0x1c4>
 8005e8c:	6019      	str	r1, [r3, #0]
 8005e8e:	e002      	b.n	8005e96 <_printf_i+0x1ca>
 8005e90:	0670      	lsls	r0, r6, #25
 8005e92:	d5fb      	bpl.n	8005e8c <_printf_i+0x1c0>
 8005e94:	8019      	strh	r1, [r3, #0]
 8005e96:	2300      	movs	r3, #0
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	4615      	mov	r5, r2
 8005e9c:	e7bc      	b.n	8005e18 <_printf_i+0x14c>
 8005e9e:	682b      	ldr	r3, [r5, #0]
 8005ea0:	1d1a      	adds	r2, r3, #4
 8005ea2:	602a      	str	r2, [r5, #0]
 8005ea4:	681d      	ldr	r5, [r3, #0]
 8005ea6:	6862      	ldr	r2, [r4, #4]
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f7fa f998 	bl	80001e0 <memchr>
 8005eb0:	b108      	cbz	r0, 8005eb6 <_printf_i+0x1ea>
 8005eb2:	1b40      	subs	r0, r0, r5
 8005eb4:	6060      	str	r0, [r4, #4]
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	6123      	str	r3, [r4, #16]
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ec0:	e7aa      	b.n	8005e18 <_printf_i+0x14c>
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	462a      	mov	r2, r5
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	4640      	mov	r0, r8
 8005eca:	47d0      	blx	sl
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d0ad      	beq.n	8005e2c <_printf_i+0x160>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	079b      	lsls	r3, r3, #30
 8005ed4:	d413      	bmi.n	8005efe <_printf_i+0x232>
 8005ed6:	68e0      	ldr	r0, [r4, #12]
 8005ed8:	9b03      	ldr	r3, [sp, #12]
 8005eda:	4298      	cmp	r0, r3
 8005edc:	bfb8      	it	lt
 8005ede:	4618      	movlt	r0, r3
 8005ee0:	e7a6      	b.n	8005e30 <_printf_i+0x164>
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	4632      	mov	r2, r6
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	4640      	mov	r0, r8
 8005eea:	47d0      	blx	sl
 8005eec:	3001      	adds	r0, #1
 8005eee:	d09d      	beq.n	8005e2c <_printf_i+0x160>
 8005ef0:	3501      	adds	r5, #1
 8005ef2:	68e3      	ldr	r3, [r4, #12]
 8005ef4:	9903      	ldr	r1, [sp, #12]
 8005ef6:	1a5b      	subs	r3, r3, r1
 8005ef8:	42ab      	cmp	r3, r5
 8005efa:	dcf2      	bgt.n	8005ee2 <_printf_i+0x216>
 8005efc:	e7eb      	b.n	8005ed6 <_printf_i+0x20a>
 8005efe:	2500      	movs	r5, #0
 8005f00:	f104 0619 	add.w	r6, r4, #25
 8005f04:	e7f5      	b.n	8005ef2 <_printf_i+0x226>
 8005f06:	bf00      	nop
 8005f08:	080084b2 	.word	0x080084b2
 8005f0c:	080084c3 	.word	0x080084c3

08005f10 <std>:
 8005f10:	2300      	movs	r3, #0
 8005f12:	b510      	push	{r4, lr}
 8005f14:	4604      	mov	r4, r0
 8005f16:	e9c0 3300 	strd	r3, r3, [r0]
 8005f1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f1e:	6083      	str	r3, [r0, #8]
 8005f20:	8181      	strh	r1, [r0, #12]
 8005f22:	6643      	str	r3, [r0, #100]	; 0x64
 8005f24:	81c2      	strh	r2, [r0, #14]
 8005f26:	6183      	str	r3, [r0, #24]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	2208      	movs	r2, #8
 8005f2c:	305c      	adds	r0, #92	; 0x5c
 8005f2e:	f000 f914 	bl	800615a <memset>
 8005f32:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <std+0x58>)
 8005f34:	6263      	str	r3, [r4, #36]	; 0x24
 8005f36:	4b0d      	ldr	r3, [pc, #52]	; (8005f6c <std+0x5c>)
 8005f38:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f3a:	4b0d      	ldr	r3, [pc, #52]	; (8005f70 <std+0x60>)
 8005f3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005f3e:	4b0d      	ldr	r3, [pc, #52]	; (8005f74 <std+0x64>)
 8005f40:	6323      	str	r3, [r4, #48]	; 0x30
 8005f42:	4b0d      	ldr	r3, [pc, #52]	; (8005f78 <std+0x68>)
 8005f44:	6224      	str	r4, [r4, #32]
 8005f46:	429c      	cmp	r4, r3
 8005f48:	d006      	beq.n	8005f58 <std+0x48>
 8005f4a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005f4e:	4294      	cmp	r4, r2
 8005f50:	d002      	beq.n	8005f58 <std+0x48>
 8005f52:	33d0      	adds	r3, #208	; 0xd0
 8005f54:	429c      	cmp	r4, r3
 8005f56:	d105      	bne.n	8005f64 <std+0x54>
 8005f58:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f60:	f000 b978 	b.w	8006254 <__retarget_lock_init_recursive>
 8005f64:	bd10      	pop	{r4, pc}
 8005f66:	bf00      	nop
 8005f68:	080060d5 	.word	0x080060d5
 8005f6c:	080060f7 	.word	0x080060f7
 8005f70:	0800612f 	.word	0x0800612f
 8005f74:	08006153 	.word	0x08006153
 8005f78:	200003d8 	.word	0x200003d8

08005f7c <stdio_exit_handler>:
 8005f7c:	4a02      	ldr	r2, [pc, #8]	; (8005f88 <stdio_exit_handler+0xc>)
 8005f7e:	4903      	ldr	r1, [pc, #12]	; (8005f8c <stdio_exit_handler+0x10>)
 8005f80:	4803      	ldr	r0, [pc, #12]	; (8005f90 <stdio_exit_handler+0x14>)
 8005f82:	f000 b869 	b.w	8006058 <_fwalk_sglue>
 8005f86:	bf00      	nop
 8005f88:	20000010 	.word	0x20000010
 8005f8c:	08007c09 	.word	0x08007c09
 8005f90:	2000001c 	.word	0x2000001c

08005f94 <cleanup_stdio>:
 8005f94:	6841      	ldr	r1, [r0, #4]
 8005f96:	4b0c      	ldr	r3, [pc, #48]	; (8005fc8 <cleanup_stdio+0x34>)
 8005f98:	4299      	cmp	r1, r3
 8005f9a:	b510      	push	{r4, lr}
 8005f9c:	4604      	mov	r4, r0
 8005f9e:	d001      	beq.n	8005fa4 <cleanup_stdio+0x10>
 8005fa0:	f001 fe32 	bl	8007c08 <_fflush_r>
 8005fa4:	68a1      	ldr	r1, [r4, #8]
 8005fa6:	4b09      	ldr	r3, [pc, #36]	; (8005fcc <cleanup_stdio+0x38>)
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	d002      	beq.n	8005fb2 <cleanup_stdio+0x1e>
 8005fac:	4620      	mov	r0, r4
 8005fae:	f001 fe2b 	bl	8007c08 <_fflush_r>
 8005fb2:	68e1      	ldr	r1, [r4, #12]
 8005fb4:	4b06      	ldr	r3, [pc, #24]	; (8005fd0 <cleanup_stdio+0x3c>)
 8005fb6:	4299      	cmp	r1, r3
 8005fb8:	d004      	beq.n	8005fc4 <cleanup_stdio+0x30>
 8005fba:	4620      	mov	r0, r4
 8005fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fc0:	f001 be22 	b.w	8007c08 <_fflush_r>
 8005fc4:	bd10      	pop	{r4, pc}
 8005fc6:	bf00      	nop
 8005fc8:	200003d8 	.word	0x200003d8
 8005fcc:	20000440 	.word	0x20000440
 8005fd0:	200004a8 	.word	0x200004a8

08005fd4 <global_stdio_init.part.0>:
 8005fd4:	b510      	push	{r4, lr}
 8005fd6:	4b0b      	ldr	r3, [pc, #44]	; (8006004 <global_stdio_init.part.0+0x30>)
 8005fd8:	4c0b      	ldr	r4, [pc, #44]	; (8006008 <global_stdio_init.part.0+0x34>)
 8005fda:	4a0c      	ldr	r2, [pc, #48]	; (800600c <global_stdio_init.part.0+0x38>)
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	4620      	mov	r0, r4
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	2104      	movs	r1, #4
 8005fe4:	f7ff ff94 	bl	8005f10 <std>
 8005fe8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005fec:	2201      	movs	r2, #1
 8005fee:	2109      	movs	r1, #9
 8005ff0:	f7ff ff8e 	bl	8005f10 <std>
 8005ff4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005ff8:	2202      	movs	r2, #2
 8005ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ffe:	2112      	movs	r1, #18
 8006000:	f7ff bf86 	b.w	8005f10 <std>
 8006004:	20000510 	.word	0x20000510
 8006008:	200003d8 	.word	0x200003d8
 800600c:	08005f7d 	.word	0x08005f7d

08006010 <__sfp_lock_acquire>:
 8006010:	4801      	ldr	r0, [pc, #4]	; (8006018 <__sfp_lock_acquire+0x8>)
 8006012:	f000 b920 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8006016:	bf00      	nop
 8006018:	20000519 	.word	0x20000519

0800601c <__sfp_lock_release>:
 800601c:	4801      	ldr	r0, [pc, #4]	; (8006024 <__sfp_lock_release+0x8>)
 800601e:	f000 b91b 	b.w	8006258 <__retarget_lock_release_recursive>
 8006022:	bf00      	nop
 8006024:	20000519 	.word	0x20000519

08006028 <__sinit>:
 8006028:	b510      	push	{r4, lr}
 800602a:	4604      	mov	r4, r0
 800602c:	f7ff fff0 	bl	8006010 <__sfp_lock_acquire>
 8006030:	6a23      	ldr	r3, [r4, #32]
 8006032:	b11b      	cbz	r3, 800603c <__sinit+0x14>
 8006034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006038:	f7ff bff0 	b.w	800601c <__sfp_lock_release>
 800603c:	4b04      	ldr	r3, [pc, #16]	; (8006050 <__sinit+0x28>)
 800603e:	6223      	str	r3, [r4, #32]
 8006040:	4b04      	ldr	r3, [pc, #16]	; (8006054 <__sinit+0x2c>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1f5      	bne.n	8006034 <__sinit+0xc>
 8006048:	f7ff ffc4 	bl	8005fd4 <global_stdio_init.part.0>
 800604c:	e7f2      	b.n	8006034 <__sinit+0xc>
 800604e:	bf00      	nop
 8006050:	08005f95 	.word	0x08005f95
 8006054:	20000510 	.word	0x20000510

08006058 <_fwalk_sglue>:
 8006058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800605c:	4607      	mov	r7, r0
 800605e:	4688      	mov	r8, r1
 8006060:	4614      	mov	r4, r2
 8006062:	2600      	movs	r6, #0
 8006064:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006068:	f1b9 0901 	subs.w	r9, r9, #1
 800606c:	d505      	bpl.n	800607a <_fwalk_sglue+0x22>
 800606e:	6824      	ldr	r4, [r4, #0]
 8006070:	2c00      	cmp	r4, #0
 8006072:	d1f7      	bne.n	8006064 <_fwalk_sglue+0xc>
 8006074:	4630      	mov	r0, r6
 8006076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800607a:	89ab      	ldrh	r3, [r5, #12]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d907      	bls.n	8006090 <_fwalk_sglue+0x38>
 8006080:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006084:	3301      	adds	r3, #1
 8006086:	d003      	beq.n	8006090 <_fwalk_sglue+0x38>
 8006088:	4629      	mov	r1, r5
 800608a:	4638      	mov	r0, r7
 800608c:	47c0      	blx	r8
 800608e:	4306      	orrs	r6, r0
 8006090:	3568      	adds	r5, #104	; 0x68
 8006092:	e7e9      	b.n	8006068 <_fwalk_sglue+0x10>

08006094 <siprintf>:
 8006094:	b40e      	push	{r1, r2, r3}
 8006096:	b500      	push	{lr}
 8006098:	b09c      	sub	sp, #112	; 0x70
 800609a:	ab1d      	add	r3, sp, #116	; 0x74
 800609c:	9002      	str	r0, [sp, #8]
 800609e:	9006      	str	r0, [sp, #24]
 80060a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80060a4:	4809      	ldr	r0, [pc, #36]	; (80060cc <siprintf+0x38>)
 80060a6:	9107      	str	r1, [sp, #28]
 80060a8:	9104      	str	r1, [sp, #16]
 80060aa:	4909      	ldr	r1, [pc, #36]	; (80060d0 <siprintf+0x3c>)
 80060ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b0:	9105      	str	r1, [sp, #20]
 80060b2:	6800      	ldr	r0, [r0, #0]
 80060b4:	9301      	str	r3, [sp, #4]
 80060b6:	a902      	add	r1, sp, #8
 80060b8:	f001 fc22 	bl	8007900 <_svfiprintf_r>
 80060bc:	9b02      	ldr	r3, [sp, #8]
 80060be:	2200      	movs	r2, #0
 80060c0:	701a      	strb	r2, [r3, #0]
 80060c2:	b01c      	add	sp, #112	; 0x70
 80060c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c8:	b003      	add	sp, #12
 80060ca:	4770      	bx	lr
 80060cc:	20000068 	.word	0x20000068
 80060d0:	ffff0208 	.word	0xffff0208

080060d4 <__sread>:
 80060d4:	b510      	push	{r4, lr}
 80060d6:	460c      	mov	r4, r1
 80060d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060dc:	f000 f86c 	bl	80061b8 <_read_r>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	bfab      	itete	ge
 80060e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80060e6:	89a3      	ldrhlt	r3, [r4, #12]
 80060e8:	181b      	addge	r3, r3, r0
 80060ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80060ee:	bfac      	ite	ge
 80060f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80060f2:	81a3      	strhlt	r3, [r4, #12]
 80060f4:	bd10      	pop	{r4, pc}

080060f6 <__swrite>:
 80060f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060fa:	461f      	mov	r7, r3
 80060fc:	898b      	ldrh	r3, [r1, #12]
 80060fe:	05db      	lsls	r3, r3, #23
 8006100:	4605      	mov	r5, r0
 8006102:	460c      	mov	r4, r1
 8006104:	4616      	mov	r6, r2
 8006106:	d505      	bpl.n	8006114 <__swrite+0x1e>
 8006108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800610c:	2302      	movs	r3, #2
 800610e:	2200      	movs	r2, #0
 8006110:	f000 f840 	bl	8006194 <_lseek_r>
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800611a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800611e:	81a3      	strh	r3, [r4, #12]
 8006120:	4632      	mov	r2, r6
 8006122:	463b      	mov	r3, r7
 8006124:	4628      	mov	r0, r5
 8006126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800612a:	f000 b857 	b.w	80061dc <_write_r>

0800612e <__sseek>:
 800612e:	b510      	push	{r4, lr}
 8006130:	460c      	mov	r4, r1
 8006132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006136:	f000 f82d 	bl	8006194 <_lseek_r>
 800613a:	1c43      	adds	r3, r0, #1
 800613c:	89a3      	ldrh	r3, [r4, #12]
 800613e:	bf15      	itete	ne
 8006140:	6560      	strne	r0, [r4, #84]	; 0x54
 8006142:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006146:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800614a:	81a3      	strheq	r3, [r4, #12]
 800614c:	bf18      	it	ne
 800614e:	81a3      	strhne	r3, [r4, #12]
 8006150:	bd10      	pop	{r4, pc}

08006152 <__sclose>:
 8006152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006156:	f000 b80d 	b.w	8006174 <_close_r>

0800615a <memset>:
 800615a:	4402      	add	r2, r0
 800615c:	4603      	mov	r3, r0
 800615e:	4293      	cmp	r3, r2
 8006160:	d100      	bne.n	8006164 <memset+0xa>
 8006162:	4770      	bx	lr
 8006164:	f803 1b01 	strb.w	r1, [r3], #1
 8006168:	e7f9      	b.n	800615e <memset+0x4>
	...

0800616c <_localeconv_r>:
 800616c:	4800      	ldr	r0, [pc, #0]	; (8006170 <_localeconv_r+0x4>)
 800616e:	4770      	bx	lr
 8006170:	2000015c 	.word	0x2000015c

08006174 <_close_r>:
 8006174:	b538      	push	{r3, r4, r5, lr}
 8006176:	4d06      	ldr	r5, [pc, #24]	; (8006190 <_close_r+0x1c>)
 8006178:	2300      	movs	r3, #0
 800617a:	4604      	mov	r4, r0
 800617c:	4608      	mov	r0, r1
 800617e:	602b      	str	r3, [r5, #0]
 8006180:	f7fb f9d9 	bl	8001536 <_close>
 8006184:	1c43      	adds	r3, r0, #1
 8006186:	d102      	bne.n	800618e <_close_r+0x1a>
 8006188:	682b      	ldr	r3, [r5, #0]
 800618a:	b103      	cbz	r3, 800618e <_close_r+0x1a>
 800618c:	6023      	str	r3, [r4, #0]
 800618e:	bd38      	pop	{r3, r4, r5, pc}
 8006190:	20000514 	.word	0x20000514

08006194 <_lseek_r>:
 8006194:	b538      	push	{r3, r4, r5, lr}
 8006196:	4d07      	ldr	r5, [pc, #28]	; (80061b4 <_lseek_r+0x20>)
 8006198:	4604      	mov	r4, r0
 800619a:	4608      	mov	r0, r1
 800619c:	4611      	mov	r1, r2
 800619e:	2200      	movs	r2, #0
 80061a0:	602a      	str	r2, [r5, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f7fb f9ee 	bl	8001584 <_lseek>
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	d102      	bne.n	80061b2 <_lseek_r+0x1e>
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	b103      	cbz	r3, 80061b2 <_lseek_r+0x1e>
 80061b0:	6023      	str	r3, [r4, #0]
 80061b2:	bd38      	pop	{r3, r4, r5, pc}
 80061b4:	20000514 	.word	0x20000514

080061b8 <_read_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4d07      	ldr	r5, [pc, #28]	; (80061d8 <_read_r+0x20>)
 80061bc:	4604      	mov	r4, r0
 80061be:	4608      	mov	r0, r1
 80061c0:	4611      	mov	r1, r2
 80061c2:	2200      	movs	r2, #0
 80061c4:	602a      	str	r2, [r5, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	f7fb f97c 	bl	80014c4 <_read>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d102      	bne.n	80061d6 <_read_r+0x1e>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	b103      	cbz	r3, 80061d6 <_read_r+0x1e>
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	bd38      	pop	{r3, r4, r5, pc}
 80061d8:	20000514 	.word	0x20000514

080061dc <_write_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4d07      	ldr	r5, [pc, #28]	; (80061fc <_write_r+0x20>)
 80061e0:	4604      	mov	r4, r0
 80061e2:	4608      	mov	r0, r1
 80061e4:	4611      	mov	r1, r2
 80061e6:	2200      	movs	r2, #0
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f7fb f987 	bl	80014fe <_write>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_write_r+0x1e>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_write_r+0x1e>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	20000514 	.word	0x20000514

08006200 <__errno>:
 8006200:	4b01      	ldr	r3, [pc, #4]	; (8006208 <__errno+0x8>)
 8006202:	6818      	ldr	r0, [r3, #0]
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20000068 	.word	0x20000068

0800620c <__libc_init_array>:
 800620c:	b570      	push	{r4, r5, r6, lr}
 800620e:	4d0d      	ldr	r5, [pc, #52]	; (8006244 <__libc_init_array+0x38>)
 8006210:	4c0d      	ldr	r4, [pc, #52]	; (8006248 <__libc_init_array+0x3c>)
 8006212:	1b64      	subs	r4, r4, r5
 8006214:	10a4      	asrs	r4, r4, #2
 8006216:	2600      	movs	r6, #0
 8006218:	42a6      	cmp	r6, r4
 800621a:	d109      	bne.n	8006230 <__libc_init_array+0x24>
 800621c:	4d0b      	ldr	r5, [pc, #44]	; (800624c <__libc_init_array+0x40>)
 800621e:	4c0c      	ldr	r4, [pc, #48]	; (8006250 <__libc_init_array+0x44>)
 8006220:	f002 f896 	bl	8008350 <_init>
 8006224:	1b64      	subs	r4, r4, r5
 8006226:	10a4      	asrs	r4, r4, #2
 8006228:	2600      	movs	r6, #0
 800622a:	42a6      	cmp	r6, r4
 800622c:	d105      	bne.n	800623a <__libc_init_array+0x2e>
 800622e:	bd70      	pop	{r4, r5, r6, pc}
 8006230:	f855 3b04 	ldr.w	r3, [r5], #4
 8006234:	4798      	blx	r3
 8006236:	3601      	adds	r6, #1
 8006238:	e7ee      	b.n	8006218 <__libc_init_array+0xc>
 800623a:	f855 3b04 	ldr.w	r3, [r5], #4
 800623e:	4798      	blx	r3
 8006240:	3601      	adds	r6, #1
 8006242:	e7f2      	b.n	800622a <__libc_init_array+0x1e>
 8006244:	0800881c 	.word	0x0800881c
 8006248:	0800881c 	.word	0x0800881c
 800624c:	0800881c 	.word	0x0800881c
 8006250:	08008820 	.word	0x08008820

08006254 <__retarget_lock_init_recursive>:
 8006254:	4770      	bx	lr

08006256 <__retarget_lock_acquire_recursive>:
 8006256:	4770      	bx	lr

08006258 <__retarget_lock_release_recursive>:
 8006258:	4770      	bx	lr

0800625a <quorem>:
 800625a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800625e:	6903      	ldr	r3, [r0, #16]
 8006260:	690c      	ldr	r4, [r1, #16]
 8006262:	42a3      	cmp	r3, r4
 8006264:	4607      	mov	r7, r0
 8006266:	db7e      	blt.n	8006366 <quorem+0x10c>
 8006268:	3c01      	subs	r4, #1
 800626a:	f101 0814 	add.w	r8, r1, #20
 800626e:	f100 0514 	add.w	r5, r0, #20
 8006272:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006276:	9301      	str	r3, [sp, #4]
 8006278:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800627c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006280:	3301      	adds	r3, #1
 8006282:	429a      	cmp	r2, r3
 8006284:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006288:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800628c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006290:	d331      	bcc.n	80062f6 <quorem+0x9c>
 8006292:	f04f 0e00 	mov.w	lr, #0
 8006296:	4640      	mov	r0, r8
 8006298:	46ac      	mov	ip, r5
 800629a:	46f2      	mov	sl, lr
 800629c:	f850 2b04 	ldr.w	r2, [r0], #4
 80062a0:	b293      	uxth	r3, r2
 80062a2:	fb06 e303 	mla	r3, r6, r3, lr
 80062a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062aa:	0c1a      	lsrs	r2, r3, #16
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	ebaa 0303 	sub.w	r3, sl, r3
 80062b2:	f8dc a000 	ldr.w	sl, [ip]
 80062b6:	fa13 f38a 	uxtah	r3, r3, sl
 80062ba:	fb06 220e 	mla	r2, r6, lr, r2
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	9b00      	ldr	r3, [sp, #0]
 80062c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80062c6:	b292      	uxth	r2, r2
 80062c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80062cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80062d4:	4581      	cmp	r9, r0
 80062d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062da:	f84c 3b04 	str.w	r3, [ip], #4
 80062de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80062e2:	d2db      	bcs.n	800629c <quorem+0x42>
 80062e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80062e8:	b92b      	cbnz	r3, 80062f6 <quorem+0x9c>
 80062ea:	9b01      	ldr	r3, [sp, #4]
 80062ec:	3b04      	subs	r3, #4
 80062ee:	429d      	cmp	r5, r3
 80062f0:	461a      	mov	r2, r3
 80062f2:	d32c      	bcc.n	800634e <quorem+0xf4>
 80062f4:	613c      	str	r4, [r7, #16]
 80062f6:	4638      	mov	r0, r7
 80062f8:	f001 f9a8 	bl	800764c <__mcmp>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	db22      	blt.n	8006346 <quorem+0xec>
 8006300:	3601      	adds	r6, #1
 8006302:	4629      	mov	r1, r5
 8006304:	2000      	movs	r0, #0
 8006306:	f858 2b04 	ldr.w	r2, [r8], #4
 800630a:	f8d1 c000 	ldr.w	ip, [r1]
 800630e:	b293      	uxth	r3, r2
 8006310:	1ac3      	subs	r3, r0, r3
 8006312:	0c12      	lsrs	r2, r2, #16
 8006314:	fa13 f38c 	uxtah	r3, r3, ip
 8006318:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800631c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006320:	b29b      	uxth	r3, r3
 8006322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006326:	45c1      	cmp	r9, r8
 8006328:	f841 3b04 	str.w	r3, [r1], #4
 800632c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006330:	d2e9      	bcs.n	8006306 <quorem+0xac>
 8006332:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006336:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800633a:	b922      	cbnz	r2, 8006346 <quorem+0xec>
 800633c:	3b04      	subs	r3, #4
 800633e:	429d      	cmp	r5, r3
 8006340:	461a      	mov	r2, r3
 8006342:	d30a      	bcc.n	800635a <quorem+0x100>
 8006344:	613c      	str	r4, [r7, #16]
 8006346:	4630      	mov	r0, r6
 8006348:	b003      	add	sp, #12
 800634a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800634e:	6812      	ldr	r2, [r2, #0]
 8006350:	3b04      	subs	r3, #4
 8006352:	2a00      	cmp	r2, #0
 8006354:	d1ce      	bne.n	80062f4 <quorem+0x9a>
 8006356:	3c01      	subs	r4, #1
 8006358:	e7c9      	b.n	80062ee <quorem+0x94>
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	3b04      	subs	r3, #4
 800635e:	2a00      	cmp	r2, #0
 8006360:	d1f0      	bne.n	8006344 <quorem+0xea>
 8006362:	3c01      	subs	r4, #1
 8006364:	e7eb      	b.n	800633e <quorem+0xe4>
 8006366:	2000      	movs	r0, #0
 8006368:	e7ee      	b.n	8006348 <quorem+0xee>
 800636a:	0000      	movs	r0, r0
 800636c:	0000      	movs	r0, r0
	...

08006370 <_dtoa_r>:
 8006370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006374:	ed2d 8b04 	vpush	{d8-d9}
 8006378:	69c5      	ldr	r5, [r0, #28]
 800637a:	b093      	sub	sp, #76	; 0x4c
 800637c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006380:	ec57 6b10 	vmov	r6, r7, d0
 8006384:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006388:	9107      	str	r1, [sp, #28]
 800638a:	4604      	mov	r4, r0
 800638c:	920a      	str	r2, [sp, #40]	; 0x28
 800638e:	930d      	str	r3, [sp, #52]	; 0x34
 8006390:	b975      	cbnz	r5, 80063b0 <_dtoa_r+0x40>
 8006392:	2010      	movs	r0, #16
 8006394:	f000 fe2a 	bl	8006fec <malloc>
 8006398:	4602      	mov	r2, r0
 800639a:	61e0      	str	r0, [r4, #28]
 800639c:	b920      	cbnz	r0, 80063a8 <_dtoa_r+0x38>
 800639e:	4bae      	ldr	r3, [pc, #696]	; (8006658 <_dtoa_r+0x2e8>)
 80063a0:	21ef      	movs	r1, #239	; 0xef
 80063a2:	48ae      	ldr	r0, [pc, #696]	; (800665c <_dtoa_r+0x2ec>)
 80063a4:	f001 fc90 	bl	8007cc8 <__assert_func>
 80063a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80063ac:	6005      	str	r5, [r0, #0]
 80063ae:	60c5      	str	r5, [r0, #12]
 80063b0:	69e3      	ldr	r3, [r4, #28]
 80063b2:	6819      	ldr	r1, [r3, #0]
 80063b4:	b151      	cbz	r1, 80063cc <_dtoa_r+0x5c>
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	604a      	str	r2, [r1, #4]
 80063ba:	2301      	movs	r3, #1
 80063bc:	4093      	lsls	r3, r2
 80063be:	608b      	str	r3, [r1, #8]
 80063c0:	4620      	mov	r0, r4
 80063c2:	f000 ff07 	bl	80071d4 <_Bfree>
 80063c6:	69e3      	ldr	r3, [r4, #28]
 80063c8:	2200      	movs	r2, #0
 80063ca:	601a      	str	r2, [r3, #0]
 80063cc:	1e3b      	subs	r3, r7, #0
 80063ce:	bfbb      	ittet	lt
 80063d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80063d4:	9303      	strlt	r3, [sp, #12]
 80063d6:	2300      	movge	r3, #0
 80063d8:	2201      	movlt	r2, #1
 80063da:	bfac      	ite	ge
 80063dc:	f8c8 3000 	strge.w	r3, [r8]
 80063e0:	f8c8 2000 	strlt.w	r2, [r8]
 80063e4:	4b9e      	ldr	r3, [pc, #632]	; (8006660 <_dtoa_r+0x2f0>)
 80063e6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80063ea:	ea33 0308 	bics.w	r3, r3, r8
 80063ee:	d11b      	bne.n	8006428 <_dtoa_r+0xb8>
 80063f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80063f6:	6013      	str	r3, [r2, #0]
 80063f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80063fc:	4333      	orrs	r3, r6
 80063fe:	f000 8593 	beq.w	8006f28 <_dtoa_r+0xbb8>
 8006402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006404:	b963      	cbnz	r3, 8006420 <_dtoa_r+0xb0>
 8006406:	4b97      	ldr	r3, [pc, #604]	; (8006664 <_dtoa_r+0x2f4>)
 8006408:	e027      	b.n	800645a <_dtoa_r+0xea>
 800640a:	4b97      	ldr	r3, [pc, #604]	; (8006668 <_dtoa_r+0x2f8>)
 800640c:	9300      	str	r3, [sp, #0]
 800640e:	3308      	adds	r3, #8
 8006410:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006412:	6013      	str	r3, [r2, #0]
 8006414:	9800      	ldr	r0, [sp, #0]
 8006416:	b013      	add	sp, #76	; 0x4c
 8006418:	ecbd 8b04 	vpop	{d8-d9}
 800641c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006420:	4b90      	ldr	r3, [pc, #576]	; (8006664 <_dtoa_r+0x2f4>)
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	3303      	adds	r3, #3
 8006426:	e7f3      	b.n	8006410 <_dtoa_r+0xa0>
 8006428:	ed9d 7b02 	vldr	d7, [sp, #8]
 800642c:	2200      	movs	r2, #0
 800642e:	ec51 0b17 	vmov	r0, r1, d7
 8006432:	eeb0 8a47 	vmov.f32	s16, s14
 8006436:	eef0 8a67 	vmov.f32	s17, s15
 800643a:	2300      	movs	r3, #0
 800643c:	f7fa fb4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006440:	4681      	mov	r9, r0
 8006442:	b160      	cbz	r0, 800645e <_dtoa_r+0xee>
 8006444:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006446:	2301      	movs	r3, #1
 8006448:	6013      	str	r3, [r2, #0]
 800644a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8568 	beq.w	8006f22 <_dtoa_r+0xbb2>
 8006452:	4b86      	ldr	r3, [pc, #536]	; (800666c <_dtoa_r+0x2fc>)
 8006454:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006456:	6013      	str	r3, [r2, #0]
 8006458:	3b01      	subs	r3, #1
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	e7da      	b.n	8006414 <_dtoa_r+0xa4>
 800645e:	aa10      	add	r2, sp, #64	; 0x40
 8006460:	a911      	add	r1, sp, #68	; 0x44
 8006462:	4620      	mov	r0, r4
 8006464:	eeb0 0a48 	vmov.f32	s0, s16
 8006468:	eef0 0a68 	vmov.f32	s1, s17
 800646c:	f001 f994 	bl	8007798 <__d2b>
 8006470:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006474:	4682      	mov	sl, r0
 8006476:	2d00      	cmp	r5, #0
 8006478:	d07f      	beq.n	800657a <_dtoa_r+0x20a>
 800647a:	ee18 3a90 	vmov	r3, s17
 800647e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006482:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006486:	ec51 0b18 	vmov	r0, r1, d8
 800648a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800648e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006492:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006496:	4619      	mov	r1, r3
 8006498:	2200      	movs	r2, #0
 800649a:	4b75      	ldr	r3, [pc, #468]	; (8006670 <_dtoa_r+0x300>)
 800649c:	f7f9 fefc 	bl	8000298 <__aeabi_dsub>
 80064a0:	a367      	add	r3, pc, #412	; (adr r3, 8006640 <_dtoa_r+0x2d0>)
 80064a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a6:	f7fa f8af 	bl	8000608 <__aeabi_dmul>
 80064aa:	a367      	add	r3, pc, #412	; (adr r3, 8006648 <_dtoa_r+0x2d8>)
 80064ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064b0:	f7f9 fef4 	bl	800029c <__adddf3>
 80064b4:	4606      	mov	r6, r0
 80064b6:	4628      	mov	r0, r5
 80064b8:	460f      	mov	r7, r1
 80064ba:	f7fa f83b 	bl	8000534 <__aeabi_i2d>
 80064be:	a364      	add	r3, pc, #400	; (adr r3, 8006650 <_dtoa_r+0x2e0>)
 80064c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c4:	f7fa f8a0 	bl	8000608 <__aeabi_dmul>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	4630      	mov	r0, r6
 80064ce:	4639      	mov	r1, r7
 80064d0:	f7f9 fee4 	bl	800029c <__adddf3>
 80064d4:	4606      	mov	r6, r0
 80064d6:	460f      	mov	r7, r1
 80064d8:	f7fa fb46 	bl	8000b68 <__aeabi_d2iz>
 80064dc:	2200      	movs	r2, #0
 80064de:	4683      	mov	fp, r0
 80064e0:	2300      	movs	r3, #0
 80064e2:	4630      	mov	r0, r6
 80064e4:	4639      	mov	r1, r7
 80064e6:	f7fa fb01 	bl	8000aec <__aeabi_dcmplt>
 80064ea:	b148      	cbz	r0, 8006500 <_dtoa_r+0x190>
 80064ec:	4658      	mov	r0, fp
 80064ee:	f7fa f821 	bl	8000534 <__aeabi_i2d>
 80064f2:	4632      	mov	r2, r6
 80064f4:	463b      	mov	r3, r7
 80064f6:	f7fa faef 	bl	8000ad8 <__aeabi_dcmpeq>
 80064fa:	b908      	cbnz	r0, 8006500 <_dtoa_r+0x190>
 80064fc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006500:	f1bb 0f16 	cmp.w	fp, #22
 8006504:	d857      	bhi.n	80065b6 <_dtoa_r+0x246>
 8006506:	4b5b      	ldr	r3, [pc, #364]	; (8006674 <_dtoa_r+0x304>)
 8006508:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800650c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006510:	ec51 0b18 	vmov	r0, r1, d8
 8006514:	f7fa faea 	bl	8000aec <__aeabi_dcmplt>
 8006518:	2800      	cmp	r0, #0
 800651a:	d04e      	beq.n	80065ba <_dtoa_r+0x24a>
 800651c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006520:	2300      	movs	r3, #0
 8006522:	930c      	str	r3, [sp, #48]	; 0x30
 8006524:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006526:	1b5b      	subs	r3, r3, r5
 8006528:	1e5a      	subs	r2, r3, #1
 800652a:	bf45      	ittet	mi
 800652c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006530:	9305      	strmi	r3, [sp, #20]
 8006532:	2300      	movpl	r3, #0
 8006534:	2300      	movmi	r3, #0
 8006536:	9206      	str	r2, [sp, #24]
 8006538:	bf54      	ite	pl
 800653a:	9305      	strpl	r3, [sp, #20]
 800653c:	9306      	strmi	r3, [sp, #24]
 800653e:	f1bb 0f00 	cmp.w	fp, #0
 8006542:	db3c      	blt.n	80065be <_dtoa_r+0x24e>
 8006544:	9b06      	ldr	r3, [sp, #24]
 8006546:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800654a:	445b      	add	r3, fp
 800654c:	9306      	str	r3, [sp, #24]
 800654e:	2300      	movs	r3, #0
 8006550:	9308      	str	r3, [sp, #32]
 8006552:	9b07      	ldr	r3, [sp, #28]
 8006554:	2b09      	cmp	r3, #9
 8006556:	d868      	bhi.n	800662a <_dtoa_r+0x2ba>
 8006558:	2b05      	cmp	r3, #5
 800655a:	bfc4      	itt	gt
 800655c:	3b04      	subgt	r3, #4
 800655e:	9307      	strgt	r3, [sp, #28]
 8006560:	9b07      	ldr	r3, [sp, #28]
 8006562:	f1a3 0302 	sub.w	r3, r3, #2
 8006566:	bfcc      	ite	gt
 8006568:	2500      	movgt	r5, #0
 800656a:	2501      	movle	r5, #1
 800656c:	2b03      	cmp	r3, #3
 800656e:	f200 8085 	bhi.w	800667c <_dtoa_r+0x30c>
 8006572:	e8df f003 	tbb	[pc, r3]
 8006576:	3b2e      	.short	0x3b2e
 8006578:	5839      	.short	0x5839
 800657a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800657e:	441d      	add	r5, r3
 8006580:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006584:	2b20      	cmp	r3, #32
 8006586:	bfc1      	itttt	gt
 8006588:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800658c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006590:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006594:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006598:	bfd6      	itet	le
 800659a:	f1c3 0320 	rsble	r3, r3, #32
 800659e:	ea48 0003 	orrgt.w	r0, r8, r3
 80065a2:	fa06 f003 	lslle.w	r0, r6, r3
 80065a6:	f7f9 ffb5 	bl	8000514 <__aeabi_ui2d>
 80065aa:	2201      	movs	r2, #1
 80065ac:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80065b0:	3d01      	subs	r5, #1
 80065b2:	920e      	str	r2, [sp, #56]	; 0x38
 80065b4:	e76f      	b.n	8006496 <_dtoa_r+0x126>
 80065b6:	2301      	movs	r3, #1
 80065b8:	e7b3      	b.n	8006522 <_dtoa_r+0x1b2>
 80065ba:	900c      	str	r0, [sp, #48]	; 0x30
 80065bc:	e7b2      	b.n	8006524 <_dtoa_r+0x1b4>
 80065be:	9b05      	ldr	r3, [sp, #20]
 80065c0:	eba3 030b 	sub.w	r3, r3, fp
 80065c4:	9305      	str	r3, [sp, #20]
 80065c6:	f1cb 0300 	rsb	r3, fp, #0
 80065ca:	9308      	str	r3, [sp, #32]
 80065cc:	2300      	movs	r3, #0
 80065ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80065d0:	e7bf      	b.n	8006552 <_dtoa_r+0x1e2>
 80065d2:	2300      	movs	r3, #0
 80065d4:	9309      	str	r3, [sp, #36]	; 0x24
 80065d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065d8:	2b00      	cmp	r3, #0
 80065da:	dc52      	bgt.n	8006682 <_dtoa_r+0x312>
 80065dc:	2301      	movs	r3, #1
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	9304      	str	r3, [sp, #16]
 80065e2:	461a      	mov	r2, r3
 80065e4:	920a      	str	r2, [sp, #40]	; 0x28
 80065e6:	e00b      	b.n	8006600 <_dtoa_r+0x290>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e7f3      	b.n	80065d4 <_dtoa_r+0x264>
 80065ec:	2300      	movs	r3, #0
 80065ee:	9309      	str	r3, [sp, #36]	; 0x24
 80065f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065f2:	445b      	add	r3, fp
 80065f4:	9301      	str	r3, [sp, #4]
 80065f6:	3301      	adds	r3, #1
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	9304      	str	r3, [sp, #16]
 80065fc:	bfb8      	it	lt
 80065fe:	2301      	movlt	r3, #1
 8006600:	69e0      	ldr	r0, [r4, #28]
 8006602:	2100      	movs	r1, #0
 8006604:	2204      	movs	r2, #4
 8006606:	f102 0614 	add.w	r6, r2, #20
 800660a:	429e      	cmp	r6, r3
 800660c:	d93d      	bls.n	800668a <_dtoa_r+0x31a>
 800660e:	6041      	str	r1, [r0, #4]
 8006610:	4620      	mov	r0, r4
 8006612:	f000 fd9f 	bl	8007154 <_Balloc>
 8006616:	9000      	str	r0, [sp, #0]
 8006618:	2800      	cmp	r0, #0
 800661a:	d139      	bne.n	8006690 <_dtoa_r+0x320>
 800661c:	4b16      	ldr	r3, [pc, #88]	; (8006678 <_dtoa_r+0x308>)
 800661e:	4602      	mov	r2, r0
 8006620:	f240 11af 	movw	r1, #431	; 0x1af
 8006624:	e6bd      	b.n	80063a2 <_dtoa_r+0x32>
 8006626:	2301      	movs	r3, #1
 8006628:	e7e1      	b.n	80065ee <_dtoa_r+0x27e>
 800662a:	2501      	movs	r5, #1
 800662c:	2300      	movs	r3, #0
 800662e:	9307      	str	r3, [sp, #28]
 8006630:	9509      	str	r5, [sp, #36]	; 0x24
 8006632:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006636:	9301      	str	r3, [sp, #4]
 8006638:	9304      	str	r3, [sp, #16]
 800663a:	2200      	movs	r2, #0
 800663c:	2312      	movs	r3, #18
 800663e:	e7d1      	b.n	80065e4 <_dtoa_r+0x274>
 8006640:	636f4361 	.word	0x636f4361
 8006644:	3fd287a7 	.word	0x3fd287a7
 8006648:	8b60c8b3 	.word	0x8b60c8b3
 800664c:	3fc68a28 	.word	0x3fc68a28
 8006650:	509f79fb 	.word	0x509f79fb
 8006654:	3fd34413 	.word	0x3fd34413
 8006658:	080084e1 	.word	0x080084e1
 800665c:	080084f8 	.word	0x080084f8
 8006660:	7ff00000 	.word	0x7ff00000
 8006664:	080084dd 	.word	0x080084dd
 8006668:	080084d4 	.word	0x080084d4
 800666c:	080084b1 	.word	0x080084b1
 8006670:	3ff80000 	.word	0x3ff80000
 8006674:	080085e8 	.word	0x080085e8
 8006678:	08008550 	.word	0x08008550
 800667c:	2301      	movs	r3, #1
 800667e:	9309      	str	r3, [sp, #36]	; 0x24
 8006680:	e7d7      	b.n	8006632 <_dtoa_r+0x2c2>
 8006682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	e7ba      	b.n	8006600 <_dtoa_r+0x290>
 800668a:	3101      	adds	r1, #1
 800668c:	0052      	lsls	r2, r2, #1
 800668e:	e7ba      	b.n	8006606 <_dtoa_r+0x296>
 8006690:	69e3      	ldr	r3, [r4, #28]
 8006692:	9a00      	ldr	r2, [sp, #0]
 8006694:	601a      	str	r2, [r3, #0]
 8006696:	9b04      	ldr	r3, [sp, #16]
 8006698:	2b0e      	cmp	r3, #14
 800669a:	f200 80a8 	bhi.w	80067ee <_dtoa_r+0x47e>
 800669e:	2d00      	cmp	r5, #0
 80066a0:	f000 80a5 	beq.w	80067ee <_dtoa_r+0x47e>
 80066a4:	f1bb 0f00 	cmp.w	fp, #0
 80066a8:	dd38      	ble.n	800671c <_dtoa_r+0x3ac>
 80066aa:	4bc0      	ldr	r3, [pc, #768]	; (80069ac <_dtoa_r+0x63c>)
 80066ac:	f00b 020f 	and.w	r2, fp, #15
 80066b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066b4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80066b8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80066bc:	ea4f 182b 	mov.w	r8, fp, asr #4
 80066c0:	d019      	beq.n	80066f6 <_dtoa_r+0x386>
 80066c2:	4bbb      	ldr	r3, [pc, #748]	; (80069b0 <_dtoa_r+0x640>)
 80066c4:	ec51 0b18 	vmov	r0, r1, d8
 80066c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80066cc:	f7fa f8c6 	bl	800085c <__aeabi_ddiv>
 80066d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066d4:	f008 080f 	and.w	r8, r8, #15
 80066d8:	2503      	movs	r5, #3
 80066da:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80069b0 <_dtoa_r+0x640>
 80066de:	f1b8 0f00 	cmp.w	r8, #0
 80066e2:	d10a      	bne.n	80066fa <_dtoa_r+0x38a>
 80066e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066e8:	4632      	mov	r2, r6
 80066ea:	463b      	mov	r3, r7
 80066ec:	f7fa f8b6 	bl	800085c <__aeabi_ddiv>
 80066f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f4:	e02b      	b.n	800674e <_dtoa_r+0x3de>
 80066f6:	2502      	movs	r5, #2
 80066f8:	e7ef      	b.n	80066da <_dtoa_r+0x36a>
 80066fa:	f018 0f01 	tst.w	r8, #1
 80066fe:	d008      	beq.n	8006712 <_dtoa_r+0x3a2>
 8006700:	4630      	mov	r0, r6
 8006702:	4639      	mov	r1, r7
 8006704:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006708:	f7f9 ff7e 	bl	8000608 <__aeabi_dmul>
 800670c:	3501      	adds	r5, #1
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006716:	f109 0908 	add.w	r9, r9, #8
 800671a:	e7e0      	b.n	80066de <_dtoa_r+0x36e>
 800671c:	f000 809f 	beq.w	800685e <_dtoa_r+0x4ee>
 8006720:	f1cb 0600 	rsb	r6, fp, #0
 8006724:	4ba1      	ldr	r3, [pc, #644]	; (80069ac <_dtoa_r+0x63c>)
 8006726:	4fa2      	ldr	r7, [pc, #648]	; (80069b0 <_dtoa_r+0x640>)
 8006728:	f006 020f 	and.w	r2, r6, #15
 800672c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006734:	ec51 0b18 	vmov	r0, r1, d8
 8006738:	f7f9 ff66 	bl	8000608 <__aeabi_dmul>
 800673c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006740:	1136      	asrs	r6, r6, #4
 8006742:	2300      	movs	r3, #0
 8006744:	2502      	movs	r5, #2
 8006746:	2e00      	cmp	r6, #0
 8006748:	d17e      	bne.n	8006848 <_dtoa_r+0x4d8>
 800674a:	2b00      	cmp	r3, #0
 800674c:	d1d0      	bne.n	80066f0 <_dtoa_r+0x380>
 800674e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006750:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006754:	2b00      	cmp	r3, #0
 8006756:	f000 8084 	beq.w	8006862 <_dtoa_r+0x4f2>
 800675a:	4b96      	ldr	r3, [pc, #600]	; (80069b4 <_dtoa_r+0x644>)
 800675c:	2200      	movs	r2, #0
 800675e:	4640      	mov	r0, r8
 8006760:	4649      	mov	r1, r9
 8006762:	f7fa f9c3 	bl	8000aec <__aeabi_dcmplt>
 8006766:	2800      	cmp	r0, #0
 8006768:	d07b      	beq.n	8006862 <_dtoa_r+0x4f2>
 800676a:	9b04      	ldr	r3, [sp, #16]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d078      	beq.n	8006862 <_dtoa_r+0x4f2>
 8006770:	9b01      	ldr	r3, [sp, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	dd39      	ble.n	80067ea <_dtoa_r+0x47a>
 8006776:	4b90      	ldr	r3, [pc, #576]	; (80069b8 <_dtoa_r+0x648>)
 8006778:	2200      	movs	r2, #0
 800677a:	4640      	mov	r0, r8
 800677c:	4649      	mov	r1, r9
 800677e:	f7f9 ff43 	bl	8000608 <__aeabi_dmul>
 8006782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006786:	9e01      	ldr	r6, [sp, #4]
 8006788:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800678c:	3501      	adds	r5, #1
 800678e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006792:	4628      	mov	r0, r5
 8006794:	f7f9 fece 	bl	8000534 <__aeabi_i2d>
 8006798:	4642      	mov	r2, r8
 800679a:	464b      	mov	r3, r9
 800679c:	f7f9 ff34 	bl	8000608 <__aeabi_dmul>
 80067a0:	4b86      	ldr	r3, [pc, #536]	; (80069bc <_dtoa_r+0x64c>)
 80067a2:	2200      	movs	r2, #0
 80067a4:	f7f9 fd7a 	bl	800029c <__adddf3>
 80067a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80067ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b0:	9303      	str	r3, [sp, #12]
 80067b2:	2e00      	cmp	r6, #0
 80067b4:	d158      	bne.n	8006868 <_dtoa_r+0x4f8>
 80067b6:	4b82      	ldr	r3, [pc, #520]	; (80069c0 <_dtoa_r+0x650>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	4640      	mov	r0, r8
 80067bc:	4649      	mov	r1, r9
 80067be:	f7f9 fd6b 	bl	8000298 <__aeabi_dsub>
 80067c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067c6:	4680      	mov	r8, r0
 80067c8:	4689      	mov	r9, r1
 80067ca:	f7fa f9ad 	bl	8000b28 <__aeabi_dcmpgt>
 80067ce:	2800      	cmp	r0, #0
 80067d0:	f040 8296 	bne.w	8006d00 <_dtoa_r+0x990>
 80067d4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80067d8:	4640      	mov	r0, r8
 80067da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80067de:	4649      	mov	r1, r9
 80067e0:	f7fa f984 	bl	8000aec <__aeabi_dcmplt>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	f040 8289 	bne.w	8006cfc <_dtoa_r+0x98c>
 80067ea:	ed8d 8b02 	vstr	d8, [sp, #8]
 80067ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	f2c0 814e 	blt.w	8006a92 <_dtoa_r+0x722>
 80067f6:	f1bb 0f0e 	cmp.w	fp, #14
 80067fa:	f300 814a 	bgt.w	8006a92 <_dtoa_r+0x722>
 80067fe:	4b6b      	ldr	r3, [pc, #428]	; (80069ac <_dtoa_r+0x63c>)
 8006800:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006804:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800680a:	2b00      	cmp	r3, #0
 800680c:	f280 80dc 	bge.w	80069c8 <_dtoa_r+0x658>
 8006810:	9b04      	ldr	r3, [sp, #16]
 8006812:	2b00      	cmp	r3, #0
 8006814:	f300 80d8 	bgt.w	80069c8 <_dtoa_r+0x658>
 8006818:	f040 826f 	bne.w	8006cfa <_dtoa_r+0x98a>
 800681c:	4b68      	ldr	r3, [pc, #416]	; (80069c0 <_dtoa_r+0x650>)
 800681e:	2200      	movs	r2, #0
 8006820:	4640      	mov	r0, r8
 8006822:	4649      	mov	r1, r9
 8006824:	f7f9 fef0 	bl	8000608 <__aeabi_dmul>
 8006828:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800682c:	f7fa f972 	bl	8000b14 <__aeabi_dcmpge>
 8006830:	9e04      	ldr	r6, [sp, #16]
 8006832:	4637      	mov	r7, r6
 8006834:	2800      	cmp	r0, #0
 8006836:	f040 8245 	bne.w	8006cc4 <_dtoa_r+0x954>
 800683a:	9d00      	ldr	r5, [sp, #0]
 800683c:	2331      	movs	r3, #49	; 0x31
 800683e:	f805 3b01 	strb.w	r3, [r5], #1
 8006842:	f10b 0b01 	add.w	fp, fp, #1
 8006846:	e241      	b.n	8006ccc <_dtoa_r+0x95c>
 8006848:	07f2      	lsls	r2, r6, #31
 800684a:	d505      	bpl.n	8006858 <_dtoa_r+0x4e8>
 800684c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006850:	f7f9 feda 	bl	8000608 <__aeabi_dmul>
 8006854:	3501      	adds	r5, #1
 8006856:	2301      	movs	r3, #1
 8006858:	1076      	asrs	r6, r6, #1
 800685a:	3708      	adds	r7, #8
 800685c:	e773      	b.n	8006746 <_dtoa_r+0x3d6>
 800685e:	2502      	movs	r5, #2
 8006860:	e775      	b.n	800674e <_dtoa_r+0x3de>
 8006862:	9e04      	ldr	r6, [sp, #16]
 8006864:	465f      	mov	r7, fp
 8006866:	e792      	b.n	800678e <_dtoa_r+0x41e>
 8006868:	9900      	ldr	r1, [sp, #0]
 800686a:	4b50      	ldr	r3, [pc, #320]	; (80069ac <_dtoa_r+0x63c>)
 800686c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006870:	4431      	add	r1, r6
 8006872:	9102      	str	r1, [sp, #8]
 8006874:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006876:	eeb0 9a47 	vmov.f32	s18, s14
 800687a:	eef0 9a67 	vmov.f32	s19, s15
 800687e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006882:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006886:	2900      	cmp	r1, #0
 8006888:	d044      	beq.n	8006914 <_dtoa_r+0x5a4>
 800688a:	494e      	ldr	r1, [pc, #312]	; (80069c4 <_dtoa_r+0x654>)
 800688c:	2000      	movs	r0, #0
 800688e:	f7f9 ffe5 	bl	800085c <__aeabi_ddiv>
 8006892:	ec53 2b19 	vmov	r2, r3, d9
 8006896:	f7f9 fcff 	bl	8000298 <__aeabi_dsub>
 800689a:	9d00      	ldr	r5, [sp, #0]
 800689c:	ec41 0b19 	vmov	d9, r0, r1
 80068a0:	4649      	mov	r1, r9
 80068a2:	4640      	mov	r0, r8
 80068a4:	f7fa f960 	bl	8000b68 <__aeabi_d2iz>
 80068a8:	4606      	mov	r6, r0
 80068aa:	f7f9 fe43 	bl	8000534 <__aeabi_i2d>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4640      	mov	r0, r8
 80068b4:	4649      	mov	r1, r9
 80068b6:	f7f9 fcef 	bl	8000298 <__aeabi_dsub>
 80068ba:	3630      	adds	r6, #48	; 0x30
 80068bc:	f805 6b01 	strb.w	r6, [r5], #1
 80068c0:	ec53 2b19 	vmov	r2, r3, d9
 80068c4:	4680      	mov	r8, r0
 80068c6:	4689      	mov	r9, r1
 80068c8:	f7fa f910 	bl	8000aec <__aeabi_dcmplt>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	d164      	bne.n	800699a <_dtoa_r+0x62a>
 80068d0:	4642      	mov	r2, r8
 80068d2:	464b      	mov	r3, r9
 80068d4:	4937      	ldr	r1, [pc, #220]	; (80069b4 <_dtoa_r+0x644>)
 80068d6:	2000      	movs	r0, #0
 80068d8:	f7f9 fcde 	bl	8000298 <__aeabi_dsub>
 80068dc:	ec53 2b19 	vmov	r2, r3, d9
 80068e0:	f7fa f904 	bl	8000aec <__aeabi_dcmplt>
 80068e4:	2800      	cmp	r0, #0
 80068e6:	f040 80b6 	bne.w	8006a56 <_dtoa_r+0x6e6>
 80068ea:	9b02      	ldr	r3, [sp, #8]
 80068ec:	429d      	cmp	r5, r3
 80068ee:	f43f af7c 	beq.w	80067ea <_dtoa_r+0x47a>
 80068f2:	4b31      	ldr	r3, [pc, #196]	; (80069b8 <_dtoa_r+0x648>)
 80068f4:	ec51 0b19 	vmov	r0, r1, d9
 80068f8:	2200      	movs	r2, #0
 80068fa:	f7f9 fe85 	bl	8000608 <__aeabi_dmul>
 80068fe:	4b2e      	ldr	r3, [pc, #184]	; (80069b8 <_dtoa_r+0x648>)
 8006900:	ec41 0b19 	vmov	d9, r0, r1
 8006904:	2200      	movs	r2, #0
 8006906:	4640      	mov	r0, r8
 8006908:	4649      	mov	r1, r9
 800690a:	f7f9 fe7d 	bl	8000608 <__aeabi_dmul>
 800690e:	4680      	mov	r8, r0
 8006910:	4689      	mov	r9, r1
 8006912:	e7c5      	b.n	80068a0 <_dtoa_r+0x530>
 8006914:	ec51 0b17 	vmov	r0, r1, d7
 8006918:	f7f9 fe76 	bl	8000608 <__aeabi_dmul>
 800691c:	9b02      	ldr	r3, [sp, #8]
 800691e:	9d00      	ldr	r5, [sp, #0]
 8006920:	930f      	str	r3, [sp, #60]	; 0x3c
 8006922:	ec41 0b19 	vmov	d9, r0, r1
 8006926:	4649      	mov	r1, r9
 8006928:	4640      	mov	r0, r8
 800692a:	f7fa f91d 	bl	8000b68 <__aeabi_d2iz>
 800692e:	4606      	mov	r6, r0
 8006930:	f7f9 fe00 	bl	8000534 <__aeabi_i2d>
 8006934:	3630      	adds	r6, #48	; 0x30
 8006936:	4602      	mov	r2, r0
 8006938:	460b      	mov	r3, r1
 800693a:	4640      	mov	r0, r8
 800693c:	4649      	mov	r1, r9
 800693e:	f7f9 fcab 	bl	8000298 <__aeabi_dsub>
 8006942:	f805 6b01 	strb.w	r6, [r5], #1
 8006946:	9b02      	ldr	r3, [sp, #8]
 8006948:	429d      	cmp	r5, r3
 800694a:	4680      	mov	r8, r0
 800694c:	4689      	mov	r9, r1
 800694e:	f04f 0200 	mov.w	r2, #0
 8006952:	d124      	bne.n	800699e <_dtoa_r+0x62e>
 8006954:	4b1b      	ldr	r3, [pc, #108]	; (80069c4 <_dtoa_r+0x654>)
 8006956:	ec51 0b19 	vmov	r0, r1, d9
 800695a:	f7f9 fc9f 	bl	800029c <__adddf3>
 800695e:	4602      	mov	r2, r0
 8006960:	460b      	mov	r3, r1
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7fa f8df 	bl	8000b28 <__aeabi_dcmpgt>
 800696a:	2800      	cmp	r0, #0
 800696c:	d173      	bne.n	8006a56 <_dtoa_r+0x6e6>
 800696e:	ec53 2b19 	vmov	r2, r3, d9
 8006972:	4914      	ldr	r1, [pc, #80]	; (80069c4 <_dtoa_r+0x654>)
 8006974:	2000      	movs	r0, #0
 8006976:	f7f9 fc8f 	bl	8000298 <__aeabi_dsub>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	4640      	mov	r0, r8
 8006980:	4649      	mov	r1, r9
 8006982:	f7fa f8b3 	bl	8000aec <__aeabi_dcmplt>
 8006986:	2800      	cmp	r0, #0
 8006988:	f43f af2f 	beq.w	80067ea <_dtoa_r+0x47a>
 800698c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800698e:	1e6b      	subs	r3, r5, #1
 8006990:	930f      	str	r3, [sp, #60]	; 0x3c
 8006992:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d0f8      	beq.n	800698c <_dtoa_r+0x61c>
 800699a:	46bb      	mov	fp, r7
 800699c:	e04a      	b.n	8006a34 <_dtoa_r+0x6c4>
 800699e:	4b06      	ldr	r3, [pc, #24]	; (80069b8 <_dtoa_r+0x648>)
 80069a0:	f7f9 fe32 	bl	8000608 <__aeabi_dmul>
 80069a4:	4680      	mov	r8, r0
 80069a6:	4689      	mov	r9, r1
 80069a8:	e7bd      	b.n	8006926 <_dtoa_r+0x5b6>
 80069aa:	bf00      	nop
 80069ac:	080085e8 	.word	0x080085e8
 80069b0:	080085c0 	.word	0x080085c0
 80069b4:	3ff00000 	.word	0x3ff00000
 80069b8:	40240000 	.word	0x40240000
 80069bc:	401c0000 	.word	0x401c0000
 80069c0:	40140000 	.word	0x40140000
 80069c4:	3fe00000 	.word	0x3fe00000
 80069c8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80069cc:	9d00      	ldr	r5, [sp, #0]
 80069ce:	4642      	mov	r2, r8
 80069d0:	464b      	mov	r3, r9
 80069d2:	4630      	mov	r0, r6
 80069d4:	4639      	mov	r1, r7
 80069d6:	f7f9 ff41 	bl	800085c <__aeabi_ddiv>
 80069da:	f7fa f8c5 	bl	8000b68 <__aeabi_d2iz>
 80069de:	9001      	str	r0, [sp, #4]
 80069e0:	f7f9 fda8 	bl	8000534 <__aeabi_i2d>
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	f7f9 fe0e 	bl	8000608 <__aeabi_dmul>
 80069ec:	4602      	mov	r2, r0
 80069ee:	460b      	mov	r3, r1
 80069f0:	4630      	mov	r0, r6
 80069f2:	4639      	mov	r1, r7
 80069f4:	f7f9 fc50 	bl	8000298 <__aeabi_dsub>
 80069f8:	9e01      	ldr	r6, [sp, #4]
 80069fa:	9f04      	ldr	r7, [sp, #16]
 80069fc:	3630      	adds	r6, #48	; 0x30
 80069fe:	f805 6b01 	strb.w	r6, [r5], #1
 8006a02:	9e00      	ldr	r6, [sp, #0]
 8006a04:	1bae      	subs	r6, r5, r6
 8006a06:	42b7      	cmp	r7, r6
 8006a08:	4602      	mov	r2, r0
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	d134      	bne.n	8006a78 <_dtoa_r+0x708>
 8006a0e:	f7f9 fc45 	bl	800029c <__adddf3>
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	4606      	mov	r6, r0
 8006a18:	460f      	mov	r7, r1
 8006a1a:	f7fa f885 	bl	8000b28 <__aeabi_dcmpgt>
 8006a1e:	b9c8      	cbnz	r0, 8006a54 <_dtoa_r+0x6e4>
 8006a20:	4642      	mov	r2, r8
 8006a22:	464b      	mov	r3, r9
 8006a24:	4630      	mov	r0, r6
 8006a26:	4639      	mov	r1, r7
 8006a28:	f7fa f856 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a2c:	b110      	cbz	r0, 8006a34 <_dtoa_r+0x6c4>
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	07db      	lsls	r3, r3, #31
 8006a32:	d40f      	bmi.n	8006a54 <_dtoa_r+0x6e4>
 8006a34:	4651      	mov	r1, sl
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 fbcc 	bl	80071d4 <_Bfree>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a40:	702b      	strb	r3, [r5, #0]
 8006a42:	f10b 0301 	add.w	r3, fp, #1
 8006a46:	6013      	str	r3, [r2, #0]
 8006a48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f43f ace2 	beq.w	8006414 <_dtoa_r+0xa4>
 8006a50:	601d      	str	r5, [r3, #0]
 8006a52:	e4df      	b.n	8006414 <_dtoa_r+0xa4>
 8006a54:	465f      	mov	r7, fp
 8006a56:	462b      	mov	r3, r5
 8006a58:	461d      	mov	r5, r3
 8006a5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a5e:	2a39      	cmp	r2, #57	; 0x39
 8006a60:	d106      	bne.n	8006a70 <_dtoa_r+0x700>
 8006a62:	9a00      	ldr	r2, [sp, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d1f7      	bne.n	8006a58 <_dtoa_r+0x6e8>
 8006a68:	9900      	ldr	r1, [sp, #0]
 8006a6a:	2230      	movs	r2, #48	; 0x30
 8006a6c:	3701      	adds	r7, #1
 8006a6e:	700a      	strb	r2, [r1, #0]
 8006a70:	781a      	ldrb	r2, [r3, #0]
 8006a72:	3201      	adds	r2, #1
 8006a74:	701a      	strb	r2, [r3, #0]
 8006a76:	e790      	b.n	800699a <_dtoa_r+0x62a>
 8006a78:	4ba3      	ldr	r3, [pc, #652]	; (8006d08 <_dtoa_r+0x998>)
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f7f9 fdc4 	bl	8000608 <__aeabi_dmul>
 8006a80:	2200      	movs	r2, #0
 8006a82:	2300      	movs	r3, #0
 8006a84:	4606      	mov	r6, r0
 8006a86:	460f      	mov	r7, r1
 8006a88:	f7fa f826 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	d09e      	beq.n	80069ce <_dtoa_r+0x65e>
 8006a90:	e7d0      	b.n	8006a34 <_dtoa_r+0x6c4>
 8006a92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a94:	2a00      	cmp	r2, #0
 8006a96:	f000 80ca 	beq.w	8006c2e <_dtoa_r+0x8be>
 8006a9a:	9a07      	ldr	r2, [sp, #28]
 8006a9c:	2a01      	cmp	r2, #1
 8006a9e:	f300 80ad 	bgt.w	8006bfc <_dtoa_r+0x88c>
 8006aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006aa4:	2a00      	cmp	r2, #0
 8006aa6:	f000 80a5 	beq.w	8006bf4 <_dtoa_r+0x884>
 8006aaa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006aae:	9e08      	ldr	r6, [sp, #32]
 8006ab0:	9d05      	ldr	r5, [sp, #20]
 8006ab2:	9a05      	ldr	r2, [sp, #20]
 8006ab4:	441a      	add	r2, r3
 8006ab6:	9205      	str	r2, [sp, #20]
 8006ab8:	9a06      	ldr	r2, [sp, #24]
 8006aba:	2101      	movs	r1, #1
 8006abc:	441a      	add	r2, r3
 8006abe:	4620      	mov	r0, r4
 8006ac0:	9206      	str	r2, [sp, #24]
 8006ac2:	f000 fc3d 	bl	8007340 <__i2b>
 8006ac6:	4607      	mov	r7, r0
 8006ac8:	b165      	cbz	r5, 8006ae4 <_dtoa_r+0x774>
 8006aca:	9b06      	ldr	r3, [sp, #24]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	dd09      	ble.n	8006ae4 <_dtoa_r+0x774>
 8006ad0:	42ab      	cmp	r3, r5
 8006ad2:	9a05      	ldr	r2, [sp, #20]
 8006ad4:	bfa8      	it	ge
 8006ad6:	462b      	movge	r3, r5
 8006ad8:	1ad2      	subs	r2, r2, r3
 8006ada:	9205      	str	r2, [sp, #20]
 8006adc:	9a06      	ldr	r2, [sp, #24]
 8006ade:	1aed      	subs	r5, r5, r3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	9306      	str	r3, [sp, #24]
 8006ae4:	9b08      	ldr	r3, [sp, #32]
 8006ae6:	b1f3      	cbz	r3, 8006b26 <_dtoa_r+0x7b6>
 8006ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	f000 80a3 	beq.w	8006c36 <_dtoa_r+0x8c6>
 8006af0:	2e00      	cmp	r6, #0
 8006af2:	dd10      	ble.n	8006b16 <_dtoa_r+0x7a6>
 8006af4:	4639      	mov	r1, r7
 8006af6:	4632      	mov	r2, r6
 8006af8:	4620      	mov	r0, r4
 8006afa:	f000 fce1 	bl	80074c0 <__pow5mult>
 8006afe:	4652      	mov	r2, sl
 8006b00:	4601      	mov	r1, r0
 8006b02:	4607      	mov	r7, r0
 8006b04:	4620      	mov	r0, r4
 8006b06:	f000 fc31 	bl	800736c <__multiply>
 8006b0a:	4651      	mov	r1, sl
 8006b0c:	4680      	mov	r8, r0
 8006b0e:	4620      	mov	r0, r4
 8006b10:	f000 fb60 	bl	80071d4 <_Bfree>
 8006b14:	46c2      	mov	sl, r8
 8006b16:	9b08      	ldr	r3, [sp, #32]
 8006b18:	1b9a      	subs	r2, r3, r6
 8006b1a:	d004      	beq.n	8006b26 <_dtoa_r+0x7b6>
 8006b1c:	4651      	mov	r1, sl
 8006b1e:	4620      	mov	r0, r4
 8006b20:	f000 fcce 	bl	80074c0 <__pow5mult>
 8006b24:	4682      	mov	sl, r0
 8006b26:	2101      	movs	r1, #1
 8006b28:	4620      	mov	r0, r4
 8006b2a:	f000 fc09 	bl	8007340 <__i2b>
 8006b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	4606      	mov	r6, r0
 8006b34:	f340 8081 	ble.w	8006c3a <_dtoa_r+0x8ca>
 8006b38:	461a      	mov	r2, r3
 8006b3a:	4601      	mov	r1, r0
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fcbf 	bl	80074c0 <__pow5mult>
 8006b42:	9b07      	ldr	r3, [sp, #28]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	4606      	mov	r6, r0
 8006b48:	dd7a      	ble.n	8006c40 <_dtoa_r+0x8d0>
 8006b4a:	f04f 0800 	mov.w	r8, #0
 8006b4e:	6933      	ldr	r3, [r6, #16]
 8006b50:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006b54:	6918      	ldr	r0, [r3, #16]
 8006b56:	f000 fba5 	bl	80072a4 <__hi0bits>
 8006b5a:	f1c0 0020 	rsb	r0, r0, #32
 8006b5e:	9b06      	ldr	r3, [sp, #24]
 8006b60:	4418      	add	r0, r3
 8006b62:	f010 001f 	ands.w	r0, r0, #31
 8006b66:	f000 8094 	beq.w	8006c92 <_dtoa_r+0x922>
 8006b6a:	f1c0 0320 	rsb	r3, r0, #32
 8006b6e:	2b04      	cmp	r3, #4
 8006b70:	f340 8085 	ble.w	8006c7e <_dtoa_r+0x90e>
 8006b74:	9b05      	ldr	r3, [sp, #20]
 8006b76:	f1c0 001c 	rsb	r0, r0, #28
 8006b7a:	4403      	add	r3, r0
 8006b7c:	9305      	str	r3, [sp, #20]
 8006b7e:	9b06      	ldr	r3, [sp, #24]
 8006b80:	4403      	add	r3, r0
 8006b82:	4405      	add	r5, r0
 8006b84:	9306      	str	r3, [sp, #24]
 8006b86:	9b05      	ldr	r3, [sp, #20]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	dd05      	ble.n	8006b98 <_dtoa_r+0x828>
 8006b8c:	4651      	mov	r1, sl
 8006b8e:	461a      	mov	r2, r3
 8006b90:	4620      	mov	r0, r4
 8006b92:	f000 fcef 	bl	8007574 <__lshift>
 8006b96:	4682      	mov	sl, r0
 8006b98:	9b06      	ldr	r3, [sp, #24]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	dd05      	ble.n	8006baa <_dtoa_r+0x83a>
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f000 fce6 	bl	8007574 <__lshift>
 8006ba8:	4606      	mov	r6, r0
 8006baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d072      	beq.n	8006c96 <_dtoa_r+0x926>
 8006bb0:	4631      	mov	r1, r6
 8006bb2:	4650      	mov	r0, sl
 8006bb4:	f000 fd4a 	bl	800764c <__mcmp>
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	da6c      	bge.n	8006c96 <_dtoa_r+0x926>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	4651      	mov	r1, sl
 8006bc0:	220a      	movs	r2, #10
 8006bc2:	4620      	mov	r0, r4
 8006bc4:	f000 fb28 	bl	8007218 <__multadd>
 8006bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bca:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8006bce:	4682      	mov	sl, r0
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 81b0 	beq.w	8006f36 <_dtoa_r+0xbc6>
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	4639      	mov	r1, r7
 8006bda:	220a      	movs	r2, #10
 8006bdc:	4620      	mov	r0, r4
 8006bde:	f000 fb1b 	bl	8007218 <__multadd>
 8006be2:	9b01      	ldr	r3, [sp, #4]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	4607      	mov	r7, r0
 8006be8:	f300 8096 	bgt.w	8006d18 <_dtoa_r+0x9a8>
 8006bec:	9b07      	ldr	r3, [sp, #28]
 8006bee:	2b02      	cmp	r3, #2
 8006bf0:	dc59      	bgt.n	8006ca6 <_dtoa_r+0x936>
 8006bf2:	e091      	b.n	8006d18 <_dtoa_r+0x9a8>
 8006bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006bf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006bfa:	e758      	b.n	8006aae <_dtoa_r+0x73e>
 8006bfc:	9b04      	ldr	r3, [sp, #16]
 8006bfe:	1e5e      	subs	r6, r3, #1
 8006c00:	9b08      	ldr	r3, [sp, #32]
 8006c02:	42b3      	cmp	r3, r6
 8006c04:	bfbf      	itttt	lt
 8006c06:	9b08      	ldrlt	r3, [sp, #32]
 8006c08:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006c0a:	9608      	strlt	r6, [sp, #32]
 8006c0c:	1af3      	sublt	r3, r6, r3
 8006c0e:	bfb4      	ite	lt
 8006c10:	18d2      	addlt	r2, r2, r3
 8006c12:	1b9e      	subge	r6, r3, r6
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	bfbc      	itt	lt
 8006c18:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006c1a:	2600      	movlt	r6, #0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	bfb7      	itett	lt
 8006c20:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006c24:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006c28:	1a9d      	sublt	r5, r3, r2
 8006c2a:	2300      	movlt	r3, #0
 8006c2c:	e741      	b.n	8006ab2 <_dtoa_r+0x742>
 8006c2e:	9e08      	ldr	r6, [sp, #32]
 8006c30:	9d05      	ldr	r5, [sp, #20]
 8006c32:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c34:	e748      	b.n	8006ac8 <_dtoa_r+0x758>
 8006c36:	9a08      	ldr	r2, [sp, #32]
 8006c38:	e770      	b.n	8006b1c <_dtoa_r+0x7ac>
 8006c3a:	9b07      	ldr	r3, [sp, #28]
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	dc19      	bgt.n	8006c74 <_dtoa_r+0x904>
 8006c40:	9b02      	ldr	r3, [sp, #8]
 8006c42:	b9bb      	cbnz	r3, 8006c74 <_dtoa_r+0x904>
 8006c44:	9b03      	ldr	r3, [sp, #12]
 8006c46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c4a:	b99b      	cbnz	r3, 8006c74 <_dtoa_r+0x904>
 8006c4c:	9b03      	ldr	r3, [sp, #12]
 8006c4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c52:	0d1b      	lsrs	r3, r3, #20
 8006c54:	051b      	lsls	r3, r3, #20
 8006c56:	b183      	cbz	r3, 8006c7a <_dtoa_r+0x90a>
 8006c58:	9b05      	ldr	r3, [sp, #20]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	9305      	str	r3, [sp, #20]
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	3301      	adds	r3, #1
 8006c62:	9306      	str	r3, [sp, #24]
 8006c64:	f04f 0801 	mov.w	r8, #1
 8006c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f47f af6f 	bne.w	8006b4e <_dtoa_r+0x7de>
 8006c70:	2001      	movs	r0, #1
 8006c72:	e774      	b.n	8006b5e <_dtoa_r+0x7ee>
 8006c74:	f04f 0800 	mov.w	r8, #0
 8006c78:	e7f6      	b.n	8006c68 <_dtoa_r+0x8f8>
 8006c7a:	4698      	mov	r8, r3
 8006c7c:	e7f4      	b.n	8006c68 <_dtoa_r+0x8f8>
 8006c7e:	d082      	beq.n	8006b86 <_dtoa_r+0x816>
 8006c80:	9a05      	ldr	r2, [sp, #20]
 8006c82:	331c      	adds	r3, #28
 8006c84:	441a      	add	r2, r3
 8006c86:	9205      	str	r2, [sp, #20]
 8006c88:	9a06      	ldr	r2, [sp, #24]
 8006c8a:	441a      	add	r2, r3
 8006c8c:	441d      	add	r5, r3
 8006c8e:	9206      	str	r2, [sp, #24]
 8006c90:	e779      	b.n	8006b86 <_dtoa_r+0x816>
 8006c92:	4603      	mov	r3, r0
 8006c94:	e7f4      	b.n	8006c80 <_dtoa_r+0x910>
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	dc37      	bgt.n	8006d0c <_dtoa_r+0x99c>
 8006c9c:	9b07      	ldr	r3, [sp, #28]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	dd34      	ble.n	8006d0c <_dtoa_r+0x99c>
 8006ca2:	9b04      	ldr	r3, [sp, #16]
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	b963      	cbnz	r3, 8006cc4 <_dtoa_r+0x954>
 8006caa:	4631      	mov	r1, r6
 8006cac:	2205      	movs	r2, #5
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 fab2 	bl	8007218 <__multadd>
 8006cb4:	4601      	mov	r1, r0
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	4650      	mov	r0, sl
 8006cba:	f000 fcc7 	bl	800764c <__mcmp>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f73f adbb 	bgt.w	800683a <_dtoa_r+0x4ca>
 8006cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc6:	9d00      	ldr	r5, [sp, #0]
 8006cc8:	ea6f 0b03 	mvn.w	fp, r3
 8006ccc:	f04f 0800 	mov.w	r8, #0
 8006cd0:	4631      	mov	r1, r6
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f000 fa7e 	bl	80071d4 <_Bfree>
 8006cd8:	2f00      	cmp	r7, #0
 8006cda:	f43f aeab 	beq.w	8006a34 <_dtoa_r+0x6c4>
 8006cde:	f1b8 0f00 	cmp.w	r8, #0
 8006ce2:	d005      	beq.n	8006cf0 <_dtoa_r+0x980>
 8006ce4:	45b8      	cmp	r8, r7
 8006ce6:	d003      	beq.n	8006cf0 <_dtoa_r+0x980>
 8006ce8:	4641      	mov	r1, r8
 8006cea:	4620      	mov	r0, r4
 8006cec:	f000 fa72 	bl	80071d4 <_Bfree>
 8006cf0:	4639      	mov	r1, r7
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f000 fa6e 	bl	80071d4 <_Bfree>
 8006cf8:	e69c      	b.n	8006a34 <_dtoa_r+0x6c4>
 8006cfa:	2600      	movs	r6, #0
 8006cfc:	4637      	mov	r7, r6
 8006cfe:	e7e1      	b.n	8006cc4 <_dtoa_r+0x954>
 8006d00:	46bb      	mov	fp, r7
 8006d02:	4637      	mov	r7, r6
 8006d04:	e599      	b.n	800683a <_dtoa_r+0x4ca>
 8006d06:	bf00      	nop
 8006d08:	40240000 	.word	0x40240000
 8006d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 80c8 	beq.w	8006ea4 <_dtoa_r+0xb34>
 8006d14:	9b04      	ldr	r3, [sp, #16]
 8006d16:	9301      	str	r3, [sp, #4]
 8006d18:	2d00      	cmp	r5, #0
 8006d1a:	dd05      	ble.n	8006d28 <_dtoa_r+0x9b8>
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	462a      	mov	r2, r5
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 fc27 	bl	8007574 <__lshift>
 8006d26:	4607      	mov	r7, r0
 8006d28:	f1b8 0f00 	cmp.w	r8, #0
 8006d2c:	d05b      	beq.n	8006de6 <_dtoa_r+0xa76>
 8006d2e:	6879      	ldr	r1, [r7, #4]
 8006d30:	4620      	mov	r0, r4
 8006d32:	f000 fa0f 	bl	8007154 <_Balloc>
 8006d36:	4605      	mov	r5, r0
 8006d38:	b928      	cbnz	r0, 8006d46 <_dtoa_r+0x9d6>
 8006d3a:	4b83      	ldr	r3, [pc, #524]	; (8006f48 <_dtoa_r+0xbd8>)
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006d42:	f7ff bb2e 	b.w	80063a2 <_dtoa_r+0x32>
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	3202      	adds	r2, #2
 8006d4a:	0092      	lsls	r2, r2, #2
 8006d4c:	f107 010c 	add.w	r1, r7, #12
 8006d50:	300c      	adds	r0, #12
 8006d52:	f000 ffab 	bl	8007cac <memcpy>
 8006d56:	2201      	movs	r2, #1
 8006d58:	4629      	mov	r1, r5
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f000 fc0a 	bl	8007574 <__lshift>
 8006d60:	9b00      	ldr	r3, [sp, #0]
 8006d62:	3301      	adds	r3, #1
 8006d64:	9304      	str	r3, [sp, #16]
 8006d66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	9308      	str	r3, [sp, #32]
 8006d6e:	9b02      	ldr	r3, [sp, #8]
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	46b8      	mov	r8, r7
 8006d76:	9306      	str	r3, [sp, #24]
 8006d78:	4607      	mov	r7, r0
 8006d7a:	9b04      	ldr	r3, [sp, #16]
 8006d7c:	4631      	mov	r1, r6
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	4650      	mov	r0, sl
 8006d82:	9301      	str	r3, [sp, #4]
 8006d84:	f7ff fa69 	bl	800625a <quorem>
 8006d88:	4641      	mov	r1, r8
 8006d8a:	9002      	str	r0, [sp, #8]
 8006d8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006d90:	4650      	mov	r0, sl
 8006d92:	f000 fc5b 	bl	800764c <__mcmp>
 8006d96:	463a      	mov	r2, r7
 8006d98:	9005      	str	r0, [sp, #20]
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4620      	mov	r0, r4
 8006d9e:	f000 fc71 	bl	8007684 <__mdiff>
 8006da2:	68c2      	ldr	r2, [r0, #12]
 8006da4:	4605      	mov	r5, r0
 8006da6:	bb02      	cbnz	r2, 8006dea <_dtoa_r+0xa7a>
 8006da8:	4601      	mov	r1, r0
 8006daa:	4650      	mov	r0, sl
 8006dac:	f000 fc4e 	bl	800764c <__mcmp>
 8006db0:	4602      	mov	r2, r0
 8006db2:	4629      	mov	r1, r5
 8006db4:	4620      	mov	r0, r4
 8006db6:	9209      	str	r2, [sp, #36]	; 0x24
 8006db8:	f000 fa0c 	bl	80071d4 <_Bfree>
 8006dbc:	9b07      	ldr	r3, [sp, #28]
 8006dbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc0:	9d04      	ldr	r5, [sp, #16]
 8006dc2:	ea43 0102 	orr.w	r1, r3, r2
 8006dc6:	9b06      	ldr	r3, [sp, #24]
 8006dc8:	4319      	orrs	r1, r3
 8006dca:	d110      	bne.n	8006dee <_dtoa_r+0xa7e>
 8006dcc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006dd0:	d029      	beq.n	8006e26 <_dtoa_r+0xab6>
 8006dd2:	9b05      	ldr	r3, [sp, #20]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dd02      	ble.n	8006dde <_dtoa_r+0xa6e>
 8006dd8:	9b02      	ldr	r3, [sp, #8]
 8006dda:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006dde:	9b01      	ldr	r3, [sp, #4]
 8006de0:	f883 9000 	strb.w	r9, [r3]
 8006de4:	e774      	b.n	8006cd0 <_dtoa_r+0x960>
 8006de6:	4638      	mov	r0, r7
 8006de8:	e7ba      	b.n	8006d60 <_dtoa_r+0x9f0>
 8006dea:	2201      	movs	r2, #1
 8006dec:	e7e1      	b.n	8006db2 <_dtoa_r+0xa42>
 8006dee:	9b05      	ldr	r3, [sp, #20]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	db04      	blt.n	8006dfe <_dtoa_r+0xa8e>
 8006df4:	9907      	ldr	r1, [sp, #28]
 8006df6:	430b      	orrs	r3, r1
 8006df8:	9906      	ldr	r1, [sp, #24]
 8006dfa:	430b      	orrs	r3, r1
 8006dfc:	d120      	bne.n	8006e40 <_dtoa_r+0xad0>
 8006dfe:	2a00      	cmp	r2, #0
 8006e00:	dded      	ble.n	8006dde <_dtoa_r+0xa6e>
 8006e02:	4651      	mov	r1, sl
 8006e04:	2201      	movs	r2, #1
 8006e06:	4620      	mov	r0, r4
 8006e08:	f000 fbb4 	bl	8007574 <__lshift>
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4682      	mov	sl, r0
 8006e10:	f000 fc1c 	bl	800764c <__mcmp>
 8006e14:	2800      	cmp	r0, #0
 8006e16:	dc03      	bgt.n	8006e20 <_dtoa_r+0xab0>
 8006e18:	d1e1      	bne.n	8006dde <_dtoa_r+0xa6e>
 8006e1a:	f019 0f01 	tst.w	r9, #1
 8006e1e:	d0de      	beq.n	8006dde <_dtoa_r+0xa6e>
 8006e20:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e24:	d1d8      	bne.n	8006dd8 <_dtoa_r+0xa68>
 8006e26:	9a01      	ldr	r2, [sp, #4]
 8006e28:	2339      	movs	r3, #57	; 0x39
 8006e2a:	7013      	strb	r3, [r2, #0]
 8006e2c:	462b      	mov	r3, r5
 8006e2e:	461d      	mov	r5, r3
 8006e30:	3b01      	subs	r3, #1
 8006e32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006e36:	2a39      	cmp	r2, #57	; 0x39
 8006e38:	d06c      	beq.n	8006f14 <_dtoa_r+0xba4>
 8006e3a:	3201      	adds	r2, #1
 8006e3c:	701a      	strb	r2, [r3, #0]
 8006e3e:	e747      	b.n	8006cd0 <_dtoa_r+0x960>
 8006e40:	2a00      	cmp	r2, #0
 8006e42:	dd07      	ble.n	8006e54 <_dtoa_r+0xae4>
 8006e44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006e48:	d0ed      	beq.n	8006e26 <_dtoa_r+0xab6>
 8006e4a:	9a01      	ldr	r2, [sp, #4]
 8006e4c:	f109 0301 	add.w	r3, r9, #1
 8006e50:	7013      	strb	r3, [r2, #0]
 8006e52:	e73d      	b.n	8006cd0 <_dtoa_r+0x960>
 8006e54:	9b04      	ldr	r3, [sp, #16]
 8006e56:	9a08      	ldr	r2, [sp, #32]
 8006e58:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d043      	beq.n	8006ee8 <_dtoa_r+0xb78>
 8006e60:	4651      	mov	r1, sl
 8006e62:	2300      	movs	r3, #0
 8006e64:	220a      	movs	r2, #10
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 f9d6 	bl	8007218 <__multadd>
 8006e6c:	45b8      	cmp	r8, r7
 8006e6e:	4682      	mov	sl, r0
 8006e70:	f04f 0300 	mov.w	r3, #0
 8006e74:	f04f 020a 	mov.w	r2, #10
 8006e78:	4641      	mov	r1, r8
 8006e7a:	4620      	mov	r0, r4
 8006e7c:	d107      	bne.n	8006e8e <_dtoa_r+0xb1e>
 8006e7e:	f000 f9cb 	bl	8007218 <__multadd>
 8006e82:	4680      	mov	r8, r0
 8006e84:	4607      	mov	r7, r0
 8006e86:	9b04      	ldr	r3, [sp, #16]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	9304      	str	r3, [sp, #16]
 8006e8c:	e775      	b.n	8006d7a <_dtoa_r+0xa0a>
 8006e8e:	f000 f9c3 	bl	8007218 <__multadd>
 8006e92:	4639      	mov	r1, r7
 8006e94:	4680      	mov	r8, r0
 8006e96:	2300      	movs	r3, #0
 8006e98:	220a      	movs	r2, #10
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f000 f9bc 	bl	8007218 <__multadd>
 8006ea0:	4607      	mov	r7, r0
 8006ea2:	e7f0      	b.n	8006e86 <_dtoa_r+0xb16>
 8006ea4:	9b04      	ldr	r3, [sp, #16]
 8006ea6:	9301      	str	r3, [sp, #4]
 8006ea8:	9d00      	ldr	r5, [sp, #0]
 8006eaa:	4631      	mov	r1, r6
 8006eac:	4650      	mov	r0, sl
 8006eae:	f7ff f9d4 	bl	800625a <quorem>
 8006eb2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006eb6:	9b00      	ldr	r3, [sp, #0]
 8006eb8:	f805 9b01 	strb.w	r9, [r5], #1
 8006ebc:	1aea      	subs	r2, r5, r3
 8006ebe:	9b01      	ldr	r3, [sp, #4]
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	dd07      	ble.n	8006ed4 <_dtoa_r+0xb64>
 8006ec4:	4651      	mov	r1, sl
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	220a      	movs	r2, #10
 8006eca:	4620      	mov	r0, r4
 8006ecc:	f000 f9a4 	bl	8007218 <__multadd>
 8006ed0:	4682      	mov	sl, r0
 8006ed2:	e7ea      	b.n	8006eaa <_dtoa_r+0xb3a>
 8006ed4:	9b01      	ldr	r3, [sp, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	bfc8      	it	gt
 8006eda:	461d      	movgt	r5, r3
 8006edc:	9b00      	ldr	r3, [sp, #0]
 8006ede:	bfd8      	it	le
 8006ee0:	2501      	movle	r5, #1
 8006ee2:	441d      	add	r5, r3
 8006ee4:	f04f 0800 	mov.w	r8, #0
 8006ee8:	4651      	mov	r1, sl
 8006eea:	2201      	movs	r2, #1
 8006eec:	4620      	mov	r0, r4
 8006eee:	f000 fb41 	bl	8007574 <__lshift>
 8006ef2:	4631      	mov	r1, r6
 8006ef4:	4682      	mov	sl, r0
 8006ef6:	f000 fba9 	bl	800764c <__mcmp>
 8006efa:	2800      	cmp	r0, #0
 8006efc:	dc96      	bgt.n	8006e2c <_dtoa_r+0xabc>
 8006efe:	d102      	bne.n	8006f06 <_dtoa_r+0xb96>
 8006f00:	f019 0f01 	tst.w	r9, #1
 8006f04:	d192      	bne.n	8006e2c <_dtoa_r+0xabc>
 8006f06:	462b      	mov	r3, r5
 8006f08:	461d      	mov	r5, r3
 8006f0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f0e:	2a30      	cmp	r2, #48	; 0x30
 8006f10:	d0fa      	beq.n	8006f08 <_dtoa_r+0xb98>
 8006f12:	e6dd      	b.n	8006cd0 <_dtoa_r+0x960>
 8006f14:	9a00      	ldr	r2, [sp, #0]
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d189      	bne.n	8006e2e <_dtoa_r+0xabe>
 8006f1a:	f10b 0b01 	add.w	fp, fp, #1
 8006f1e:	2331      	movs	r3, #49	; 0x31
 8006f20:	e796      	b.n	8006e50 <_dtoa_r+0xae0>
 8006f22:	4b0a      	ldr	r3, [pc, #40]	; (8006f4c <_dtoa_r+0xbdc>)
 8006f24:	f7ff ba99 	b.w	800645a <_dtoa_r+0xea>
 8006f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f47f aa6d 	bne.w	800640a <_dtoa_r+0x9a>
 8006f30:	4b07      	ldr	r3, [pc, #28]	; (8006f50 <_dtoa_r+0xbe0>)
 8006f32:	f7ff ba92 	b.w	800645a <_dtoa_r+0xea>
 8006f36:	9b01      	ldr	r3, [sp, #4]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dcb5      	bgt.n	8006ea8 <_dtoa_r+0xb38>
 8006f3c:	9b07      	ldr	r3, [sp, #28]
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	f73f aeb1 	bgt.w	8006ca6 <_dtoa_r+0x936>
 8006f44:	e7b0      	b.n	8006ea8 <_dtoa_r+0xb38>
 8006f46:	bf00      	nop
 8006f48:	08008550 	.word	0x08008550
 8006f4c:	080084b0 	.word	0x080084b0
 8006f50:	080084d4 	.word	0x080084d4

08006f54 <_free_r>:
 8006f54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f56:	2900      	cmp	r1, #0
 8006f58:	d044      	beq.n	8006fe4 <_free_r+0x90>
 8006f5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f5e:	9001      	str	r0, [sp, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	f1a1 0404 	sub.w	r4, r1, #4
 8006f66:	bfb8      	it	lt
 8006f68:	18e4      	addlt	r4, r4, r3
 8006f6a:	f000 f8e7 	bl	800713c <__malloc_lock>
 8006f6e:	4a1e      	ldr	r2, [pc, #120]	; (8006fe8 <_free_r+0x94>)
 8006f70:	9801      	ldr	r0, [sp, #4]
 8006f72:	6813      	ldr	r3, [r2, #0]
 8006f74:	b933      	cbnz	r3, 8006f84 <_free_r+0x30>
 8006f76:	6063      	str	r3, [r4, #4]
 8006f78:	6014      	str	r4, [r2, #0]
 8006f7a:	b003      	add	sp, #12
 8006f7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f80:	f000 b8e2 	b.w	8007148 <__malloc_unlock>
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	d908      	bls.n	8006f9a <_free_r+0x46>
 8006f88:	6825      	ldr	r5, [r4, #0]
 8006f8a:	1961      	adds	r1, r4, r5
 8006f8c:	428b      	cmp	r3, r1
 8006f8e:	bf01      	itttt	eq
 8006f90:	6819      	ldreq	r1, [r3, #0]
 8006f92:	685b      	ldreq	r3, [r3, #4]
 8006f94:	1949      	addeq	r1, r1, r5
 8006f96:	6021      	streq	r1, [r4, #0]
 8006f98:	e7ed      	b.n	8006f76 <_free_r+0x22>
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	b10b      	cbz	r3, 8006fa4 <_free_r+0x50>
 8006fa0:	42a3      	cmp	r3, r4
 8006fa2:	d9fa      	bls.n	8006f9a <_free_r+0x46>
 8006fa4:	6811      	ldr	r1, [r2, #0]
 8006fa6:	1855      	adds	r5, r2, r1
 8006fa8:	42a5      	cmp	r5, r4
 8006faa:	d10b      	bne.n	8006fc4 <_free_r+0x70>
 8006fac:	6824      	ldr	r4, [r4, #0]
 8006fae:	4421      	add	r1, r4
 8006fb0:	1854      	adds	r4, r2, r1
 8006fb2:	42a3      	cmp	r3, r4
 8006fb4:	6011      	str	r1, [r2, #0]
 8006fb6:	d1e0      	bne.n	8006f7a <_free_r+0x26>
 8006fb8:	681c      	ldr	r4, [r3, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	6053      	str	r3, [r2, #4]
 8006fbe:	440c      	add	r4, r1
 8006fc0:	6014      	str	r4, [r2, #0]
 8006fc2:	e7da      	b.n	8006f7a <_free_r+0x26>
 8006fc4:	d902      	bls.n	8006fcc <_free_r+0x78>
 8006fc6:	230c      	movs	r3, #12
 8006fc8:	6003      	str	r3, [r0, #0]
 8006fca:	e7d6      	b.n	8006f7a <_free_r+0x26>
 8006fcc:	6825      	ldr	r5, [r4, #0]
 8006fce:	1961      	adds	r1, r4, r5
 8006fd0:	428b      	cmp	r3, r1
 8006fd2:	bf04      	itt	eq
 8006fd4:	6819      	ldreq	r1, [r3, #0]
 8006fd6:	685b      	ldreq	r3, [r3, #4]
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	bf04      	itt	eq
 8006fdc:	1949      	addeq	r1, r1, r5
 8006fde:	6021      	streq	r1, [r4, #0]
 8006fe0:	6054      	str	r4, [r2, #4]
 8006fe2:	e7ca      	b.n	8006f7a <_free_r+0x26>
 8006fe4:	b003      	add	sp, #12
 8006fe6:	bd30      	pop	{r4, r5, pc}
 8006fe8:	2000051c 	.word	0x2000051c

08006fec <malloc>:
 8006fec:	4b02      	ldr	r3, [pc, #8]	; (8006ff8 <malloc+0xc>)
 8006fee:	4601      	mov	r1, r0
 8006ff0:	6818      	ldr	r0, [r3, #0]
 8006ff2:	f000 b823 	b.w	800703c <_malloc_r>
 8006ff6:	bf00      	nop
 8006ff8:	20000068 	.word	0x20000068

08006ffc <sbrk_aligned>:
 8006ffc:	b570      	push	{r4, r5, r6, lr}
 8006ffe:	4e0e      	ldr	r6, [pc, #56]	; (8007038 <sbrk_aligned+0x3c>)
 8007000:	460c      	mov	r4, r1
 8007002:	6831      	ldr	r1, [r6, #0]
 8007004:	4605      	mov	r5, r0
 8007006:	b911      	cbnz	r1, 800700e <sbrk_aligned+0x12>
 8007008:	f000 fe40 	bl	8007c8c <_sbrk_r>
 800700c:	6030      	str	r0, [r6, #0]
 800700e:	4621      	mov	r1, r4
 8007010:	4628      	mov	r0, r5
 8007012:	f000 fe3b 	bl	8007c8c <_sbrk_r>
 8007016:	1c43      	adds	r3, r0, #1
 8007018:	d00a      	beq.n	8007030 <sbrk_aligned+0x34>
 800701a:	1cc4      	adds	r4, r0, #3
 800701c:	f024 0403 	bic.w	r4, r4, #3
 8007020:	42a0      	cmp	r0, r4
 8007022:	d007      	beq.n	8007034 <sbrk_aligned+0x38>
 8007024:	1a21      	subs	r1, r4, r0
 8007026:	4628      	mov	r0, r5
 8007028:	f000 fe30 	bl	8007c8c <_sbrk_r>
 800702c:	3001      	adds	r0, #1
 800702e:	d101      	bne.n	8007034 <sbrk_aligned+0x38>
 8007030:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007034:	4620      	mov	r0, r4
 8007036:	bd70      	pop	{r4, r5, r6, pc}
 8007038:	20000520 	.word	0x20000520

0800703c <_malloc_r>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	1ccd      	adds	r5, r1, #3
 8007042:	f025 0503 	bic.w	r5, r5, #3
 8007046:	3508      	adds	r5, #8
 8007048:	2d0c      	cmp	r5, #12
 800704a:	bf38      	it	cc
 800704c:	250c      	movcc	r5, #12
 800704e:	2d00      	cmp	r5, #0
 8007050:	4607      	mov	r7, r0
 8007052:	db01      	blt.n	8007058 <_malloc_r+0x1c>
 8007054:	42a9      	cmp	r1, r5
 8007056:	d905      	bls.n	8007064 <_malloc_r+0x28>
 8007058:	230c      	movs	r3, #12
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	2600      	movs	r6, #0
 800705e:	4630      	mov	r0, r6
 8007060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007064:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007138 <_malloc_r+0xfc>
 8007068:	f000 f868 	bl	800713c <__malloc_lock>
 800706c:	f8d8 3000 	ldr.w	r3, [r8]
 8007070:	461c      	mov	r4, r3
 8007072:	bb5c      	cbnz	r4, 80070cc <_malloc_r+0x90>
 8007074:	4629      	mov	r1, r5
 8007076:	4638      	mov	r0, r7
 8007078:	f7ff ffc0 	bl	8006ffc <sbrk_aligned>
 800707c:	1c43      	adds	r3, r0, #1
 800707e:	4604      	mov	r4, r0
 8007080:	d155      	bne.n	800712e <_malloc_r+0xf2>
 8007082:	f8d8 4000 	ldr.w	r4, [r8]
 8007086:	4626      	mov	r6, r4
 8007088:	2e00      	cmp	r6, #0
 800708a:	d145      	bne.n	8007118 <_malloc_r+0xdc>
 800708c:	2c00      	cmp	r4, #0
 800708e:	d048      	beq.n	8007122 <_malloc_r+0xe6>
 8007090:	6823      	ldr	r3, [r4, #0]
 8007092:	4631      	mov	r1, r6
 8007094:	4638      	mov	r0, r7
 8007096:	eb04 0903 	add.w	r9, r4, r3
 800709a:	f000 fdf7 	bl	8007c8c <_sbrk_r>
 800709e:	4581      	cmp	r9, r0
 80070a0:	d13f      	bne.n	8007122 <_malloc_r+0xe6>
 80070a2:	6821      	ldr	r1, [r4, #0]
 80070a4:	1a6d      	subs	r5, r5, r1
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff ffa7 	bl	8006ffc <sbrk_aligned>
 80070ae:	3001      	adds	r0, #1
 80070b0:	d037      	beq.n	8007122 <_malloc_r+0xe6>
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	442b      	add	r3, r5
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	f8d8 3000 	ldr.w	r3, [r8]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d038      	beq.n	8007132 <_malloc_r+0xf6>
 80070c0:	685a      	ldr	r2, [r3, #4]
 80070c2:	42a2      	cmp	r2, r4
 80070c4:	d12b      	bne.n	800711e <_malloc_r+0xe2>
 80070c6:	2200      	movs	r2, #0
 80070c8:	605a      	str	r2, [r3, #4]
 80070ca:	e00f      	b.n	80070ec <_malloc_r+0xb0>
 80070cc:	6822      	ldr	r2, [r4, #0]
 80070ce:	1b52      	subs	r2, r2, r5
 80070d0:	d41f      	bmi.n	8007112 <_malloc_r+0xd6>
 80070d2:	2a0b      	cmp	r2, #11
 80070d4:	d917      	bls.n	8007106 <_malloc_r+0xca>
 80070d6:	1961      	adds	r1, r4, r5
 80070d8:	42a3      	cmp	r3, r4
 80070da:	6025      	str	r5, [r4, #0]
 80070dc:	bf18      	it	ne
 80070de:	6059      	strne	r1, [r3, #4]
 80070e0:	6863      	ldr	r3, [r4, #4]
 80070e2:	bf08      	it	eq
 80070e4:	f8c8 1000 	streq.w	r1, [r8]
 80070e8:	5162      	str	r2, [r4, r5]
 80070ea:	604b      	str	r3, [r1, #4]
 80070ec:	4638      	mov	r0, r7
 80070ee:	f104 060b 	add.w	r6, r4, #11
 80070f2:	f000 f829 	bl	8007148 <__malloc_unlock>
 80070f6:	f026 0607 	bic.w	r6, r6, #7
 80070fa:	1d23      	adds	r3, r4, #4
 80070fc:	1af2      	subs	r2, r6, r3
 80070fe:	d0ae      	beq.n	800705e <_malloc_r+0x22>
 8007100:	1b9b      	subs	r3, r3, r6
 8007102:	50a3      	str	r3, [r4, r2]
 8007104:	e7ab      	b.n	800705e <_malloc_r+0x22>
 8007106:	42a3      	cmp	r3, r4
 8007108:	6862      	ldr	r2, [r4, #4]
 800710a:	d1dd      	bne.n	80070c8 <_malloc_r+0x8c>
 800710c:	f8c8 2000 	str.w	r2, [r8]
 8007110:	e7ec      	b.n	80070ec <_malloc_r+0xb0>
 8007112:	4623      	mov	r3, r4
 8007114:	6864      	ldr	r4, [r4, #4]
 8007116:	e7ac      	b.n	8007072 <_malloc_r+0x36>
 8007118:	4634      	mov	r4, r6
 800711a:	6876      	ldr	r6, [r6, #4]
 800711c:	e7b4      	b.n	8007088 <_malloc_r+0x4c>
 800711e:	4613      	mov	r3, r2
 8007120:	e7cc      	b.n	80070bc <_malloc_r+0x80>
 8007122:	230c      	movs	r3, #12
 8007124:	603b      	str	r3, [r7, #0]
 8007126:	4638      	mov	r0, r7
 8007128:	f000 f80e 	bl	8007148 <__malloc_unlock>
 800712c:	e797      	b.n	800705e <_malloc_r+0x22>
 800712e:	6025      	str	r5, [r4, #0]
 8007130:	e7dc      	b.n	80070ec <_malloc_r+0xb0>
 8007132:	605b      	str	r3, [r3, #4]
 8007134:	deff      	udf	#255	; 0xff
 8007136:	bf00      	nop
 8007138:	2000051c 	.word	0x2000051c

0800713c <__malloc_lock>:
 800713c:	4801      	ldr	r0, [pc, #4]	; (8007144 <__malloc_lock+0x8>)
 800713e:	f7ff b88a 	b.w	8006256 <__retarget_lock_acquire_recursive>
 8007142:	bf00      	nop
 8007144:	20000518 	.word	0x20000518

08007148 <__malloc_unlock>:
 8007148:	4801      	ldr	r0, [pc, #4]	; (8007150 <__malloc_unlock+0x8>)
 800714a:	f7ff b885 	b.w	8006258 <__retarget_lock_release_recursive>
 800714e:	bf00      	nop
 8007150:	20000518 	.word	0x20000518

08007154 <_Balloc>:
 8007154:	b570      	push	{r4, r5, r6, lr}
 8007156:	69c6      	ldr	r6, [r0, #28]
 8007158:	4604      	mov	r4, r0
 800715a:	460d      	mov	r5, r1
 800715c:	b976      	cbnz	r6, 800717c <_Balloc+0x28>
 800715e:	2010      	movs	r0, #16
 8007160:	f7ff ff44 	bl	8006fec <malloc>
 8007164:	4602      	mov	r2, r0
 8007166:	61e0      	str	r0, [r4, #28]
 8007168:	b920      	cbnz	r0, 8007174 <_Balloc+0x20>
 800716a:	4b18      	ldr	r3, [pc, #96]	; (80071cc <_Balloc+0x78>)
 800716c:	4818      	ldr	r0, [pc, #96]	; (80071d0 <_Balloc+0x7c>)
 800716e:	216b      	movs	r1, #107	; 0x6b
 8007170:	f000 fdaa 	bl	8007cc8 <__assert_func>
 8007174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007178:	6006      	str	r6, [r0, #0]
 800717a:	60c6      	str	r6, [r0, #12]
 800717c:	69e6      	ldr	r6, [r4, #28]
 800717e:	68f3      	ldr	r3, [r6, #12]
 8007180:	b183      	cbz	r3, 80071a4 <_Balloc+0x50>
 8007182:	69e3      	ldr	r3, [r4, #28]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800718a:	b9b8      	cbnz	r0, 80071bc <_Balloc+0x68>
 800718c:	2101      	movs	r1, #1
 800718e:	fa01 f605 	lsl.w	r6, r1, r5
 8007192:	1d72      	adds	r2, r6, #5
 8007194:	0092      	lsls	r2, r2, #2
 8007196:	4620      	mov	r0, r4
 8007198:	f000 fdb4 	bl	8007d04 <_calloc_r>
 800719c:	b160      	cbz	r0, 80071b8 <_Balloc+0x64>
 800719e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071a2:	e00e      	b.n	80071c2 <_Balloc+0x6e>
 80071a4:	2221      	movs	r2, #33	; 0x21
 80071a6:	2104      	movs	r1, #4
 80071a8:	4620      	mov	r0, r4
 80071aa:	f000 fdab 	bl	8007d04 <_calloc_r>
 80071ae:	69e3      	ldr	r3, [r4, #28]
 80071b0:	60f0      	str	r0, [r6, #12]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d1e4      	bne.n	8007182 <_Balloc+0x2e>
 80071b8:	2000      	movs	r0, #0
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
 80071bc:	6802      	ldr	r2, [r0, #0]
 80071be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071c2:	2300      	movs	r3, #0
 80071c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071c8:	e7f7      	b.n	80071ba <_Balloc+0x66>
 80071ca:	bf00      	nop
 80071cc:	080084e1 	.word	0x080084e1
 80071d0:	08008561 	.word	0x08008561

080071d4 <_Bfree>:
 80071d4:	b570      	push	{r4, r5, r6, lr}
 80071d6:	69c6      	ldr	r6, [r0, #28]
 80071d8:	4605      	mov	r5, r0
 80071da:	460c      	mov	r4, r1
 80071dc:	b976      	cbnz	r6, 80071fc <_Bfree+0x28>
 80071de:	2010      	movs	r0, #16
 80071e0:	f7ff ff04 	bl	8006fec <malloc>
 80071e4:	4602      	mov	r2, r0
 80071e6:	61e8      	str	r0, [r5, #28]
 80071e8:	b920      	cbnz	r0, 80071f4 <_Bfree+0x20>
 80071ea:	4b09      	ldr	r3, [pc, #36]	; (8007210 <_Bfree+0x3c>)
 80071ec:	4809      	ldr	r0, [pc, #36]	; (8007214 <_Bfree+0x40>)
 80071ee:	218f      	movs	r1, #143	; 0x8f
 80071f0:	f000 fd6a 	bl	8007cc8 <__assert_func>
 80071f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071f8:	6006      	str	r6, [r0, #0]
 80071fa:	60c6      	str	r6, [r0, #12]
 80071fc:	b13c      	cbz	r4, 800720e <_Bfree+0x3a>
 80071fe:	69eb      	ldr	r3, [r5, #28]
 8007200:	6862      	ldr	r2, [r4, #4]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007208:	6021      	str	r1, [r4, #0]
 800720a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800720e:	bd70      	pop	{r4, r5, r6, pc}
 8007210:	080084e1 	.word	0x080084e1
 8007214:	08008561 	.word	0x08008561

08007218 <__multadd>:
 8007218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800721c:	690d      	ldr	r5, [r1, #16]
 800721e:	4607      	mov	r7, r0
 8007220:	460c      	mov	r4, r1
 8007222:	461e      	mov	r6, r3
 8007224:	f101 0c14 	add.w	ip, r1, #20
 8007228:	2000      	movs	r0, #0
 800722a:	f8dc 3000 	ldr.w	r3, [ip]
 800722e:	b299      	uxth	r1, r3
 8007230:	fb02 6101 	mla	r1, r2, r1, r6
 8007234:	0c1e      	lsrs	r6, r3, #16
 8007236:	0c0b      	lsrs	r3, r1, #16
 8007238:	fb02 3306 	mla	r3, r2, r6, r3
 800723c:	b289      	uxth	r1, r1
 800723e:	3001      	adds	r0, #1
 8007240:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007244:	4285      	cmp	r5, r0
 8007246:	f84c 1b04 	str.w	r1, [ip], #4
 800724a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800724e:	dcec      	bgt.n	800722a <__multadd+0x12>
 8007250:	b30e      	cbz	r6, 8007296 <__multadd+0x7e>
 8007252:	68a3      	ldr	r3, [r4, #8]
 8007254:	42ab      	cmp	r3, r5
 8007256:	dc19      	bgt.n	800728c <__multadd+0x74>
 8007258:	6861      	ldr	r1, [r4, #4]
 800725a:	4638      	mov	r0, r7
 800725c:	3101      	adds	r1, #1
 800725e:	f7ff ff79 	bl	8007154 <_Balloc>
 8007262:	4680      	mov	r8, r0
 8007264:	b928      	cbnz	r0, 8007272 <__multadd+0x5a>
 8007266:	4602      	mov	r2, r0
 8007268:	4b0c      	ldr	r3, [pc, #48]	; (800729c <__multadd+0x84>)
 800726a:	480d      	ldr	r0, [pc, #52]	; (80072a0 <__multadd+0x88>)
 800726c:	21ba      	movs	r1, #186	; 0xba
 800726e:	f000 fd2b 	bl	8007cc8 <__assert_func>
 8007272:	6922      	ldr	r2, [r4, #16]
 8007274:	3202      	adds	r2, #2
 8007276:	f104 010c 	add.w	r1, r4, #12
 800727a:	0092      	lsls	r2, r2, #2
 800727c:	300c      	adds	r0, #12
 800727e:	f000 fd15 	bl	8007cac <memcpy>
 8007282:	4621      	mov	r1, r4
 8007284:	4638      	mov	r0, r7
 8007286:	f7ff ffa5 	bl	80071d4 <_Bfree>
 800728a:	4644      	mov	r4, r8
 800728c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007290:	3501      	adds	r5, #1
 8007292:	615e      	str	r6, [r3, #20]
 8007294:	6125      	str	r5, [r4, #16]
 8007296:	4620      	mov	r0, r4
 8007298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800729c:	08008550 	.word	0x08008550
 80072a0:	08008561 	.word	0x08008561

080072a4 <__hi0bits>:
 80072a4:	0c03      	lsrs	r3, r0, #16
 80072a6:	041b      	lsls	r3, r3, #16
 80072a8:	b9d3      	cbnz	r3, 80072e0 <__hi0bits+0x3c>
 80072aa:	0400      	lsls	r0, r0, #16
 80072ac:	2310      	movs	r3, #16
 80072ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80072b2:	bf04      	itt	eq
 80072b4:	0200      	lsleq	r0, r0, #8
 80072b6:	3308      	addeq	r3, #8
 80072b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80072bc:	bf04      	itt	eq
 80072be:	0100      	lsleq	r0, r0, #4
 80072c0:	3304      	addeq	r3, #4
 80072c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80072c6:	bf04      	itt	eq
 80072c8:	0080      	lsleq	r0, r0, #2
 80072ca:	3302      	addeq	r3, #2
 80072cc:	2800      	cmp	r0, #0
 80072ce:	db05      	blt.n	80072dc <__hi0bits+0x38>
 80072d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80072d4:	f103 0301 	add.w	r3, r3, #1
 80072d8:	bf08      	it	eq
 80072da:	2320      	moveq	r3, #32
 80072dc:	4618      	mov	r0, r3
 80072de:	4770      	bx	lr
 80072e0:	2300      	movs	r3, #0
 80072e2:	e7e4      	b.n	80072ae <__hi0bits+0xa>

080072e4 <__lo0bits>:
 80072e4:	6803      	ldr	r3, [r0, #0]
 80072e6:	f013 0207 	ands.w	r2, r3, #7
 80072ea:	d00c      	beq.n	8007306 <__lo0bits+0x22>
 80072ec:	07d9      	lsls	r1, r3, #31
 80072ee:	d422      	bmi.n	8007336 <__lo0bits+0x52>
 80072f0:	079a      	lsls	r2, r3, #30
 80072f2:	bf49      	itett	mi
 80072f4:	085b      	lsrmi	r3, r3, #1
 80072f6:	089b      	lsrpl	r3, r3, #2
 80072f8:	6003      	strmi	r3, [r0, #0]
 80072fa:	2201      	movmi	r2, #1
 80072fc:	bf5c      	itt	pl
 80072fe:	6003      	strpl	r3, [r0, #0]
 8007300:	2202      	movpl	r2, #2
 8007302:	4610      	mov	r0, r2
 8007304:	4770      	bx	lr
 8007306:	b299      	uxth	r1, r3
 8007308:	b909      	cbnz	r1, 800730e <__lo0bits+0x2a>
 800730a:	0c1b      	lsrs	r3, r3, #16
 800730c:	2210      	movs	r2, #16
 800730e:	b2d9      	uxtb	r1, r3
 8007310:	b909      	cbnz	r1, 8007316 <__lo0bits+0x32>
 8007312:	3208      	adds	r2, #8
 8007314:	0a1b      	lsrs	r3, r3, #8
 8007316:	0719      	lsls	r1, r3, #28
 8007318:	bf04      	itt	eq
 800731a:	091b      	lsreq	r3, r3, #4
 800731c:	3204      	addeq	r2, #4
 800731e:	0799      	lsls	r1, r3, #30
 8007320:	bf04      	itt	eq
 8007322:	089b      	lsreq	r3, r3, #2
 8007324:	3202      	addeq	r2, #2
 8007326:	07d9      	lsls	r1, r3, #31
 8007328:	d403      	bmi.n	8007332 <__lo0bits+0x4e>
 800732a:	085b      	lsrs	r3, r3, #1
 800732c:	f102 0201 	add.w	r2, r2, #1
 8007330:	d003      	beq.n	800733a <__lo0bits+0x56>
 8007332:	6003      	str	r3, [r0, #0]
 8007334:	e7e5      	b.n	8007302 <__lo0bits+0x1e>
 8007336:	2200      	movs	r2, #0
 8007338:	e7e3      	b.n	8007302 <__lo0bits+0x1e>
 800733a:	2220      	movs	r2, #32
 800733c:	e7e1      	b.n	8007302 <__lo0bits+0x1e>
	...

08007340 <__i2b>:
 8007340:	b510      	push	{r4, lr}
 8007342:	460c      	mov	r4, r1
 8007344:	2101      	movs	r1, #1
 8007346:	f7ff ff05 	bl	8007154 <_Balloc>
 800734a:	4602      	mov	r2, r0
 800734c:	b928      	cbnz	r0, 800735a <__i2b+0x1a>
 800734e:	4b05      	ldr	r3, [pc, #20]	; (8007364 <__i2b+0x24>)
 8007350:	4805      	ldr	r0, [pc, #20]	; (8007368 <__i2b+0x28>)
 8007352:	f240 1145 	movw	r1, #325	; 0x145
 8007356:	f000 fcb7 	bl	8007cc8 <__assert_func>
 800735a:	2301      	movs	r3, #1
 800735c:	6144      	str	r4, [r0, #20]
 800735e:	6103      	str	r3, [r0, #16]
 8007360:	bd10      	pop	{r4, pc}
 8007362:	bf00      	nop
 8007364:	08008550 	.word	0x08008550
 8007368:	08008561 	.word	0x08008561

0800736c <__multiply>:
 800736c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007370:	4691      	mov	r9, r2
 8007372:	690a      	ldr	r2, [r1, #16]
 8007374:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007378:	429a      	cmp	r2, r3
 800737a:	bfb8      	it	lt
 800737c:	460b      	movlt	r3, r1
 800737e:	460c      	mov	r4, r1
 8007380:	bfbc      	itt	lt
 8007382:	464c      	movlt	r4, r9
 8007384:	4699      	movlt	r9, r3
 8007386:	6927      	ldr	r7, [r4, #16]
 8007388:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800738c:	68a3      	ldr	r3, [r4, #8]
 800738e:	6861      	ldr	r1, [r4, #4]
 8007390:	eb07 060a 	add.w	r6, r7, sl
 8007394:	42b3      	cmp	r3, r6
 8007396:	b085      	sub	sp, #20
 8007398:	bfb8      	it	lt
 800739a:	3101      	addlt	r1, #1
 800739c:	f7ff feda 	bl	8007154 <_Balloc>
 80073a0:	b930      	cbnz	r0, 80073b0 <__multiply+0x44>
 80073a2:	4602      	mov	r2, r0
 80073a4:	4b44      	ldr	r3, [pc, #272]	; (80074b8 <__multiply+0x14c>)
 80073a6:	4845      	ldr	r0, [pc, #276]	; (80074bc <__multiply+0x150>)
 80073a8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80073ac:	f000 fc8c 	bl	8007cc8 <__assert_func>
 80073b0:	f100 0514 	add.w	r5, r0, #20
 80073b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80073b8:	462b      	mov	r3, r5
 80073ba:	2200      	movs	r2, #0
 80073bc:	4543      	cmp	r3, r8
 80073be:	d321      	bcc.n	8007404 <__multiply+0x98>
 80073c0:	f104 0314 	add.w	r3, r4, #20
 80073c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80073c8:	f109 0314 	add.w	r3, r9, #20
 80073cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80073d0:	9202      	str	r2, [sp, #8]
 80073d2:	1b3a      	subs	r2, r7, r4
 80073d4:	3a15      	subs	r2, #21
 80073d6:	f022 0203 	bic.w	r2, r2, #3
 80073da:	3204      	adds	r2, #4
 80073dc:	f104 0115 	add.w	r1, r4, #21
 80073e0:	428f      	cmp	r7, r1
 80073e2:	bf38      	it	cc
 80073e4:	2204      	movcc	r2, #4
 80073e6:	9201      	str	r2, [sp, #4]
 80073e8:	9a02      	ldr	r2, [sp, #8]
 80073ea:	9303      	str	r3, [sp, #12]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d80c      	bhi.n	800740a <__multiply+0x9e>
 80073f0:	2e00      	cmp	r6, #0
 80073f2:	dd03      	ble.n	80073fc <__multiply+0x90>
 80073f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d05b      	beq.n	80074b4 <__multiply+0x148>
 80073fc:	6106      	str	r6, [r0, #16]
 80073fe:	b005      	add	sp, #20
 8007400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007404:	f843 2b04 	str.w	r2, [r3], #4
 8007408:	e7d8      	b.n	80073bc <__multiply+0x50>
 800740a:	f8b3 a000 	ldrh.w	sl, [r3]
 800740e:	f1ba 0f00 	cmp.w	sl, #0
 8007412:	d024      	beq.n	800745e <__multiply+0xf2>
 8007414:	f104 0e14 	add.w	lr, r4, #20
 8007418:	46a9      	mov	r9, r5
 800741a:	f04f 0c00 	mov.w	ip, #0
 800741e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007422:	f8d9 1000 	ldr.w	r1, [r9]
 8007426:	fa1f fb82 	uxth.w	fp, r2
 800742a:	b289      	uxth	r1, r1
 800742c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007430:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007434:	f8d9 2000 	ldr.w	r2, [r9]
 8007438:	4461      	add	r1, ip
 800743a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800743e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007442:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007446:	b289      	uxth	r1, r1
 8007448:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800744c:	4577      	cmp	r7, lr
 800744e:	f849 1b04 	str.w	r1, [r9], #4
 8007452:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007456:	d8e2      	bhi.n	800741e <__multiply+0xb2>
 8007458:	9a01      	ldr	r2, [sp, #4]
 800745a:	f845 c002 	str.w	ip, [r5, r2]
 800745e:	9a03      	ldr	r2, [sp, #12]
 8007460:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007464:	3304      	adds	r3, #4
 8007466:	f1b9 0f00 	cmp.w	r9, #0
 800746a:	d021      	beq.n	80074b0 <__multiply+0x144>
 800746c:	6829      	ldr	r1, [r5, #0]
 800746e:	f104 0c14 	add.w	ip, r4, #20
 8007472:	46ae      	mov	lr, r5
 8007474:	f04f 0a00 	mov.w	sl, #0
 8007478:	f8bc b000 	ldrh.w	fp, [ip]
 800747c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007480:	fb09 220b 	mla	r2, r9, fp, r2
 8007484:	4452      	add	r2, sl
 8007486:	b289      	uxth	r1, r1
 8007488:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800748c:	f84e 1b04 	str.w	r1, [lr], #4
 8007490:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007494:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007498:	f8be 1000 	ldrh.w	r1, [lr]
 800749c:	fb09 110a 	mla	r1, r9, sl, r1
 80074a0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80074a4:	4567      	cmp	r7, ip
 80074a6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80074aa:	d8e5      	bhi.n	8007478 <__multiply+0x10c>
 80074ac:	9a01      	ldr	r2, [sp, #4]
 80074ae:	50a9      	str	r1, [r5, r2]
 80074b0:	3504      	adds	r5, #4
 80074b2:	e799      	b.n	80073e8 <__multiply+0x7c>
 80074b4:	3e01      	subs	r6, #1
 80074b6:	e79b      	b.n	80073f0 <__multiply+0x84>
 80074b8:	08008550 	.word	0x08008550
 80074bc:	08008561 	.word	0x08008561

080074c0 <__pow5mult>:
 80074c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c4:	4615      	mov	r5, r2
 80074c6:	f012 0203 	ands.w	r2, r2, #3
 80074ca:	4606      	mov	r6, r0
 80074cc:	460f      	mov	r7, r1
 80074ce:	d007      	beq.n	80074e0 <__pow5mult+0x20>
 80074d0:	4c25      	ldr	r4, [pc, #148]	; (8007568 <__pow5mult+0xa8>)
 80074d2:	3a01      	subs	r2, #1
 80074d4:	2300      	movs	r3, #0
 80074d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074da:	f7ff fe9d 	bl	8007218 <__multadd>
 80074de:	4607      	mov	r7, r0
 80074e0:	10ad      	asrs	r5, r5, #2
 80074e2:	d03d      	beq.n	8007560 <__pow5mult+0xa0>
 80074e4:	69f4      	ldr	r4, [r6, #28]
 80074e6:	b97c      	cbnz	r4, 8007508 <__pow5mult+0x48>
 80074e8:	2010      	movs	r0, #16
 80074ea:	f7ff fd7f 	bl	8006fec <malloc>
 80074ee:	4602      	mov	r2, r0
 80074f0:	61f0      	str	r0, [r6, #28]
 80074f2:	b928      	cbnz	r0, 8007500 <__pow5mult+0x40>
 80074f4:	4b1d      	ldr	r3, [pc, #116]	; (800756c <__pow5mult+0xac>)
 80074f6:	481e      	ldr	r0, [pc, #120]	; (8007570 <__pow5mult+0xb0>)
 80074f8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80074fc:	f000 fbe4 	bl	8007cc8 <__assert_func>
 8007500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007504:	6004      	str	r4, [r0, #0]
 8007506:	60c4      	str	r4, [r0, #12]
 8007508:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800750c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007510:	b94c      	cbnz	r4, 8007526 <__pow5mult+0x66>
 8007512:	f240 2171 	movw	r1, #625	; 0x271
 8007516:	4630      	mov	r0, r6
 8007518:	f7ff ff12 	bl	8007340 <__i2b>
 800751c:	2300      	movs	r3, #0
 800751e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007522:	4604      	mov	r4, r0
 8007524:	6003      	str	r3, [r0, #0]
 8007526:	f04f 0900 	mov.w	r9, #0
 800752a:	07eb      	lsls	r3, r5, #31
 800752c:	d50a      	bpl.n	8007544 <__pow5mult+0x84>
 800752e:	4639      	mov	r1, r7
 8007530:	4622      	mov	r2, r4
 8007532:	4630      	mov	r0, r6
 8007534:	f7ff ff1a 	bl	800736c <__multiply>
 8007538:	4639      	mov	r1, r7
 800753a:	4680      	mov	r8, r0
 800753c:	4630      	mov	r0, r6
 800753e:	f7ff fe49 	bl	80071d4 <_Bfree>
 8007542:	4647      	mov	r7, r8
 8007544:	106d      	asrs	r5, r5, #1
 8007546:	d00b      	beq.n	8007560 <__pow5mult+0xa0>
 8007548:	6820      	ldr	r0, [r4, #0]
 800754a:	b938      	cbnz	r0, 800755c <__pow5mult+0x9c>
 800754c:	4622      	mov	r2, r4
 800754e:	4621      	mov	r1, r4
 8007550:	4630      	mov	r0, r6
 8007552:	f7ff ff0b 	bl	800736c <__multiply>
 8007556:	6020      	str	r0, [r4, #0]
 8007558:	f8c0 9000 	str.w	r9, [r0]
 800755c:	4604      	mov	r4, r0
 800755e:	e7e4      	b.n	800752a <__pow5mult+0x6a>
 8007560:	4638      	mov	r0, r7
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	bf00      	nop
 8007568:	080086b0 	.word	0x080086b0
 800756c:	080084e1 	.word	0x080084e1
 8007570:	08008561 	.word	0x08008561

08007574 <__lshift>:
 8007574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007578:	460c      	mov	r4, r1
 800757a:	6849      	ldr	r1, [r1, #4]
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007582:	68a3      	ldr	r3, [r4, #8]
 8007584:	4607      	mov	r7, r0
 8007586:	4691      	mov	r9, r2
 8007588:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800758c:	f108 0601 	add.w	r6, r8, #1
 8007590:	42b3      	cmp	r3, r6
 8007592:	db0b      	blt.n	80075ac <__lshift+0x38>
 8007594:	4638      	mov	r0, r7
 8007596:	f7ff fddd 	bl	8007154 <_Balloc>
 800759a:	4605      	mov	r5, r0
 800759c:	b948      	cbnz	r0, 80075b2 <__lshift+0x3e>
 800759e:	4602      	mov	r2, r0
 80075a0:	4b28      	ldr	r3, [pc, #160]	; (8007644 <__lshift+0xd0>)
 80075a2:	4829      	ldr	r0, [pc, #164]	; (8007648 <__lshift+0xd4>)
 80075a4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80075a8:	f000 fb8e 	bl	8007cc8 <__assert_func>
 80075ac:	3101      	adds	r1, #1
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	e7ee      	b.n	8007590 <__lshift+0x1c>
 80075b2:	2300      	movs	r3, #0
 80075b4:	f100 0114 	add.w	r1, r0, #20
 80075b8:	f100 0210 	add.w	r2, r0, #16
 80075bc:	4618      	mov	r0, r3
 80075be:	4553      	cmp	r3, sl
 80075c0:	db33      	blt.n	800762a <__lshift+0xb6>
 80075c2:	6920      	ldr	r0, [r4, #16]
 80075c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80075c8:	f104 0314 	add.w	r3, r4, #20
 80075cc:	f019 091f 	ands.w	r9, r9, #31
 80075d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075d8:	d02b      	beq.n	8007632 <__lshift+0xbe>
 80075da:	f1c9 0e20 	rsb	lr, r9, #32
 80075de:	468a      	mov	sl, r1
 80075e0:	2200      	movs	r2, #0
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	fa00 f009 	lsl.w	r0, r0, r9
 80075e8:	4310      	orrs	r0, r2
 80075ea:	f84a 0b04 	str.w	r0, [sl], #4
 80075ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80075f2:	459c      	cmp	ip, r3
 80075f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80075f8:	d8f3      	bhi.n	80075e2 <__lshift+0x6e>
 80075fa:	ebac 0304 	sub.w	r3, ip, r4
 80075fe:	3b15      	subs	r3, #21
 8007600:	f023 0303 	bic.w	r3, r3, #3
 8007604:	3304      	adds	r3, #4
 8007606:	f104 0015 	add.w	r0, r4, #21
 800760a:	4584      	cmp	ip, r0
 800760c:	bf38      	it	cc
 800760e:	2304      	movcc	r3, #4
 8007610:	50ca      	str	r2, [r1, r3]
 8007612:	b10a      	cbz	r2, 8007618 <__lshift+0xa4>
 8007614:	f108 0602 	add.w	r6, r8, #2
 8007618:	3e01      	subs	r6, #1
 800761a:	4638      	mov	r0, r7
 800761c:	612e      	str	r6, [r5, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	f7ff fdd8 	bl	80071d4 <_Bfree>
 8007624:	4628      	mov	r0, r5
 8007626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762a:	f842 0f04 	str.w	r0, [r2, #4]!
 800762e:	3301      	adds	r3, #1
 8007630:	e7c5      	b.n	80075be <__lshift+0x4a>
 8007632:	3904      	subs	r1, #4
 8007634:	f853 2b04 	ldr.w	r2, [r3], #4
 8007638:	f841 2f04 	str.w	r2, [r1, #4]!
 800763c:	459c      	cmp	ip, r3
 800763e:	d8f9      	bhi.n	8007634 <__lshift+0xc0>
 8007640:	e7ea      	b.n	8007618 <__lshift+0xa4>
 8007642:	bf00      	nop
 8007644:	08008550 	.word	0x08008550
 8007648:	08008561 	.word	0x08008561

0800764c <__mcmp>:
 800764c:	b530      	push	{r4, r5, lr}
 800764e:	6902      	ldr	r2, [r0, #16]
 8007650:	690c      	ldr	r4, [r1, #16]
 8007652:	1b12      	subs	r2, r2, r4
 8007654:	d10e      	bne.n	8007674 <__mcmp+0x28>
 8007656:	f100 0314 	add.w	r3, r0, #20
 800765a:	3114      	adds	r1, #20
 800765c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007660:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007664:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007668:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800766c:	42a5      	cmp	r5, r4
 800766e:	d003      	beq.n	8007678 <__mcmp+0x2c>
 8007670:	d305      	bcc.n	800767e <__mcmp+0x32>
 8007672:	2201      	movs	r2, #1
 8007674:	4610      	mov	r0, r2
 8007676:	bd30      	pop	{r4, r5, pc}
 8007678:	4283      	cmp	r3, r0
 800767a:	d3f3      	bcc.n	8007664 <__mcmp+0x18>
 800767c:	e7fa      	b.n	8007674 <__mcmp+0x28>
 800767e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007682:	e7f7      	b.n	8007674 <__mcmp+0x28>

08007684 <__mdiff>:
 8007684:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007688:	460c      	mov	r4, r1
 800768a:	4606      	mov	r6, r0
 800768c:	4611      	mov	r1, r2
 800768e:	4620      	mov	r0, r4
 8007690:	4690      	mov	r8, r2
 8007692:	f7ff ffdb 	bl	800764c <__mcmp>
 8007696:	1e05      	subs	r5, r0, #0
 8007698:	d110      	bne.n	80076bc <__mdiff+0x38>
 800769a:	4629      	mov	r1, r5
 800769c:	4630      	mov	r0, r6
 800769e:	f7ff fd59 	bl	8007154 <_Balloc>
 80076a2:	b930      	cbnz	r0, 80076b2 <__mdiff+0x2e>
 80076a4:	4b3a      	ldr	r3, [pc, #232]	; (8007790 <__mdiff+0x10c>)
 80076a6:	4602      	mov	r2, r0
 80076a8:	f240 2137 	movw	r1, #567	; 0x237
 80076ac:	4839      	ldr	r0, [pc, #228]	; (8007794 <__mdiff+0x110>)
 80076ae:	f000 fb0b 	bl	8007cc8 <__assert_func>
 80076b2:	2301      	movs	r3, #1
 80076b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80076b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	bfa4      	itt	ge
 80076be:	4643      	movge	r3, r8
 80076c0:	46a0      	movge	r8, r4
 80076c2:	4630      	mov	r0, r6
 80076c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80076c8:	bfa6      	itte	ge
 80076ca:	461c      	movge	r4, r3
 80076cc:	2500      	movge	r5, #0
 80076ce:	2501      	movlt	r5, #1
 80076d0:	f7ff fd40 	bl	8007154 <_Balloc>
 80076d4:	b920      	cbnz	r0, 80076e0 <__mdiff+0x5c>
 80076d6:	4b2e      	ldr	r3, [pc, #184]	; (8007790 <__mdiff+0x10c>)
 80076d8:	4602      	mov	r2, r0
 80076da:	f240 2145 	movw	r1, #581	; 0x245
 80076de:	e7e5      	b.n	80076ac <__mdiff+0x28>
 80076e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80076e4:	6926      	ldr	r6, [r4, #16]
 80076e6:	60c5      	str	r5, [r0, #12]
 80076e8:	f104 0914 	add.w	r9, r4, #20
 80076ec:	f108 0514 	add.w	r5, r8, #20
 80076f0:	f100 0e14 	add.w	lr, r0, #20
 80076f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80076f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80076fc:	f108 0210 	add.w	r2, r8, #16
 8007700:	46f2      	mov	sl, lr
 8007702:	2100      	movs	r1, #0
 8007704:	f859 3b04 	ldr.w	r3, [r9], #4
 8007708:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800770c:	fa11 f88b 	uxtah	r8, r1, fp
 8007710:	b299      	uxth	r1, r3
 8007712:	0c1b      	lsrs	r3, r3, #16
 8007714:	eba8 0801 	sub.w	r8, r8, r1
 8007718:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800771c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007720:	fa1f f888 	uxth.w	r8, r8
 8007724:	1419      	asrs	r1, r3, #16
 8007726:	454e      	cmp	r6, r9
 8007728:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800772c:	f84a 3b04 	str.w	r3, [sl], #4
 8007730:	d8e8      	bhi.n	8007704 <__mdiff+0x80>
 8007732:	1b33      	subs	r3, r6, r4
 8007734:	3b15      	subs	r3, #21
 8007736:	f023 0303 	bic.w	r3, r3, #3
 800773a:	3304      	adds	r3, #4
 800773c:	3415      	adds	r4, #21
 800773e:	42a6      	cmp	r6, r4
 8007740:	bf38      	it	cc
 8007742:	2304      	movcc	r3, #4
 8007744:	441d      	add	r5, r3
 8007746:	4473      	add	r3, lr
 8007748:	469e      	mov	lr, r3
 800774a:	462e      	mov	r6, r5
 800774c:	4566      	cmp	r6, ip
 800774e:	d30e      	bcc.n	800776e <__mdiff+0xea>
 8007750:	f10c 0203 	add.w	r2, ip, #3
 8007754:	1b52      	subs	r2, r2, r5
 8007756:	f022 0203 	bic.w	r2, r2, #3
 800775a:	3d03      	subs	r5, #3
 800775c:	45ac      	cmp	ip, r5
 800775e:	bf38      	it	cc
 8007760:	2200      	movcc	r2, #0
 8007762:	4413      	add	r3, r2
 8007764:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007768:	b17a      	cbz	r2, 800778a <__mdiff+0x106>
 800776a:	6107      	str	r7, [r0, #16]
 800776c:	e7a4      	b.n	80076b8 <__mdiff+0x34>
 800776e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007772:	fa11 f288 	uxtah	r2, r1, r8
 8007776:	1414      	asrs	r4, r2, #16
 8007778:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800777c:	b292      	uxth	r2, r2
 800777e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007782:	f84e 2b04 	str.w	r2, [lr], #4
 8007786:	1421      	asrs	r1, r4, #16
 8007788:	e7e0      	b.n	800774c <__mdiff+0xc8>
 800778a:	3f01      	subs	r7, #1
 800778c:	e7ea      	b.n	8007764 <__mdiff+0xe0>
 800778e:	bf00      	nop
 8007790:	08008550 	.word	0x08008550
 8007794:	08008561 	.word	0x08008561

08007798 <__d2b>:
 8007798:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800779c:	460f      	mov	r7, r1
 800779e:	2101      	movs	r1, #1
 80077a0:	ec59 8b10 	vmov	r8, r9, d0
 80077a4:	4616      	mov	r6, r2
 80077a6:	f7ff fcd5 	bl	8007154 <_Balloc>
 80077aa:	4604      	mov	r4, r0
 80077ac:	b930      	cbnz	r0, 80077bc <__d2b+0x24>
 80077ae:	4602      	mov	r2, r0
 80077b0:	4b24      	ldr	r3, [pc, #144]	; (8007844 <__d2b+0xac>)
 80077b2:	4825      	ldr	r0, [pc, #148]	; (8007848 <__d2b+0xb0>)
 80077b4:	f240 310f 	movw	r1, #783	; 0x30f
 80077b8:	f000 fa86 	bl	8007cc8 <__assert_func>
 80077bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80077c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077c4:	bb2d      	cbnz	r5, 8007812 <__d2b+0x7a>
 80077c6:	9301      	str	r3, [sp, #4]
 80077c8:	f1b8 0300 	subs.w	r3, r8, #0
 80077cc:	d026      	beq.n	800781c <__d2b+0x84>
 80077ce:	4668      	mov	r0, sp
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	f7ff fd87 	bl	80072e4 <__lo0bits>
 80077d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077da:	b1e8      	cbz	r0, 8007818 <__d2b+0x80>
 80077dc:	f1c0 0320 	rsb	r3, r0, #32
 80077e0:	fa02 f303 	lsl.w	r3, r2, r3
 80077e4:	430b      	orrs	r3, r1
 80077e6:	40c2      	lsrs	r2, r0
 80077e8:	6163      	str	r3, [r4, #20]
 80077ea:	9201      	str	r2, [sp, #4]
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	61a3      	str	r3, [r4, #24]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	bf14      	ite	ne
 80077f4:	2202      	movne	r2, #2
 80077f6:	2201      	moveq	r2, #1
 80077f8:	6122      	str	r2, [r4, #16]
 80077fa:	b1bd      	cbz	r5, 800782c <__d2b+0x94>
 80077fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007800:	4405      	add	r5, r0
 8007802:	603d      	str	r5, [r7, #0]
 8007804:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007808:	6030      	str	r0, [r6, #0]
 800780a:	4620      	mov	r0, r4
 800780c:	b003      	add	sp, #12
 800780e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007812:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007816:	e7d6      	b.n	80077c6 <__d2b+0x2e>
 8007818:	6161      	str	r1, [r4, #20]
 800781a:	e7e7      	b.n	80077ec <__d2b+0x54>
 800781c:	a801      	add	r0, sp, #4
 800781e:	f7ff fd61 	bl	80072e4 <__lo0bits>
 8007822:	9b01      	ldr	r3, [sp, #4]
 8007824:	6163      	str	r3, [r4, #20]
 8007826:	3020      	adds	r0, #32
 8007828:	2201      	movs	r2, #1
 800782a:	e7e5      	b.n	80077f8 <__d2b+0x60>
 800782c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007830:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007834:	6038      	str	r0, [r7, #0]
 8007836:	6918      	ldr	r0, [r3, #16]
 8007838:	f7ff fd34 	bl	80072a4 <__hi0bits>
 800783c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007840:	e7e2      	b.n	8007808 <__d2b+0x70>
 8007842:	bf00      	nop
 8007844:	08008550 	.word	0x08008550
 8007848:	08008561 	.word	0x08008561

0800784c <__ssputs_r>:
 800784c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007850:	688e      	ldr	r6, [r1, #8]
 8007852:	461f      	mov	r7, r3
 8007854:	42be      	cmp	r6, r7
 8007856:	680b      	ldr	r3, [r1, #0]
 8007858:	4682      	mov	sl, r0
 800785a:	460c      	mov	r4, r1
 800785c:	4690      	mov	r8, r2
 800785e:	d82c      	bhi.n	80078ba <__ssputs_r+0x6e>
 8007860:	898a      	ldrh	r2, [r1, #12]
 8007862:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007866:	d026      	beq.n	80078b6 <__ssputs_r+0x6a>
 8007868:	6965      	ldr	r5, [r4, #20]
 800786a:	6909      	ldr	r1, [r1, #16]
 800786c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007870:	eba3 0901 	sub.w	r9, r3, r1
 8007874:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007878:	1c7b      	adds	r3, r7, #1
 800787a:	444b      	add	r3, r9
 800787c:	106d      	asrs	r5, r5, #1
 800787e:	429d      	cmp	r5, r3
 8007880:	bf38      	it	cc
 8007882:	461d      	movcc	r5, r3
 8007884:	0553      	lsls	r3, r2, #21
 8007886:	d527      	bpl.n	80078d8 <__ssputs_r+0x8c>
 8007888:	4629      	mov	r1, r5
 800788a:	f7ff fbd7 	bl	800703c <_malloc_r>
 800788e:	4606      	mov	r6, r0
 8007890:	b360      	cbz	r0, 80078ec <__ssputs_r+0xa0>
 8007892:	6921      	ldr	r1, [r4, #16]
 8007894:	464a      	mov	r2, r9
 8007896:	f000 fa09 	bl	8007cac <memcpy>
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	6126      	str	r6, [r4, #16]
 80078a8:	6165      	str	r5, [r4, #20]
 80078aa:	444e      	add	r6, r9
 80078ac:	eba5 0509 	sub.w	r5, r5, r9
 80078b0:	6026      	str	r6, [r4, #0]
 80078b2:	60a5      	str	r5, [r4, #8]
 80078b4:	463e      	mov	r6, r7
 80078b6:	42be      	cmp	r6, r7
 80078b8:	d900      	bls.n	80078bc <__ssputs_r+0x70>
 80078ba:	463e      	mov	r6, r7
 80078bc:	6820      	ldr	r0, [r4, #0]
 80078be:	4632      	mov	r2, r6
 80078c0:	4641      	mov	r1, r8
 80078c2:	f000 f9c9 	bl	8007c58 <memmove>
 80078c6:	68a3      	ldr	r3, [r4, #8]
 80078c8:	1b9b      	subs	r3, r3, r6
 80078ca:	60a3      	str	r3, [r4, #8]
 80078cc:	6823      	ldr	r3, [r4, #0]
 80078ce:	4433      	add	r3, r6
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	2000      	movs	r0, #0
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d8:	462a      	mov	r2, r5
 80078da:	f000 fa3b 	bl	8007d54 <_realloc_r>
 80078de:	4606      	mov	r6, r0
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d1e0      	bne.n	80078a6 <__ssputs_r+0x5a>
 80078e4:	6921      	ldr	r1, [r4, #16]
 80078e6:	4650      	mov	r0, sl
 80078e8:	f7ff fb34 	bl	8006f54 <_free_r>
 80078ec:	230c      	movs	r3, #12
 80078ee:	f8ca 3000 	str.w	r3, [sl]
 80078f2:	89a3      	ldrh	r3, [r4, #12]
 80078f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078f8:	81a3      	strh	r3, [r4, #12]
 80078fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078fe:	e7e9      	b.n	80078d4 <__ssputs_r+0x88>

08007900 <_svfiprintf_r>:
 8007900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	4698      	mov	r8, r3
 8007906:	898b      	ldrh	r3, [r1, #12]
 8007908:	061b      	lsls	r3, r3, #24
 800790a:	b09d      	sub	sp, #116	; 0x74
 800790c:	4607      	mov	r7, r0
 800790e:	460d      	mov	r5, r1
 8007910:	4614      	mov	r4, r2
 8007912:	d50e      	bpl.n	8007932 <_svfiprintf_r+0x32>
 8007914:	690b      	ldr	r3, [r1, #16]
 8007916:	b963      	cbnz	r3, 8007932 <_svfiprintf_r+0x32>
 8007918:	2140      	movs	r1, #64	; 0x40
 800791a:	f7ff fb8f 	bl	800703c <_malloc_r>
 800791e:	6028      	str	r0, [r5, #0]
 8007920:	6128      	str	r0, [r5, #16]
 8007922:	b920      	cbnz	r0, 800792e <_svfiprintf_r+0x2e>
 8007924:	230c      	movs	r3, #12
 8007926:	603b      	str	r3, [r7, #0]
 8007928:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800792c:	e0d0      	b.n	8007ad0 <_svfiprintf_r+0x1d0>
 800792e:	2340      	movs	r3, #64	; 0x40
 8007930:	616b      	str	r3, [r5, #20]
 8007932:	2300      	movs	r3, #0
 8007934:	9309      	str	r3, [sp, #36]	; 0x24
 8007936:	2320      	movs	r3, #32
 8007938:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800793c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007940:	2330      	movs	r3, #48	; 0x30
 8007942:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007ae8 <_svfiprintf_r+0x1e8>
 8007946:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800794a:	f04f 0901 	mov.w	r9, #1
 800794e:	4623      	mov	r3, r4
 8007950:	469a      	mov	sl, r3
 8007952:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007956:	b10a      	cbz	r2, 800795c <_svfiprintf_r+0x5c>
 8007958:	2a25      	cmp	r2, #37	; 0x25
 800795a:	d1f9      	bne.n	8007950 <_svfiprintf_r+0x50>
 800795c:	ebba 0b04 	subs.w	fp, sl, r4
 8007960:	d00b      	beq.n	800797a <_svfiprintf_r+0x7a>
 8007962:	465b      	mov	r3, fp
 8007964:	4622      	mov	r2, r4
 8007966:	4629      	mov	r1, r5
 8007968:	4638      	mov	r0, r7
 800796a:	f7ff ff6f 	bl	800784c <__ssputs_r>
 800796e:	3001      	adds	r0, #1
 8007970:	f000 80a9 	beq.w	8007ac6 <_svfiprintf_r+0x1c6>
 8007974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007976:	445a      	add	r2, fp
 8007978:	9209      	str	r2, [sp, #36]	; 0x24
 800797a:	f89a 3000 	ldrb.w	r3, [sl]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 80a1 	beq.w	8007ac6 <_svfiprintf_r+0x1c6>
 8007984:	2300      	movs	r3, #0
 8007986:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800798a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800798e:	f10a 0a01 	add.w	sl, sl, #1
 8007992:	9304      	str	r3, [sp, #16]
 8007994:	9307      	str	r3, [sp, #28]
 8007996:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800799a:	931a      	str	r3, [sp, #104]	; 0x68
 800799c:	4654      	mov	r4, sl
 800799e:	2205      	movs	r2, #5
 80079a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079a4:	4850      	ldr	r0, [pc, #320]	; (8007ae8 <_svfiprintf_r+0x1e8>)
 80079a6:	f7f8 fc1b 	bl	80001e0 <memchr>
 80079aa:	9a04      	ldr	r2, [sp, #16]
 80079ac:	b9d8      	cbnz	r0, 80079e6 <_svfiprintf_r+0xe6>
 80079ae:	06d0      	lsls	r0, r2, #27
 80079b0:	bf44      	itt	mi
 80079b2:	2320      	movmi	r3, #32
 80079b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079b8:	0711      	lsls	r1, r2, #28
 80079ba:	bf44      	itt	mi
 80079bc:	232b      	movmi	r3, #43	; 0x2b
 80079be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80079c2:	f89a 3000 	ldrb.w	r3, [sl]
 80079c6:	2b2a      	cmp	r3, #42	; 0x2a
 80079c8:	d015      	beq.n	80079f6 <_svfiprintf_r+0xf6>
 80079ca:	9a07      	ldr	r2, [sp, #28]
 80079cc:	4654      	mov	r4, sl
 80079ce:	2000      	movs	r0, #0
 80079d0:	f04f 0c0a 	mov.w	ip, #10
 80079d4:	4621      	mov	r1, r4
 80079d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079da:	3b30      	subs	r3, #48	; 0x30
 80079dc:	2b09      	cmp	r3, #9
 80079de:	d94d      	bls.n	8007a7c <_svfiprintf_r+0x17c>
 80079e0:	b1b0      	cbz	r0, 8007a10 <_svfiprintf_r+0x110>
 80079e2:	9207      	str	r2, [sp, #28]
 80079e4:	e014      	b.n	8007a10 <_svfiprintf_r+0x110>
 80079e6:	eba0 0308 	sub.w	r3, r0, r8
 80079ea:	fa09 f303 	lsl.w	r3, r9, r3
 80079ee:	4313      	orrs	r3, r2
 80079f0:	9304      	str	r3, [sp, #16]
 80079f2:	46a2      	mov	sl, r4
 80079f4:	e7d2      	b.n	800799c <_svfiprintf_r+0x9c>
 80079f6:	9b03      	ldr	r3, [sp, #12]
 80079f8:	1d19      	adds	r1, r3, #4
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	9103      	str	r1, [sp, #12]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	bfbb      	ittet	lt
 8007a02:	425b      	neglt	r3, r3
 8007a04:	f042 0202 	orrlt.w	r2, r2, #2
 8007a08:	9307      	strge	r3, [sp, #28]
 8007a0a:	9307      	strlt	r3, [sp, #28]
 8007a0c:	bfb8      	it	lt
 8007a0e:	9204      	strlt	r2, [sp, #16]
 8007a10:	7823      	ldrb	r3, [r4, #0]
 8007a12:	2b2e      	cmp	r3, #46	; 0x2e
 8007a14:	d10c      	bne.n	8007a30 <_svfiprintf_r+0x130>
 8007a16:	7863      	ldrb	r3, [r4, #1]
 8007a18:	2b2a      	cmp	r3, #42	; 0x2a
 8007a1a:	d134      	bne.n	8007a86 <_svfiprintf_r+0x186>
 8007a1c:	9b03      	ldr	r3, [sp, #12]
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	9203      	str	r2, [sp, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bfb8      	it	lt
 8007a28:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007a2c:	3402      	adds	r4, #2
 8007a2e:	9305      	str	r3, [sp, #20]
 8007a30:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007af8 <_svfiprintf_r+0x1f8>
 8007a34:	7821      	ldrb	r1, [r4, #0]
 8007a36:	2203      	movs	r2, #3
 8007a38:	4650      	mov	r0, sl
 8007a3a:	f7f8 fbd1 	bl	80001e0 <memchr>
 8007a3e:	b138      	cbz	r0, 8007a50 <_svfiprintf_r+0x150>
 8007a40:	9b04      	ldr	r3, [sp, #16]
 8007a42:	eba0 000a 	sub.w	r0, r0, sl
 8007a46:	2240      	movs	r2, #64	; 0x40
 8007a48:	4082      	lsls	r2, r0
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	3401      	adds	r4, #1
 8007a4e:	9304      	str	r3, [sp, #16]
 8007a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a54:	4825      	ldr	r0, [pc, #148]	; (8007aec <_svfiprintf_r+0x1ec>)
 8007a56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a5a:	2206      	movs	r2, #6
 8007a5c:	f7f8 fbc0 	bl	80001e0 <memchr>
 8007a60:	2800      	cmp	r0, #0
 8007a62:	d038      	beq.n	8007ad6 <_svfiprintf_r+0x1d6>
 8007a64:	4b22      	ldr	r3, [pc, #136]	; (8007af0 <_svfiprintf_r+0x1f0>)
 8007a66:	bb1b      	cbnz	r3, 8007ab0 <_svfiprintf_r+0x1b0>
 8007a68:	9b03      	ldr	r3, [sp, #12]
 8007a6a:	3307      	adds	r3, #7
 8007a6c:	f023 0307 	bic.w	r3, r3, #7
 8007a70:	3308      	adds	r3, #8
 8007a72:	9303      	str	r3, [sp, #12]
 8007a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a76:	4433      	add	r3, r6
 8007a78:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7a:	e768      	b.n	800794e <_svfiprintf_r+0x4e>
 8007a7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a80:	460c      	mov	r4, r1
 8007a82:	2001      	movs	r0, #1
 8007a84:	e7a6      	b.n	80079d4 <_svfiprintf_r+0xd4>
 8007a86:	2300      	movs	r3, #0
 8007a88:	3401      	adds	r4, #1
 8007a8a:	9305      	str	r3, [sp, #20]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	f04f 0c0a 	mov.w	ip, #10
 8007a92:	4620      	mov	r0, r4
 8007a94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a98:	3a30      	subs	r2, #48	; 0x30
 8007a9a:	2a09      	cmp	r2, #9
 8007a9c:	d903      	bls.n	8007aa6 <_svfiprintf_r+0x1a6>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d0c6      	beq.n	8007a30 <_svfiprintf_r+0x130>
 8007aa2:	9105      	str	r1, [sp, #20]
 8007aa4:	e7c4      	b.n	8007a30 <_svfiprintf_r+0x130>
 8007aa6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007aaa:	4604      	mov	r4, r0
 8007aac:	2301      	movs	r3, #1
 8007aae:	e7f0      	b.n	8007a92 <_svfiprintf_r+0x192>
 8007ab0:	ab03      	add	r3, sp, #12
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	462a      	mov	r2, r5
 8007ab6:	4b0f      	ldr	r3, [pc, #60]	; (8007af4 <_svfiprintf_r+0x1f4>)
 8007ab8:	a904      	add	r1, sp, #16
 8007aba:	4638      	mov	r0, r7
 8007abc:	f7fd fe62 	bl	8005784 <_printf_float>
 8007ac0:	1c42      	adds	r2, r0, #1
 8007ac2:	4606      	mov	r6, r0
 8007ac4:	d1d6      	bne.n	8007a74 <_svfiprintf_r+0x174>
 8007ac6:	89ab      	ldrh	r3, [r5, #12]
 8007ac8:	065b      	lsls	r3, r3, #25
 8007aca:	f53f af2d 	bmi.w	8007928 <_svfiprintf_r+0x28>
 8007ace:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ad0:	b01d      	add	sp, #116	; 0x74
 8007ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad6:	ab03      	add	r3, sp, #12
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	462a      	mov	r2, r5
 8007adc:	4b05      	ldr	r3, [pc, #20]	; (8007af4 <_svfiprintf_r+0x1f4>)
 8007ade:	a904      	add	r1, sp, #16
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	f7fe f8f3 	bl	8005ccc <_printf_i>
 8007ae6:	e7eb      	b.n	8007ac0 <_svfiprintf_r+0x1c0>
 8007ae8:	080086bc 	.word	0x080086bc
 8007aec:	080086c6 	.word	0x080086c6
 8007af0:	08005785 	.word	0x08005785
 8007af4:	0800784d 	.word	0x0800784d
 8007af8:	080086c2 	.word	0x080086c2

08007afc <__sflush_r>:
 8007afc:	898a      	ldrh	r2, [r1, #12]
 8007afe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b02:	4605      	mov	r5, r0
 8007b04:	0710      	lsls	r0, r2, #28
 8007b06:	460c      	mov	r4, r1
 8007b08:	d458      	bmi.n	8007bbc <__sflush_r+0xc0>
 8007b0a:	684b      	ldr	r3, [r1, #4]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dc05      	bgt.n	8007b1c <__sflush_r+0x20>
 8007b10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	dc02      	bgt.n	8007b1c <__sflush_r+0x20>
 8007b16:	2000      	movs	r0, #0
 8007b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b1e:	2e00      	cmp	r6, #0
 8007b20:	d0f9      	beq.n	8007b16 <__sflush_r+0x1a>
 8007b22:	2300      	movs	r3, #0
 8007b24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b28:	682f      	ldr	r7, [r5, #0]
 8007b2a:	6a21      	ldr	r1, [r4, #32]
 8007b2c:	602b      	str	r3, [r5, #0]
 8007b2e:	d032      	beq.n	8007b96 <__sflush_r+0x9a>
 8007b30:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b32:	89a3      	ldrh	r3, [r4, #12]
 8007b34:	075a      	lsls	r2, r3, #29
 8007b36:	d505      	bpl.n	8007b44 <__sflush_r+0x48>
 8007b38:	6863      	ldr	r3, [r4, #4]
 8007b3a:	1ac0      	subs	r0, r0, r3
 8007b3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b3e:	b10b      	cbz	r3, 8007b44 <__sflush_r+0x48>
 8007b40:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b42:	1ac0      	subs	r0, r0, r3
 8007b44:	2300      	movs	r3, #0
 8007b46:	4602      	mov	r2, r0
 8007b48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b4a:	6a21      	ldr	r1, [r4, #32]
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	47b0      	blx	r6
 8007b50:	1c43      	adds	r3, r0, #1
 8007b52:	89a3      	ldrh	r3, [r4, #12]
 8007b54:	d106      	bne.n	8007b64 <__sflush_r+0x68>
 8007b56:	6829      	ldr	r1, [r5, #0]
 8007b58:	291d      	cmp	r1, #29
 8007b5a:	d82b      	bhi.n	8007bb4 <__sflush_r+0xb8>
 8007b5c:	4a29      	ldr	r2, [pc, #164]	; (8007c04 <__sflush_r+0x108>)
 8007b5e:	410a      	asrs	r2, r1
 8007b60:	07d6      	lsls	r6, r2, #31
 8007b62:	d427      	bmi.n	8007bb4 <__sflush_r+0xb8>
 8007b64:	2200      	movs	r2, #0
 8007b66:	6062      	str	r2, [r4, #4]
 8007b68:	04d9      	lsls	r1, r3, #19
 8007b6a:	6922      	ldr	r2, [r4, #16]
 8007b6c:	6022      	str	r2, [r4, #0]
 8007b6e:	d504      	bpl.n	8007b7a <__sflush_r+0x7e>
 8007b70:	1c42      	adds	r2, r0, #1
 8007b72:	d101      	bne.n	8007b78 <__sflush_r+0x7c>
 8007b74:	682b      	ldr	r3, [r5, #0]
 8007b76:	b903      	cbnz	r3, 8007b7a <__sflush_r+0x7e>
 8007b78:	6560      	str	r0, [r4, #84]	; 0x54
 8007b7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b7c:	602f      	str	r7, [r5, #0]
 8007b7e:	2900      	cmp	r1, #0
 8007b80:	d0c9      	beq.n	8007b16 <__sflush_r+0x1a>
 8007b82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b86:	4299      	cmp	r1, r3
 8007b88:	d002      	beq.n	8007b90 <__sflush_r+0x94>
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	f7ff f9e2 	bl	8006f54 <_free_r>
 8007b90:	2000      	movs	r0, #0
 8007b92:	6360      	str	r0, [r4, #52]	; 0x34
 8007b94:	e7c0      	b.n	8007b18 <__sflush_r+0x1c>
 8007b96:	2301      	movs	r3, #1
 8007b98:	4628      	mov	r0, r5
 8007b9a:	47b0      	blx	r6
 8007b9c:	1c41      	adds	r1, r0, #1
 8007b9e:	d1c8      	bne.n	8007b32 <__sflush_r+0x36>
 8007ba0:	682b      	ldr	r3, [r5, #0]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d0c5      	beq.n	8007b32 <__sflush_r+0x36>
 8007ba6:	2b1d      	cmp	r3, #29
 8007ba8:	d001      	beq.n	8007bae <__sflush_r+0xb2>
 8007baa:	2b16      	cmp	r3, #22
 8007bac:	d101      	bne.n	8007bb2 <__sflush_r+0xb6>
 8007bae:	602f      	str	r7, [r5, #0]
 8007bb0:	e7b1      	b.n	8007b16 <__sflush_r+0x1a>
 8007bb2:	89a3      	ldrh	r3, [r4, #12]
 8007bb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bb8:	81a3      	strh	r3, [r4, #12]
 8007bba:	e7ad      	b.n	8007b18 <__sflush_r+0x1c>
 8007bbc:	690f      	ldr	r7, [r1, #16]
 8007bbe:	2f00      	cmp	r7, #0
 8007bc0:	d0a9      	beq.n	8007b16 <__sflush_r+0x1a>
 8007bc2:	0793      	lsls	r3, r2, #30
 8007bc4:	680e      	ldr	r6, [r1, #0]
 8007bc6:	bf08      	it	eq
 8007bc8:	694b      	ldreq	r3, [r1, #20]
 8007bca:	600f      	str	r7, [r1, #0]
 8007bcc:	bf18      	it	ne
 8007bce:	2300      	movne	r3, #0
 8007bd0:	eba6 0807 	sub.w	r8, r6, r7
 8007bd4:	608b      	str	r3, [r1, #8]
 8007bd6:	f1b8 0f00 	cmp.w	r8, #0
 8007bda:	dd9c      	ble.n	8007b16 <__sflush_r+0x1a>
 8007bdc:	6a21      	ldr	r1, [r4, #32]
 8007bde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007be0:	4643      	mov	r3, r8
 8007be2:	463a      	mov	r2, r7
 8007be4:	4628      	mov	r0, r5
 8007be6:	47b0      	blx	r6
 8007be8:	2800      	cmp	r0, #0
 8007bea:	dc06      	bgt.n	8007bfa <__sflush_r+0xfe>
 8007bec:	89a3      	ldrh	r3, [r4, #12]
 8007bee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bf2:	81a3      	strh	r3, [r4, #12]
 8007bf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bf8:	e78e      	b.n	8007b18 <__sflush_r+0x1c>
 8007bfa:	4407      	add	r7, r0
 8007bfc:	eba8 0800 	sub.w	r8, r8, r0
 8007c00:	e7e9      	b.n	8007bd6 <__sflush_r+0xda>
 8007c02:	bf00      	nop
 8007c04:	dfbffffe 	.word	0xdfbffffe

08007c08 <_fflush_r>:
 8007c08:	b538      	push	{r3, r4, r5, lr}
 8007c0a:	690b      	ldr	r3, [r1, #16]
 8007c0c:	4605      	mov	r5, r0
 8007c0e:	460c      	mov	r4, r1
 8007c10:	b913      	cbnz	r3, 8007c18 <_fflush_r+0x10>
 8007c12:	2500      	movs	r5, #0
 8007c14:	4628      	mov	r0, r5
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	b118      	cbz	r0, 8007c22 <_fflush_r+0x1a>
 8007c1a:	6a03      	ldr	r3, [r0, #32]
 8007c1c:	b90b      	cbnz	r3, 8007c22 <_fflush_r+0x1a>
 8007c1e:	f7fe fa03 	bl	8006028 <__sinit>
 8007c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d0f3      	beq.n	8007c12 <_fflush_r+0xa>
 8007c2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c2c:	07d0      	lsls	r0, r2, #31
 8007c2e:	d404      	bmi.n	8007c3a <_fflush_r+0x32>
 8007c30:	0599      	lsls	r1, r3, #22
 8007c32:	d402      	bmi.n	8007c3a <_fflush_r+0x32>
 8007c34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c36:	f7fe fb0e 	bl	8006256 <__retarget_lock_acquire_recursive>
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	4621      	mov	r1, r4
 8007c3e:	f7ff ff5d 	bl	8007afc <__sflush_r>
 8007c42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c44:	07da      	lsls	r2, r3, #31
 8007c46:	4605      	mov	r5, r0
 8007c48:	d4e4      	bmi.n	8007c14 <_fflush_r+0xc>
 8007c4a:	89a3      	ldrh	r3, [r4, #12]
 8007c4c:	059b      	lsls	r3, r3, #22
 8007c4e:	d4e1      	bmi.n	8007c14 <_fflush_r+0xc>
 8007c50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c52:	f7fe fb01 	bl	8006258 <__retarget_lock_release_recursive>
 8007c56:	e7dd      	b.n	8007c14 <_fflush_r+0xc>

08007c58 <memmove>:
 8007c58:	4288      	cmp	r0, r1
 8007c5a:	b510      	push	{r4, lr}
 8007c5c:	eb01 0402 	add.w	r4, r1, r2
 8007c60:	d902      	bls.n	8007c68 <memmove+0x10>
 8007c62:	4284      	cmp	r4, r0
 8007c64:	4623      	mov	r3, r4
 8007c66:	d807      	bhi.n	8007c78 <memmove+0x20>
 8007c68:	1e43      	subs	r3, r0, #1
 8007c6a:	42a1      	cmp	r1, r4
 8007c6c:	d008      	beq.n	8007c80 <memmove+0x28>
 8007c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c76:	e7f8      	b.n	8007c6a <memmove+0x12>
 8007c78:	4402      	add	r2, r0
 8007c7a:	4601      	mov	r1, r0
 8007c7c:	428a      	cmp	r2, r1
 8007c7e:	d100      	bne.n	8007c82 <memmove+0x2a>
 8007c80:	bd10      	pop	{r4, pc}
 8007c82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c8a:	e7f7      	b.n	8007c7c <memmove+0x24>

08007c8c <_sbrk_r>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	4d06      	ldr	r5, [pc, #24]	; (8007ca8 <_sbrk_r+0x1c>)
 8007c90:	2300      	movs	r3, #0
 8007c92:	4604      	mov	r4, r0
 8007c94:	4608      	mov	r0, r1
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	f7f9 fc82 	bl	80015a0 <_sbrk>
 8007c9c:	1c43      	adds	r3, r0, #1
 8007c9e:	d102      	bne.n	8007ca6 <_sbrk_r+0x1a>
 8007ca0:	682b      	ldr	r3, [r5, #0]
 8007ca2:	b103      	cbz	r3, 8007ca6 <_sbrk_r+0x1a>
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	20000514 	.word	0x20000514

08007cac <memcpy>:
 8007cac:	440a      	add	r2, r1
 8007cae:	4291      	cmp	r1, r2
 8007cb0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007cb4:	d100      	bne.n	8007cb8 <memcpy+0xc>
 8007cb6:	4770      	bx	lr
 8007cb8:	b510      	push	{r4, lr}
 8007cba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cc2:	4291      	cmp	r1, r2
 8007cc4:	d1f9      	bne.n	8007cba <memcpy+0xe>
 8007cc6:	bd10      	pop	{r4, pc}

08007cc8 <__assert_func>:
 8007cc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cca:	4614      	mov	r4, r2
 8007ccc:	461a      	mov	r2, r3
 8007cce:	4b09      	ldr	r3, [pc, #36]	; (8007cf4 <__assert_func+0x2c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4605      	mov	r5, r0
 8007cd4:	68d8      	ldr	r0, [r3, #12]
 8007cd6:	b14c      	cbz	r4, 8007cec <__assert_func+0x24>
 8007cd8:	4b07      	ldr	r3, [pc, #28]	; (8007cf8 <__assert_func+0x30>)
 8007cda:	9100      	str	r1, [sp, #0]
 8007cdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ce0:	4906      	ldr	r1, [pc, #24]	; (8007cfc <__assert_func+0x34>)
 8007ce2:	462b      	mov	r3, r5
 8007ce4:	f000 f872 	bl	8007dcc <fiprintf>
 8007ce8:	f000 f882 	bl	8007df0 <abort>
 8007cec:	4b04      	ldr	r3, [pc, #16]	; (8007d00 <__assert_func+0x38>)
 8007cee:	461c      	mov	r4, r3
 8007cf0:	e7f3      	b.n	8007cda <__assert_func+0x12>
 8007cf2:	bf00      	nop
 8007cf4:	20000068 	.word	0x20000068
 8007cf8:	080086d7 	.word	0x080086d7
 8007cfc:	080086e4 	.word	0x080086e4
 8007d00:	08008712 	.word	0x08008712

08007d04 <_calloc_r>:
 8007d04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d06:	fba1 2402 	umull	r2, r4, r1, r2
 8007d0a:	b94c      	cbnz	r4, 8007d20 <_calloc_r+0x1c>
 8007d0c:	4611      	mov	r1, r2
 8007d0e:	9201      	str	r2, [sp, #4]
 8007d10:	f7ff f994 	bl	800703c <_malloc_r>
 8007d14:	9a01      	ldr	r2, [sp, #4]
 8007d16:	4605      	mov	r5, r0
 8007d18:	b930      	cbnz	r0, 8007d28 <_calloc_r+0x24>
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	b003      	add	sp, #12
 8007d1e:	bd30      	pop	{r4, r5, pc}
 8007d20:	220c      	movs	r2, #12
 8007d22:	6002      	str	r2, [r0, #0]
 8007d24:	2500      	movs	r5, #0
 8007d26:	e7f8      	b.n	8007d1a <_calloc_r+0x16>
 8007d28:	4621      	mov	r1, r4
 8007d2a:	f7fe fa16 	bl	800615a <memset>
 8007d2e:	e7f4      	b.n	8007d1a <_calloc_r+0x16>

08007d30 <__ascii_mbtowc>:
 8007d30:	b082      	sub	sp, #8
 8007d32:	b901      	cbnz	r1, 8007d36 <__ascii_mbtowc+0x6>
 8007d34:	a901      	add	r1, sp, #4
 8007d36:	b142      	cbz	r2, 8007d4a <__ascii_mbtowc+0x1a>
 8007d38:	b14b      	cbz	r3, 8007d4e <__ascii_mbtowc+0x1e>
 8007d3a:	7813      	ldrb	r3, [r2, #0]
 8007d3c:	600b      	str	r3, [r1, #0]
 8007d3e:	7812      	ldrb	r2, [r2, #0]
 8007d40:	1e10      	subs	r0, r2, #0
 8007d42:	bf18      	it	ne
 8007d44:	2001      	movne	r0, #1
 8007d46:	b002      	add	sp, #8
 8007d48:	4770      	bx	lr
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	e7fb      	b.n	8007d46 <__ascii_mbtowc+0x16>
 8007d4e:	f06f 0001 	mvn.w	r0, #1
 8007d52:	e7f8      	b.n	8007d46 <__ascii_mbtowc+0x16>

08007d54 <_realloc_r>:
 8007d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d58:	4680      	mov	r8, r0
 8007d5a:	4614      	mov	r4, r2
 8007d5c:	460e      	mov	r6, r1
 8007d5e:	b921      	cbnz	r1, 8007d6a <_realloc_r+0x16>
 8007d60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d64:	4611      	mov	r1, r2
 8007d66:	f7ff b969 	b.w	800703c <_malloc_r>
 8007d6a:	b92a      	cbnz	r2, 8007d78 <_realloc_r+0x24>
 8007d6c:	f7ff f8f2 	bl	8006f54 <_free_r>
 8007d70:	4625      	mov	r5, r4
 8007d72:	4628      	mov	r0, r5
 8007d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d78:	f000 f841 	bl	8007dfe <_malloc_usable_size_r>
 8007d7c:	4284      	cmp	r4, r0
 8007d7e:	4607      	mov	r7, r0
 8007d80:	d802      	bhi.n	8007d88 <_realloc_r+0x34>
 8007d82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d86:	d812      	bhi.n	8007dae <_realloc_r+0x5a>
 8007d88:	4621      	mov	r1, r4
 8007d8a:	4640      	mov	r0, r8
 8007d8c:	f7ff f956 	bl	800703c <_malloc_r>
 8007d90:	4605      	mov	r5, r0
 8007d92:	2800      	cmp	r0, #0
 8007d94:	d0ed      	beq.n	8007d72 <_realloc_r+0x1e>
 8007d96:	42bc      	cmp	r4, r7
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	bf28      	it	cs
 8007d9e:	463a      	movcs	r2, r7
 8007da0:	f7ff ff84 	bl	8007cac <memcpy>
 8007da4:	4631      	mov	r1, r6
 8007da6:	4640      	mov	r0, r8
 8007da8:	f7ff f8d4 	bl	8006f54 <_free_r>
 8007dac:	e7e1      	b.n	8007d72 <_realloc_r+0x1e>
 8007dae:	4635      	mov	r5, r6
 8007db0:	e7df      	b.n	8007d72 <_realloc_r+0x1e>

08007db2 <__ascii_wctomb>:
 8007db2:	b149      	cbz	r1, 8007dc8 <__ascii_wctomb+0x16>
 8007db4:	2aff      	cmp	r2, #255	; 0xff
 8007db6:	bf85      	ittet	hi
 8007db8:	238a      	movhi	r3, #138	; 0x8a
 8007dba:	6003      	strhi	r3, [r0, #0]
 8007dbc:	700a      	strbls	r2, [r1, #0]
 8007dbe:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007dc2:	bf98      	it	ls
 8007dc4:	2001      	movls	r0, #1
 8007dc6:	4770      	bx	lr
 8007dc8:	4608      	mov	r0, r1
 8007dca:	4770      	bx	lr

08007dcc <fiprintf>:
 8007dcc:	b40e      	push	{r1, r2, r3}
 8007dce:	b503      	push	{r0, r1, lr}
 8007dd0:	4601      	mov	r1, r0
 8007dd2:	ab03      	add	r3, sp, #12
 8007dd4:	4805      	ldr	r0, [pc, #20]	; (8007dec <fiprintf+0x20>)
 8007dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dda:	6800      	ldr	r0, [r0, #0]
 8007ddc:	9301      	str	r3, [sp, #4]
 8007dde:	f000 f83f 	bl	8007e60 <_vfiprintf_r>
 8007de2:	b002      	add	sp, #8
 8007de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007de8:	b003      	add	sp, #12
 8007dea:	4770      	bx	lr
 8007dec:	20000068 	.word	0x20000068

08007df0 <abort>:
 8007df0:	b508      	push	{r3, lr}
 8007df2:	2006      	movs	r0, #6
 8007df4:	f000 fa0c 	bl	8008210 <raise>
 8007df8:	2001      	movs	r0, #1
 8007dfa:	f7f9 fb59 	bl	80014b0 <_exit>

08007dfe <_malloc_usable_size_r>:
 8007dfe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e02:	1f18      	subs	r0, r3, #4
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	bfbc      	itt	lt
 8007e08:	580b      	ldrlt	r3, [r1, r0]
 8007e0a:	18c0      	addlt	r0, r0, r3
 8007e0c:	4770      	bx	lr

08007e0e <__sfputc_r>:
 8007e0e:	6893      	ldr	r3, [r2, #8]
 8007e10:	3b01      	subs	r3, #1
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	b410      	push	{r4}
 8007e16:	6093      	str	r3, [r2, #8]
 8007e18:	da08      	bge.n	8007e2c <__sfputc_r+0x1e>
 8007e1a:	6994      	ldr	r4, [r2, #24]
 8007e1c:	42a3      	cmp	r3, r4
 8007e1e:	db01      	blt.n	8007e24 <__sfputc_r+0x16>
 8007e20:	290a      	cmp	r1, #10
 8007e22:	d103      	bne.n	8007e2c <__sfputc_r+0x1e>
 8007e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e28:	f000 b934 	b.w	8008094 <__swbuf_r>
 8007e2c:	6813      	ldr	r3, [r2, #0]
 8007e2e:	1c58      	adds	r0, r3, #1
 8007e30:	6010      	str	r0, [r2, #0]
 8007e32:	7019      	strb	r1, [r3, #0]
 8007e34:	4608      	mov	r0, r1
 8007e36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e3a:	4770      	bx	lr

08007e3c <__sfputs_r>:
 8007e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3e:	4606      	mov	r6, r0
 8007e40:	460f      	mov	r7, r1
 8007e42:	4614      	mov	r4, r2
 8007e44:	18d5      	adds	r5, r2, r3
 8007e46:	42ac      	cmp	r4, r5
 8007e48:	d101      	bne.n	8007e4e <__sfputs_r+0x12>
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	e007      	b.n	8007e5e <__sfputs_r+0x22>
 8007e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e52:	463a      	mov	r2, r7
 8007e54:	4630      	mov	r0, r6
 8007e56:	f7ff ffda 	bl	8007e0e <__sfputc_r>
 8007e5a:	1c43      	adds	r3, r0, #1
 8007e5c:	d1f3      	bne.n	8007e46 <__sfputs_r+0xa>
 8007e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e60 <_vfiprintf_r>:
 8007e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	460d      	mov	r5, r1
 8007e66:	b09d      	sub	sp, #116	; 0x74
 8007e68:	4614      	mov	r4, r2
 8007e6a:	4698      	mov	r8, r3
 8007e6c:	4606      	mov	r6, r0
 8007e6e:	b118      	cbz	r0, 8007e78 <_vfiprintf_r+0x18>
 8007e70:	6a03      	ldr	r3, [r0, #32]
 8007e72:	b90b      	cbnz	r3, 8007e78 <_vfiprintf_r+0x18>
 8007e74:	f7fe f8d8 	bl	8006028 <__sinit>
 8007e78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e7a:	07d9      	lsls	r1, r3, #31
 8007e7c:	d405      	bmi.n	8007e8a <_vfiprintf_r+0x2a>
 8007e7e:	89ab      	ldrh	r3, [r5, #12]
 8007e80:	059a      	lsls	r2, r3, #22
 8007e82:	d402      	bmi.n	8007e8a <_vfiprintf_r+0x2a>
 8007e84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e86:	f7fe f9e6 	bl	8006256 <__retarget_lock_acquire_recursive>
 8007e8a:	89ab      	ldrh	r3, [r5, #12]
 8007e8c:	071b      	lsls	r3, r3, #28
 8007e8e:	d501      	bpl.n	8007e94 <_vfiprintf_r+0x34>
 8007e90:	692b      	ldr	r3, [r5, #16]
 8007e92:	b99b      	cbnz	r3, 8007ebc <_vfiprintf_r+0x5c>
 8007e94:	4629      	mov	r1, r5
 8007e96:	4630      	mov	r0, r6
 8007e98:	f000 f93a 	bl	8008110 <__swsetup_r>
 8007e9c:	b170      	cbz	r0, 8007ebc <_vfiprintf_r+0x5c>
 8007e9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ea0:	07dc      	lsls	r4, r3, #31
 8007ea2:	d504      	bpl.n	8007eae <_vfiprintf_r+0x4e>
 8007ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ea8:	b01d      	add	sp, #116	; 0x74
 8007eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eae:	89ab      	ldrh	r3, [r5, #12]
 8007eb0:	0598      	lsls	r0, r3, #22
 8007eb2:	d4f7      	bmi.n	8007ea4 <_vfiprintf_r+0x44>
 8007eb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007eb6:	f7fe f9cf 	bl	8006258 <__retarget_lock_release_recursive>
 8007eba:	e7f3      	b.n	8007ea4 <_vfiprintf_r+0x44>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	9309      	str	r3, [sp, #36]	; 0x24
 8007ec0:	2320      	movs	r3, #32
 8007ec2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ec6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eca:	2330      	movs	r3, #48	; 0x30
 8007ecc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008080 <_vfiprintf_r+0x220>
 8007ed0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ed4:	f04f 0901 	mov.w	r9, #1
 8007ed8:	4623      	mov	r3, r4
 8007eda:	469a      	mov	sl, r3
 8007edc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ee0:	b10a      	cbz	r2, 8007ee6 <_vfiprintf_r+0x86>
 8007ee2:	2a25      	cmp	r2, #37	; 0x25
 8007ee4:	d1f9      	bne.n	8007eda <_vfiprintf_r+0x7a>
 8007ee6:	ebba 0b04 	subs.w	fp, sl, r4
 8007eea:	d00b      	beq.n	8007f04 <_vfiprintf_r+0xa4>
 8007eec:	465b      	mov	r3, fp
 8007eee:	4622      	mov	r2, r4
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f7ff ffa2 	bl	8007e3c <__sfputs_r>
 8007ef8:	3001      	adds	r0, #1
 8007efa:	f000 80a9 	beq.w	8008050 <_vfiprintf_r+0x1f0>
 8007efe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f00:	445a      	add	r2, fp
 8007f02:	9209      	str	r2, [sp, #36]	; 0x24
 8007f04:	f89a 3000 	ldrb.w	r3, [sl]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 80a1 	beq.w	8008050 <_vfiprintf_r+0x1f0>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f18:	f10a 0a01 	add.w	sl, sl, #1
 8007f1c:	9304      	str	r3, [sp, #16]
 8007f1e:	9307      	str	r3, [sp, #28]
 8007f20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f24:	931a      	str	r3, [sp, #104]	; 0x68
 8007f26:	4654      	mov	r4, sl
 8007f28:	2205      	movs	r2, #5
 8007f2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f2e:	4854      	ldr	r0, [pc, #336]	; (8008080 <_vfiprintf_r+0x220>)
 8007f30:	f7f8 f956 	bl	80001e0 <memchr>
 8007f34:	9a04      	ldr	r2, [sp, #16]
 8007f36:	b9d8      	cbnz	r0, 8007f70 <_vfiprintf_r+0x110>
 8007f38:	06d1      	lsls	r1, r2, #27
 8007f3a:	bf44      	itt	mi
 8007f3c:	2320      	movmi	r3, #32
 8007f3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f42:	0713      	lsls	r3, r2, #28
 8007f44:	bf44      	itt	mi
 8007f46:	232b      	movmi	r3, #43	; 0x2b
 8007f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f4c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f50:	2b2a      	cmp	r3, #42	; 0x2a
 8007f52:	d015      	beq.n	8007f80 <_vfiprintf_r+0x120>
 8007f54:	9a07      	ldr	r2, [sp, #28]
 8007f56:	4654      	mov	r4, sl
 8007f58:	2000      	movs	r0, #0
 8007f5a:	f04f 0c0a 	mov.w	ip, #10
 8007f5e:	4621      	mov	r1, r4
 8007f60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f64:	3b30      	subs	r3, #48	; 0x30
 8007f66:	2b09      	cmp	r3, #9
 8007f68:	d94d      	bls.n	8008006 <_vfiprintf_r+0x1a6>
 8007f6a:	b1b0      	cbz	r0, 8007f9a <_vfiprintf_r+0x13a>
 8007f6c:	9207      	str	r2, [sp, #28]
 8007f6e:	e014      	b.n	8007f9a <_vfiprintf_r+0x13a>
 8007f70:	eba0 0308 	sub.w	r3, r0, r8
 8007f74:	fa09 f303 	lsl.w	r3, r9, r3
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	9304      	str	r3, [sp, #16]
 8007f7c:	46a2      	mov	sl, r4
 8007f7e:	e7d2      	b.n	8007f26 <_vfiprintf_r+0xc6>
 8007f80:	9b03      	ldr	r3, [sp, #12]
 8007f82:	1d19      	adds	r1, r3, #4
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	9103      	str	r1, [sp, #12]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	bfbb      	ittet	lt
 8007f8c:	425b      	neglt	r3, r3
 8007f8e:	f042 0202 	orrlt.w	r2, r2, #2
 8007f92:	9307      	strge	r3, [sp, #28]
 8007f94:	9307      	strlt	r3, [sp, #28]
 8007f96:	bfb8      	it	lt
 8007f98:	9204      	strlt	r2, [sp, #16]
 8007f9a:	7823      	ldrb	r3, [r4, #0]
 8007f9c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f9e:	d10c      	bne.n	8007fba <_vfiprintf_r+0x15a>
 8007fa0:	7863      	ldrb	r3, [r4, #1]
 8007fa2:	2b2a      	cmp	r3, #42	; 0x2a
 8007fa4:	d134      	bne.n	8008010 <_vfiprintf_r+0x1b0>
 8007fa6:	9b03      	ldr	r3, [sp, #12]
 8007fa8:	1d1a      	adds	r2, r3, #4
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	9203      	str	r2, [sp, #12]
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	bfb8      	it	lt
 8007fb2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007fb6:	3402      	adds	r4, #2
 8007fb8:	9305      	str	r3, [sp, #20]
 8007fba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008090 <_vfiprintf_r+0x230>
 8007fbe:	7821      	ldrb	r1, [r4, #0]
 8007fc0:	2203      	movs	r2, #3
 8007fc2:	4650      	mov	r0, sl
 8007fc4:	f7f8 f90c 	bl	80001e0 <memchr>
 8007fc8:	b138      	cbz	r0, 8007fda <_vfiprintf_r+0x17a>
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	eba0 000a 	sub.w	r0, r0, sl
 8007fd0:	2240      	movs	r2, #64	; 0x40
 8007fd2:	4082      	lsls	r2, r0
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	3401      	adds	r4, #1
 8007fd8:	9304      	str	r3, [sp, #16]
 8007fda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fde:	4829      	ldr	r0, [pc, #164]	; (8008084 <_vfiprintf_r+0x224>)
 8007fe0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fe4:	2206      	movs	r2, #6
 8007fe6:	f7f8 f8fb 	bl	80001e0 <memchr>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d03f      	beq.n	800806e <_vfiprintf_r+0x20e>
 8007fee:	4b26      	ldr	r3, [pc, #152]	; (8008088 <_vfiprintf_r+0x228>)
 8007ff0:	bb1b      	cbnz	r3, 800803a <_vfiprintf_r+0x1da>
 8007ff2:	9b03      	ldr	r3, [sp, #12]
 8007ff4:	3307      	adds	r3, #7
 8007ff6:	f023 0307 	bic.w	r3, r3, #7
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	9303      	str	r3, [sp, #12]
 8007ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008000:	443b      	add	r3, r7
 8008002:	9309      	str	r3, [sp, #36]	; 0x24
 8008004:	e768      	b.n	8007ed8 <_vfiprintf_r+0x78>
 8008006:	fb0c 3202 	mla	r2, ip, r2, r3
 800800a:	460c      	mov	r4, r1
 800800c:	2001      	movs	r0, #1
 800800e:	e7a6      	b.n	8007f5e <_vfiprintf_r+0xfe>
 8008010:	2300      	movs	r3, #0
 8008012:	3401      	adds	r4, #1
 8008014:	9305      	str	r3, [sp, #20]
 8008016:	4619      	mov	r1, r3
 8008018:	f04f 0c0a 	mov.w	ip, #10
 800801c:	4620      	mov	r0, r4
 800801e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008022:	3a30      	subs	r2, #48	; 0x30
 8008024:	2a09      	cmp	r2, #9
 8008026:	d903      	bls.n	8008030 <_vfiprintf_r+0x1d0>
 8008028:	2b00      	cmp	r3, #0
 800802a:	d0c6      	beq.n	8007fba <_vfiprintf_r+0x15a>
 800802c:	9105      	str	r1, [sp, #20]
 800802e:	e7c4      	b.n	8007fba <_vfiprintf_r+0x15a>
 8008030:	fb0c 2101 	mla	r1, ip, r1, r2
 8008034:	4604      	mov	r4, r0
 8008036:	2301      	movs	r3, #1
 8008038:	e7f0      	b.n	800801c <_vfiprintf_r+0x1bc>
 800803a:	ab03      	add	r3, sp, #12
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	462a      	mov	r2, r5
 8008040:	4b12      	ldr	r3, [pc, #72]	; (800808c <_vfiprintf_r+0x22c>)
 8008042:	a904      	add	r1, sp, #16
 8008044:	4630      	mov	r0, r6
 8008046:	f7fd fb9d 	bl	8005784 <_printf_float>
 800804a:	4607      	mov	r7, r0
 800804c:	1c78      	adds	r0, r7, #1
 800804e:	d1d6      	bne.n	8007ffe <_vfiprintf_r+0x19e>
 8008050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008052:	07d9      	lsls	r1, r3, #31
 8008054:	d405      	bmi.n	8008062 <_vfiprintf_r+0x202>
 8008056:	89ab      	ldrh	r3, [r5, #12]
 8008058:	059a      	lsls	r2, r3, #22
 800805a:	d402      	bmi.n	8008062 <_vfiprintf_r+0x202>
 800805c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800805e:	f7fe f8fb 	bl	8006258 <__retarget_lock_release_recursive>
 8008062:	89ab      	ldrh	r3, [r5, #12]
 8008064:	065b      	lsls	r3, r3, #25
 8008066:	f53f af1d 	bmi.w	8007ea4 <_vfiprintf_r+0x44>
 800806a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800806c:	e71c      	b.n	8007ea8 <_vfiprintf_r+0x48>
 800806e:	ab03      	add	r3, sp, #12
 8008070:	9300      	str	r3, [sp, #0]
 8008072:	462a      	mov	r2, r5
 8008074:	4b05      	ldr	r3, [pc, #20]	; (800808c <_vfiprintf_r+0x22c>)
 8008076:	a904      	add	r1, sp, #16
 8008078:	4630      	mov	r0, r6
 800807a:	f7fd fe27 	bl	8005ccc <_printf_i>
 800807e:	e7e4      	b.n	800804a <_vfiprintf_r+0x1ea>
 8008080:	080086bc 	.word	0x080086bc
 8008084:	080086c6 	.word	0x080086c6
 8008088:	08005785 	.word	0x08005785
 800808c:	08007e3d 	.word	0x08007e3d
 8008090:	080086c2 	.word	0x080086c2

08008094 <__swbuf_r>:
 8008094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008096:	460e      	mov	r6, r1
 8008098:	4614      	mov	r4, r2
 800809a:	4605      	mov	r5, r0
 800809c:	b118      	cbz	r0, 80080a6 <__swbuf_r+0x12>
 800809e:	6a03      	ldr	r3, [r0, #32]
 80080a0:	b90b      	cbnz	r3, 80080a6 <__swbuf_r+0x12>
 80080a2:	f7fd ffc1 	bl	8006028 <__sinit>
 80080a6:	69a3      	ldr	r3, [r4, #24]
 80080a8:	60a3      	str	r3, [r4, #8]
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	071a      	lsls	r2, r3, #28
 80080ae:	d525      	bpl.n	80080fc <__swbuf_r+0x68>
 80080b0:	6923      	ldr	r3, [r4, #16]
 80080b2:	b31b      	cbz	r3, 80080fc <__swbuf_r+0x68>
 80080b4:	6823      	ldr	r3, [r4, #0]
 80080b6:	6922      	ldr	r2, [r4, #16]
 80080b8:	1a98      	subs	r0, r3, r2
 80080ba:	6963      	ldr	r3, [r4, #20]
 80080bc:	b2f6      	uxtb	r6, r6
 80080be:	4283      	cmp	r3, r0
 80080c0:	4637      	mov	r7, r6
 80080c2:	dc04      	bgt.n	80080ce <__swbuf_r+0x3a>
 80080c4:	4621      	mov	r1, r4
 80080c6:	4628      	mov	r0, r5
 80080c8:	f7ff fd9e 	bl	8007c08 <_fflush_r>
 80080cc:	b9e0      	cbnz	r0, 8008108 <__swbuf_r+0x74>
 80080ce:	68a3      	ldr	r3, [r4, #8]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	60a3      	str	r3, [r4, #8]
 80080d4:	6823      	ldr	r3, [r4, #0]
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	6022      	str	r2, [r4, #0]
 80080da:	701e      	strb	r6, [r3, #0]
 80080dc:	6962      	ldr	r2, [r4, #20]
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d004      	beq.n	80080ee <__swbuf_r+0x5a>
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	07db      	lsls	r3, r3, #31
 80080e8:	d506      	bpl.n	80080f8 <__swbuf_r+0x64>
 80080ea:	2e0a      	cmp	r6, #10
 80080ec:	d104      	bne.n	80080f8 <__swbuf_r+0x64>
 80080ee:	4621      	mov	r1, r4
 80080f0:	4628      	mov	r0, r5
 80080f2:	f7ff fd89 	bl	8007c08 <_fflush_r>
 80080f6:	b938      	cbnz	r0, 8008108 <__swbuf_r+0x74>
 80080f8:	4638      	mov	r0, r7
 80080fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080fc:	4621      	mov	r1, r4
 80080fe:	4628      	mov	r0, r5
 8008100:	f000 f806 	bl	8008110 <__swsetup_r>
 8008104:	2800      	cmp	r0, #0
 8008106:	d0d5      	beq.n	80080b4 <__swbuf_r+0x20>
 8008108:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800810c:	e7f4      	b.n	80080f8 <__swbuf_r+0x64>
	...

08008110 <__swsetup_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	4b2a      	ldr	r3, [pc, #168]	; (80081bc <__swsetup_r+0xac>)
 8008114:	4605      	mov	r5, r0
 8008116:	6818      	ldr	r0, [r3, #0]
 8008118:	460c      	mov	r4, r1
 800811a:	b118      	cbz	r0, 8008124 <__swsetup_r+0x14>
 800811c:	6a03      	ldr	r3, [r0, #32]
 800811e:	b90b      	cbnz	r3, 8008124 <__swsetup_r+0x14>
 8008120:	f7fd ff82 	bl	8006028 <__sinit>
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800812a:	0718      	lsls	r0, r3, #28
 800812c:	d422      	bmi.n	8008174 <__swsetup_r+0x64>
 800812e:	06d9      	lsls	r1, r3, #27
 8008130:	d407      	bmi.n	8008142 <__swsetup_r+0x32>
 8008132:	2309      	movs	r3, #9
 8008134:	602b      	str	r3, [r5, #0]
 8008136:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800813a:	81a3      	strh	r3, [r4, #12]
 800813c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008140:	e034      	b.n	80081ac <__swsetup_r+0x9c>
 8008142:	0758      	lsls	r0, r3, #29
 8008144:	d512      	bpl.n	800816c <__swsetup_r+0x5c>
 8008146:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008148:	b141      	cbz	r1, 800815c <__swsetup_r+0x4c>
 800814a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800814e:	4299      	cmp	r1, r3
 8008150:	d002      	beq.n	8008158 <__swsetup_r+0x48>
 8008152:	4628      	mov	r0, r5
 8008154:	f7fe fefe 	bl	8006f54 <_free_r>
 8008158:	2300      	movs	r3, #0
 800815a:	6363      	str	r3, [r4, #52]	; 0x34
 800815c:	89a3      	ldrh	r3, [r4, #12]
 800815e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008162:	81a3      	strh	r3, [r4, #12]
 8008164:	2300      	movs	r3, #0
 8008166:	6063      	str	r3, [r4, #4]
 8008168:	6923      	ldr	r3, [r4, #16]
 800816a:	6023      	str	r3, [r4, #0]
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	f043 0308 	orr.w	r3, r3, #8
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	b94b      	cbnz	r3, 800818c <__swsetup_r+0x7c>
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800817e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008182:	d003      	beq.n	800818c <__swsetup_r+0x7c>
 8008184:	4621      	mov	r1, r4
 8008186:	4628      	mov	r0, r5
 8008188:	f000 f884 	bl	8008294 <__smakebuf_r>
 800818c:	89a0      	ldrh	r0, [r4, #12]
 800818e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008192:	f010 0301 	ands.w	r3, r0, #1
 8008196:	d00a      	beq.n	80081ae <__swsetup_r+0x9e>
 8008198:	2300      	movs	r3, #0
 800819a:	60a3      	str	r3, [r4, #8]
 800819c:	6963      	ldr	r3, [r4, #20]
 800819e:	425b      	negs	r3, r3
 80081a0:	61a3      	str	r3, [r4, #24]
 80081a2:	6923      	ldr	r3, [r4, #16]
 80081a4:	b943      	cbnz	r3, 80081b8 <__swsetup_r+0xa8>
 80081a6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80081aa:	d1c4      	bne.n	8008136 <__swsetup_r+0x26>
 80081ac:	bd38      	pop	{r3, r4, r5, pc}
 80081ae:	0781      	lsls	r1, r0, #30
 80081b0:	bf58      	it	pl
 80081b2:	6963      	ldrpl	r3, [r4, #20]
 80081b4:	60a3      	str	r3, [r4, #8]
 80081b6:	e7f4      	b.n	80081a2 <__swsetup_r+0x92>
 80081b8:	2000      	movs	r0, #0
 80081ba:	e7f7      	b.n	80081ac <__swsetup_r+0x9c>
 80081bc:	20000068 	.word	0x20000068

080081c0 <_raise_r>:
 80081c0:	291f      	cmp	r1, #31
 80081c2:	b538      	push	{r3, r4, r5, lr}
 80081c4:	4604      	mov	r4, r0
 80081c6:	460d      	mov	r5, r1
 80081c8:	d904      	bls.n	80081d4 <_raise_r+0x14>
 80081ca:	2316      	movs	r3, #22
 80081cc:	6003      	str	r3, [r0, #0]
 80081ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80081d6:	b112      	cbz	r2, 80081de <_raise_r+0x1e>
 80081d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081dc:	b94b      	cbnz	r3, 80081f2 <_raise_r+0x32>
 80081de:	4620      	mov	r0, r4
 80081e0:	f000 f830 	bl	8008244 <_getpid_r>
 80081e4:	462a      	mov	r2, r5
 80081e6:	4601      	mov	r1, r0
 80081e8:	4620      	mov	r0, r4
 80081ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081ee:	f000 b817 	b.w	8008220 <_kill_r>
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d00a      	beq.n	800820c <_raise_r+0x4c>
 80081f6:	1c59      	adds	r1, r3, #1
 80081f8:	d103      	bne.n	8008202 <_raise_r+0x42>
 80081fa:	2316      	movs	r3, #22
 80081fc:	6003      	str	r3, [r0, #0]
 80081fe:	2001      	movs	r0, #1
 8008200:	e7e7      	b.n	80081d2 <_raise_r+0x12>
 8008202:	2400      	movs	r4, #0
 8008204:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008208:	4628      	mov	r0, r5
 800820a:	4798      	blx	r3
 800820c:	2000      	movs	r0, #0
 800820e:	e7e0      	b.n	80081d2 <_raise_r+0x12>

08008210 <raise>:
 8008210:	4b02      	ldr	r3, [pc, #8]	; (800821c <raise+0xc>)
 8008212:	4601      	mov	r1, r0
 8008214:	6818      	ldr	r0, [r3, #0]
 8008216:	f7ff bfd3 	b.w	80081c0 <_raise_r>
 800821a:	bf00      	nop
 800821c:	20000068 	.word	0x20000068

08008220 <_kill_r>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	4d07      	ldr	r5, [pc, #28]	; (8008240 <_kill_r+0x20>)
 8008224:	2300      	movs	r3, #0
 8008226:	4604      	mov	r4, r0
 8008228:	4608      	mov	r0, r1
 800822a:	4611      	mov	r1, r2
 800822c:	602b      	str	r3, [r5, #0]
 800822e:	f7f9 f92f 	bl	8001490 <_kill>
 8008232:	1c43      	adds	r3, r0, #1
 8008234:	d102      	bne.n	800823c <_kill_r+0x1c>
 8008236:	682b      	ldr	r3, [r5, #0]
 8008238:	b103      	cbz	r3, 800823c <_kill_r+0x1c>
 800823a:	6023      	str	r3, [r4, #0]
 800823c:	bd38      	pop	{r3, r4, r5, pc}
 800823e:	bf00      	nop
 8008240:	20000514 	.word	0x20000514

08008244 <_getpid_r>:
 8008244:	f7f9 b91c 	b.w	8001480 <_getpid>

08008248 <__swhatbuf_r>:
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	460c      	mov	r4, r1
 800824c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008250:	2900      	cmp	r1, #0
 8008252:	b096      	sub	sp, #88	; 0x58
 8008254:	4615      	mov	r5, r2
 8008256:	461e      	mov	r6, r3
 8008258:	da0d      	bge.n	8008276 <__swhatbuf_r+0x2e>
 800825a:	89a3      	ldrh	r3, [r4, #12]
 800825c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008260:	f04f 0100 	mov.w	r1, #0
 8008264:	bf0c      	ite	eq
 8008266:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800826a:	2340      	movne	r3, #64	; 0x40
 800826c:	2000      	movs	r0, #0
 800826e:	6031      	str	r1, [r6, #0]
 8008270:	602b      	str	r3, [r5, #0]
 8008272:	b016      	add	sp, #88	; 0x58
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	466a      	mov	r2, sp
 8008278:	f000 f848 	bl	800830c <_fstat_r>
 800827c:	2800      	cmp	r0, #0
 800827e:	dbec      	blt.n	800825a <__swhatbuf_r+0x12>
 8008280:	9901      	ldr	r1, [sp, #4]
 8008282:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008286:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800828a:	4259      	negs	r1, r3
 800828c:	4159      	adcs	r1, r3
 800828e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008292:	e7eb      	b.n	800826c <__swhatbuf_r+0x24>

08008294 <__smakebuf_r>:
 8008294:	898b      	ldrh	r3, [r1, #12]
 8008296:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008298:	079d      	lsls	r5, r3, #30
 800829a:	4606      	mov	r6, r0
 800829c:	460c      	mov	r4, r1
 800829e:	d507      	bpl.n	80082b0 <__smakebuf_r+0x1c>
 80082a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082a4:	6023      	str	r3, [r4, #0]
 80082a6:	6123      	str	r3, [r4, #16]
 80082a8:	2301      	movs	r3, #1
 80082aa:	6163      	str	r3, [r4, #20]
 80082ac:	b002      	add	sp, #8
 80082ae:	bd70      	pop	{r4, r5, r6, pc}
 80082b0:	ab01      	add	r3, sp, #4
 80082b2:	466a      	mov	r2, sp
 80082b4:	f7ff ffc8 	bl	8008248 <__swhatbuf_r>
 80082b8:	9900      	ldr	r1, [sp, #0]
 80082ba:	4605      	mov	r5, r0
 80082bc:	4630      	mov	r0, r6
 80082be:	f7fe febd 	bl	800703c <_malloc_r>
 80082c2:	b948      	cbnz	r0, 80082d8 <__smakebuf_r+0x44>
 80082c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082c8:	059a      	lsls	r2, r3, #22
 80082ca:	d4ef      	bmi.n	80082ac <__smakebuf_r+0x18>
 80082cc:	f023 0303 	bic.w	r3, r3, #3
 80082d0:	f043 0302 	orr.w	r3, r3, #2
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	e7e3      	b.n	80082a0 <__smakebuf_r+0xc>
 80082d8:	89a3      	ldrh	r3, [r4, #12]
 80082da:	6020      	str	r0, [r4, #0]
 80082dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082e0:	81a3      	strh	r3, [r4, #12]
 80082e2:	9b00      	ldr	r3, [sp, #0]
 80082e4:	6163      	str	r3, [r4, #20]
 80082e6:	9b01      	ldr	r3, [sp, #4]
 80082e8:	6120      	str	r0, [r4, #16]
 80082ea:	b15b      	cbz	r3, 8008304 <__smakebuf_r+0x70>
 80082ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082f0:	4630      	mov	r0, r6
 80082f2:	f000 f81d 	bl	8008330 <_isatty_r>
 80082f6:	b128      	cbz	r0, 8008304 <__smakebuf_r+0x70>
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	f023 0303 	bic.w	r3, r3, #3
 80082fe:	f043 0301 	orr.w	r3, r3, #1
 8008302:	81a3      	strh	r3, [r4, #12]
 8008304:	89a3      	ldrh	r3, [r4, #12]
 8008306:	431d      	orrs	r5, r3
 8008308:	81a5      	strh	r5, [r4, #12]
 800830a:	e7cf      	b.n	80082ac <__smakebuf_r+0x18>

0800830c <_fstat_r>:
 800830c:	b538      	push	{r3, r4, r5, lr}
 800830e:	4d07      	ldr	r5, [pc, #28]	; (800832c <_fstat_r+0x20>)
 8008310:	2300      	movs	r3, #0
 8008312:	4604      	mov	r4, r0
 8008314:	4608      	mov	r0, r1
 8008316:	4611      	mov	r1, r2
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	f7f9 f918 	bl	800154e <_fstat>
 800831e:	1c43      	adds	r3, r0, #1
 8008320:	d102      	bne.n	8008328 <_fstat_r+0x1c>
 8008322:	682b      	ldr	r3, [r5, #0]
 8008324:	b103      	cbz	r3, 8008328 <_fstat_r+0x1c>
 8008326:	6023      	str	r3, [r4, #0]
 8008328:	bd38      	pop	{r3, r4, r5, pc}
 800832a:	bf00      	nop
 800832c:	20000514 	.word	0x20000514

08008330 <_isatty_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4d06      	ldr	r5, [pc, #24]	; (800834c <_isatty_r+0x1c>)
 8008334:	2300      	movs	r3, #0
 8008336:	4604      	mov	r4, r0
 8008338:	4608      	mov	r0, r1
 800833a:	602b      	str	r3, [r5, #0]
 800833c:	f7f9 f917 	bl	800156e <_isatty>
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	d102      	bne.n	800834a <_isatty_r+0x1a>
 8008344:	682b      	ldr	r3, [r5, #0]
 8008346:	b103      	cbz	r3, 800834a <_isatty_r+0x1a>
 8008348:	6023      	str	r3, [r4, #0]
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	20000514 	.word	0x20000514

08008350 <_init>:
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	bf00      	nop
 8008354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008356:	bc08      	pop	{r3}
 8008358:	469e      	mov	lr, r3
 800835a:	4770      	bx	lr

0800835c <_fini>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	bf00      	nop
 8008360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008362:	bc08      	pop	{r3}
 8008364:	469e      	mov	lr, r3
 8008366:	4770      	bx	lr
