INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/BCD11.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/add3_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/sseg4_TDM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_TDM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Owner/Documents/GitHub/DL202010_Jones/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
