
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://example.com/notes_repo/bungee-jumps-accelerating-indirect-branches-through-hwsw-co-design/figs_notes/">
      
      
      
      
        
      
      
      <link rel="icon" href="../../../assets/logo.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.7.0">
    
    
      
        <title>Bungee Jumps: Accelerating Indirect Branches Through HW/SW Co-Design 图表详解 - BlaBlaCut</title>
      
    
    
      <link rel="stylesheet" href="../../../assets/stylesheets/main.618322db.min.css">
      
        
        <link rel="stylesheet" href="../../../assets/stylesheets/palette.ab4e12ef.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="black" data-md-color-accent="amber">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#bungee-jumps-accelerating-indirect-branches-through-hwsw-co-design" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../../.." title="BlaBlaCut" class="md-header__button md-logo" aria-label="BlaBlaCut" data-md-component="logo">
      
  <img src="../../../assets/logo.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            BlaBlaCut
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Bungee Jumps: Accelerating Indirect Branches Through HW/SW Co-Design 图表详解
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="black" data-md-color-accent="amber"  aria-label="切换到深色模式"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="切换到深色模式" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a4 4 0 0 0-4 4 4 4 0 0 0 4 4 4 4 0 0 0 4-4 4 4 0 0 0-4-4m0 10a6 6 0 0 1-6-6 6 6 0 0 1 6-6 6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="slate" data-md-color-primary="black" data-md-color-accent="amber"  aria-label="切换到浅色模式"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="切换到浅色模式" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 18c-.89 0-1.74-.2-2.5-.55C11.56 16.5 13 14.42 13 12s-1.44-4.5-3.5-5.45C10.26 6.2 11.11 6 12 6a6 6 0 0 1 6 6 6 6 0 0 1-6 6m8-9.31V4h-4.69L12 .69 8.69 4H4v4.69L.69 12 4 15.31V20h4.69L12 23.31 15.31 20H20v-4.69L23.31 12z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      
      
        <label class="md-header__button md-icon" for="__search">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        </label>
        <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
      
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../.." title="BlaBlaCut" class="md-nav__button md-logo" aria-label="BlaBlaCut" data-md-component="logo">
      
  <img src="../../../assets/logo.png" alt="logo">

    </a>
    BlaBlaCut
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../.." class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Home
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/Recent/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Recent
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/awesome-data-prefetchers/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Awesome Data Prefetchers
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/micro-2025/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MICRO 2025
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../../collections/dyn-lang-acc/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Dynamic Language Acceleration
  

    
  </span>
  
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#figure-1-improvement-in-branch-prediction-accu-indirect-branch-predictability-weighted-average-indirect-branch-bias10-racy-fewer-mispredictions-per-kilo-instructions-on-7529-python-benchmarks-across-several-predictor-genera-5-tions-from-20-0-1-2-3-4-5" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 1: Improvement in Branch Prediction Accu-Indirect Branch Predictability Weighted Average Indirect Branch Bias10 racy (fewer Mispredictions Per Kilo Instructions) on 7529 Python benchmarks across several predictor genera-5 tions; from [2]0 0 1 2 3 4 5
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-2-indirect-branch-predictability-vs-weighted-average-indirect-branch-bias-for-python-benchmarks-with-modern-predictors-indirect-branch-predictability-is-substantially-higher-than-the-branch-bias" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 2: Indirect Branch Predictability Vs. Weighted Average Indirect Branch Bias for Python benchmarks: With modern predictors, indirect branch predictability is substantially higher than the branch bias
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9ejpg" class="md-nav__link">
    <span class="md-ellipsis">
      
        9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9e.jpg
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-3-the-indirect-branch-computation-chain-highlighted-is-a-source-of-stall-cycles-for-the-in-order-the-out-of-order-overlaps-the-chain-with-instructions-from-the-target-b-our-transformation-enables-the-in-order-to-mimic-the-schedule-found-by-the-ooo" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 3: The indirect branch computation chain (highlighted) is a source of stall cycles for the In-Order; the Out-of-Order overlaps the chain with instructions from the target B. Our transformation enables the In-Order to mimic the schedule found by the OOO.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#a-rcpo-and-predication-indirect-branchconditional-branch" class="md-nav__link">
    <span class="md-ellipsis">
      
        (a) RCPO and Predication: indirect branch→conditional branch.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#b-indirect-call-transformation-inlining-small-get-method-figure-4-rcpo-predication-transformation-of-indirect-call-predicates-and-predicated-instructions-are-highlighted" class="md-nav__link">
    <span class="md-ellipsis">
      
        (b) Indirect call transformation: inlining small get method. Figure 4: RCPO &amp; Predication Transformation of indirect call. Predicates and predicated instructions are highlighted.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#95figure-5-the-conditional-branches-immediately-down90stream-of-indirect-branches-exhibit-very-high-bias" class="md-nav__link">
    <span class="md-ellipsis">
      
        95Figure 5: The conditional branches immediately down90stream of indirect branches exhibit very high bias.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#a-sjeng-switch-statement-heavily-unbiased-nonreconvergent-but-highly-predictable-90" class="md-nav__link">
    <span class="md-ellipsis">
      
        (a) sjeng switch statement. Heavily unbiased, nonreconvergent but highly predictable (&gt; 90%).
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#b-sjeng-switch-statement-with-proposed-transformation-figure-6-sjeng-switch-statement-transformed" class="md-nav__link">
    <span class="md-ellipsis">
      
        (b) sjeng switch statement with proposed transformation. Figure 6: sjeng switch statement transformed.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#a-indirect-branch-to-be-overlapped-highlighted-branch-bias-shown-on-arcs" class="md-nav__link">
    <span class="md-ellipsis">
      
        (a) Indirect Branch to be overlapped highlighted: branch bias shown on arcs
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8jpg" class="md-nav__link">
    <span class="md-ellipsis">
      
        cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8.jpg
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-7-transformation" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 7: Transformation
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#b-insert-tail-pointer-index-into-corresponding-resolution-instruction" class="md-nav__link">
    <span class="md-ellipsis">
      
        (b) Insert tail pointer index into corresponding resolution instruction.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-8-the-decomposed-branch-buffer-and-its-operationsthe-area-shaded-in-grey-denotes-existing-hw-structures-and-datacontrol-paths" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 8: The Decomposed Branch Buffer and its operations.The area shaded in grey denotes existing HW structures and data/control paths.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-9-resteer-sequence-1-resolve-fails-and-two-addresses-are-piped-to-the-fetch-unit-2-the-recovery-code-and-the-3-correct-path-4-the-recovery-code-is-fetched-and-is-terminated-by-a-jmp-5-which-via-a-register-always-points-to-the-correct-path-6" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 9: Resteer sequence: (1): resolve fails and two addresses are piped to the fetch-unit: (2) the recovery code and the (3) correct path (4): the recovery code is fetched and is terminated by a jmp (5) which (via a register) always points to the correct path (6).
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-10-resteer-under-interrupt-1-the-resolve-fails-23-the-recovery-code-and-correct-path-addresses-are-piped-to-the-fetch-unit-4-recovery-code-is-fetched-and-is-terminated-by-5-a-jmp-to-the-correct-path-address-which-was-piped-back-in-3-6-recovery-code-begins-to-proceed-down-the-pipe-but-an-interrupt-occurs-and-the-correct-path-address-a-pending-resteer-is-not-present-in-the-front-end-but-the-jmp-no-predict-instruction-at-the-end-of-the-recovery-code-provides-the-correct-path-address-when-it-completes-in-the-back-end" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 10: Resteer under interrupt: (1): the resolve fails (2)(3): the recovery code and correct path addresses are piped to the fetch unit (4): recovery code is fetched and is terminated by (5) a jmp to the correct path address which was piped back in (3) (6): recovery code begins to proceed down the pipe but an interrupt occurs and the correct path address (a pending resteer) is not present in the front-end but the jmp-no-predict instruction at the end of the recovery code provides the correct path address when it completes in the back-end.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120jpg" class="md-nav__link">
    <span class="md-ellipsis">
      
        304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120.jpg
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-11-a-naive-implementation-of-predict-and-resolve-figure-12-1-invalid-target-address-predicted-and-no-resolve-present-unable-to-resteer-to-the-correct-path-2-marker-landing-pad-introduced-to-ensure-a-valid-indirect-branch-target-is-fetched-3placement-indirect-branch-computation-chain-in-the-shadow-of-the-predict-allows-us-to-resteer-to-correct-path-as-shown-in-4" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 11: A naive implementation of predict and resolve. Figure 12: (1) Invalid target address predicted and no resolve present; unable to resteer to the correct path (2) marker “landing pad” introduced to ensure a valid indirect branch target is fetched (3)placement indirect branch computation chain in the shadow of the predict allows us to resteer to correct path as shown in (4).
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-13-1the-top-of-the-ras-points-to-the-shadow-of-the-indirect-call-2-the-ras-incorrectly-points-to-our-placement-of-a-portion-of-the-indirect-branch-computation-chain-in-the-shadow-of-the-predict-3-new-instructions-are-introduced-jump-over-the-indirect-branch-computation-chain-in-the-predict-shadow-4-alternately-a-new-predict-call-instruction-contains-an-immediate-the-offset-from-the-address-of-predict-call-to-the-first-non-indirect-branch-computation-chain-instruction" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 13: (1)The top of the RAS points to the shadow of the indirect call (2) The RAS incorrectly points to our placement of a portion of the indirect branch computation chain in the shadow of the predict (3) New instructions are introduced jump over the indirect branch computation chain in the predict shadow (4) Alternately, a new predict-call instruction contains an immediate: the offset from the address of predict-call to the first non indirect branch computation chain instruction.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#table-1-machine-configuration-parameters" class="md-nav__link">
    <span class="md-ellipsis">
      
        Table 1: Machine Configuration Parameters.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#80853040figure-14-speedup-on-2-wide-and-4-wide-configs" class="md-nav__link">
    <span class="md-ellipsis">
      
        808530%40%Figure 14: Speedup on 2-wide and 4-wide Configs.
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#spec-data-ordered-by-speedup-php-data-ordered-by-speedup" class="md-nav__link">
    <span class="md-ellipsis">
      
        SPEC Data: Ordered By Speedup PHP Data: Ordered By Speedup
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#python-data-ordered-by-speedup" class="md-nav__link">
    <span class="md-ellipsis">
      
        Python Data: Ordered By Speedup
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554jpg" class="md-nav__link">
    <span class="md-ellipsis">
      
        511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554.jpg
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3figure-15-efficiency-percentage-increase-in-issued-in2structions-on-the-4-wide-experimental-lower-is-better" class="md-nav__link">
    <span class="md-ellipsis">
      
        3%Figure 15: Efficiency: Percentage Increase in Issued In2%structions on the 4-wide Experimental (Lower is Better)
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#figure-16-improvement-in-4-wide-performance-with-tage-ittage-vs-gshare-vpc" class="md-nav__link">
    <span class="md-ellipsis">
      
        Figure 16: Improvement in 4-wide Performance with TAGE + ITTAGE vs. gshare + VPC
      
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              
              <article class="md-content__inner md-typeset">
                
                  



<h1 id="bungee-jumps-accelerating-indirect-branches-through-hwsw-co-design">Bungee Jumps: Accelerating Indirect Branches Through HW/SW Co-Design 图表详解<a class="headerlink" href="#bungee-jumps-accelerating-indirect-branches-through-hwsw-co-design" title="Permanent link">&para;</a></h1>
<h3 id="figure-1-improvement-in-branch-prediction-accu-indirect-branch-predictability-weighted-average-indirect-branch-bias10-racy-fewer-mispredictions-per-kilo-instructions-on-7529-python-benchmarks-across-several-predictor-genera-5-tions-from-20-0-1-2-3-4-5">Figure 1: Improvement in Branch Prediction Accu-Indirect Branch Predictability Weighted Average Indirect Branch Bias10 racy (fewer Mispredictions Per Kilo Instructions) on 7529 Python benchmarks across several predictor genera-5 tions; from [2]0 0 1 2 3 4 5<a class="headerlink" href="#figure-1-improvement-in-branch-prediction-accu-indirect-branch-predictability-weighted-average-indirect-branch-bias10-racy-fewer-mispredictions-per-kilo-instructions-on-7529-python-benchmarks-across-several-predictor-genera-5-tions-from-20-0-1-2-3-4-5" title="Permanent link">&para;</a></h3>
<p><img alt="90db4eb9937fd7ee96c2585b0a286c12936a5b70c494175b8d6af3a9f3222b9b.jpg" src="../images/90db4eb9937fd7ee96c2585b0a286c12936a5b70c494175b8d6af3a9f3222b9b.jpg" /></p>
<ul>
<li>图片展示的是 <strong>Figure 1</strong>，标题为“Improvement in Branch Prediction Accuracy (fewer Mispredictions Per Kilo Instructions) on 7529 Python benchmarks across several predictor generations”，数据来源为文献 [2]。</li>
<li>图表纵轴为 <strong>Mispredicts/Kilo Instrs</strong>（每千条指令的错误预测次数），范围从 0 到 20；横轴为 28 个不同的 Python 基准测试程序编号（0–27）及一个平均值（Avg）。</li>
<li>图中使用四种颜色柱状图代表不同代际的分支预测器：<ul>
<li><strong>Nehalem</strong>（蓝色）</li>
<li><strong>Sandy Bridge</strong>（绿色）</li>
<li><strong>Haswell</strong>（橙色）</li>
<li><strong>TAGE</strong>（红色）</li>
</ul>
</li>
<li>数据趋势显示：随着处理器代际演进（从 Nehalem → Sandy Bridge → Haswell → TAGE），<strong>间接分支预测准确率持续提升</strong>，即每千条指令的错误预测次数显著下降。</li>
<li><strong>TAGE 预测器表现最优</strong>，在绝大多数基准测试中错误预测次数最低，尤其在平均值（Avg）上远低于其他预测器。</li>
<li>下表总结各预测器在平均值（Avg）上的表现：</li>
</ul>
<table>
<thead>
<tr>
<th>预测器</th>
<th>平均错误预测次数（Mispredicts/Kilo Instrs）</th>
</tr>
</thead>
<tbody>
<tr>
<td>Nehalem</td>
<td>约 16</td>
</tr>
<tr>
<td>Sandy Bridge</td>
<td>约 8</td>
</tr>
<tr>
<td>Haswell</td>
<td>约 5</td>
</tr>
<tr>
<td>TAGE</td>
<td>约 3</td>
</tr>
</tbody>
</table>
<ul>
<li>该图表明现代分支预测技术（如 TAGE）能大幅降低间接分支的误预测率，这对提升 <strong>Out-of-Order 处理器性能</strong>尤为关键，因其依赖预测流进行动态调度。</li>
<li>论文指出，尽管预测准确率提升，<strong>In-order 处理器仍受限于编译时控制依赖</strong>，无法像 OOO 处理器那样重叠执行目标路径指令，这正是本文提出“Bungee Jumps”硬件/软件协同设计的动机。</li>
</ul>
<h3 id="figure-2-indirect-branch-predictability-vs-weighted-average-indirect-branch-bias-for-python-benchmarks-with-modern-predictors-indirect-branch-predictability-is-substantially-higher-than-the-branch-bias">Figure 2: Indirect Branch Predictability Vs. Weighted Average Indirect Branch Bias for Python benchmarks: With modern predictors, indirect branch predictability is substantially higher than the branch bias<a class="headerlink" href="#figure-2-indirect-branch-predictability-vs-weighted-average-indirect-branch-bias-for-python-benchmarks-with-modern-predictors-indirect-branch-predictability-is-substantially-higher-than-the-branch-bias" title="Permanent link">&para;</a></h3>
<p><img alt="9491fd2f168f7697ce2b9b74aeef4d197d8946e32dfec8fa7378e093a228ebbc.jpg" src="../images/9491fd2f168f7697ce2b9b74aeef4d197d8946e32dfec8fa7378e093a228ebbc.jpg" /></p>
<ul>
<li>图表标题明确指出，该图对比了 Python 基准测试中 <strong>Indirect Branch Predictability</strong>（间接分支可预测性）与 <strong>Weighted Average Indirect Branch Bias</strong>（加权平均间接分支偏向性）。</li>
<li>纵轴表示 “Branch Bias/Predictability”，范围从 0 到 100，代表百分比或归一化值；横轴列出多个 Python 基准程序名称，如 btree、fannkuch、fasta、float、knuke、mandelbrot、meteor、nbody、queens、raytrace、regexdna、revcomp、richards、spectorm，以及 Geomean（几何平均值）。</li>
<li>图中使用两种颜色区域：<strong>蓝色区域代表 Indirect Branch Predictability</strong>，<strong>绿色区域代表 Weighted Average Indirect Branch Bias</strong>。</li>
<li>从视觉上看，<strong>蓝色区域始终位于绿色区域之上</strong>，表明在所有列出的基准测试中，现代分支预测器实现的间接分支可预测性均显著高于其加权平均分支偏向性。</li>
<li>在 Geomean 处，蓝色区域高度约为 95%，而绿色区域高度约为 75%，说明<strong>整体上预测性比偏向性高出约 20%</strong>，这与正文描述一致。</li>
<li>该图表有力支持论文核心论点：即使间接分支本身不具备强偏向性（bias），现代预测器仍能实现高预测准确率（predictability），为本文提出的 HW/SW 协同优化方案提供数据基础。</li>
<li>各基准程序间差异明显，例如 knuke 和 meteor 的预测性峰值接近 100%，而 revcomp 的偏向性相对较高，但预测性仍更高。</li>
</ul>
<table>
<thead>
<tr>
<th>基准程序</th>
<th>预测性 (蓝色)</th>
<th>偏向性 (绿色)</th>
<th>差值估算</th>
</tr>
</thead>
<tbody>
<tr>
<td>btree</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>fannkuch</td>
<td>~95%</td>
<td>~70%</td>
<td>+25%</td>
</tr>
<tr>
<td>fasta</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>float</td>
<td>~95%</td>
<td>~70%</td>
<td>+25%</td>
</tr>
<tr>
<td>knuke</td>
<td>~98%</td>
<td>~75%</td>
<td>+23%</td>
</tr>
<tr>
<td>mandelbrot</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>meteor</td>
<td>~98%</td>
<td>~75%</td>
<td>+23%</td>
</tr>
<tr>
<td>nbody</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>queens</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>raytrace</td>
<td>~95%</td>
<td>~70%</td>
<td>+25%</td>
</tr>
<tr>
<td>regexdna</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>revcomp</td>
<td>~90%</td>
<td>~75%</td>
<td>+15%</td>
</tr>
<tr>
<td>richards</td>
<td>~95%</td>
<td>~70%</td>
<td>+25%</td>
</tr>
<tr>
<td>spectorm</td>
<td>~90%</td>
<td>~65%</td>
<td>+25%</td>
</tr>
<tr>
<td>Geomean</td>
<td><strong>~95%</strong></td>
<td><strong>~75%</strong></td>
<td><strong>+20%</strong></td>
</tr>
</tbody>
</table>
<ul>
<li>此图强调：<strong>预测性 ≠ 偏向性</strong>。传统代码生成依赖分支偏向性进行优化（如 predication 或 assert conversion），但现代预测器已能超越此限制，使“无偏”间接分支也具备高可预测性，从而为本文提出的分离预测与解析点的架构创新提供必要性和可行性支撑。</li>
</ul>
<h3 id="9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9ejpg">9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9e.jpg<a class="headerlink" href="#9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9ejpg" title="Permanent link">&para;</a></h3>
<p><img alt="9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9e.jpg" src="../images/9fc418e5f94a16a353d933e01c95988a5207a65612cad36987695cf2e1edcd9e.jpg" /></p>
<ul>
<li>图片展示了 <strong>Out-of-Order (OOO)</strong> 与 <strong>In-Order (IO)</strong> 处理器在处理间接分支时的调度差异，核心对比点为 <strong>间接分支计算链</strong> 的执行方式。</li>
<li>左侧为控制流图，显示一个间接跳转（<code>jmp r8</code>）有三个目标：B、C、D，各路径的分支偏置（bias）分别为 40%、30%、30%，表明该分支无强偏向性。</li>
<li>右侧分为两列：<ul>
<li><strong>Out-of-Order 列</strong>：动态调度器将间接分支计算链（如 <code>ld r8, [rbx+0x8]</code> 和 <code>add r8, 0xAD</code>）与目标块 B 中的指令重叠执行，实现 <strong>指令级并行（ILP）</strong>，无停顿。</li>
<li><strong>In-Order 列</strong>：由于顺序执行特性，必须等待整个间接分支计算链完成才能跳转到目标，导致 <strong>4周期停顿（STALL）</strong>，显著降低性能。</li>
</ul>
</li>
<li>关键视觉元素：<ul>
<li>红色箭头标注 “<strong>4 Cycle STALL On Use</strong>”，强调 In-Order 处理器因依赖关系产生的瓶颈。</li>
<li>OOO 列中，目标块 B 的指令（如 <code>mov rdi, 0x1</code>、<code>ld rcx, [r10]</code>）在分支计算期间即被提前执行，体现其动态调度优势。</li>
</ul>
</li>
<li>此图直观说明论文核心观点：<strong>当前 ISA 将预测点与解析点绑定于同一指令，限制了 In-Order 编译器优化能力</strong>；而 OOO 可通过动态调度自然覆盖延迟。</li>
<li>表格化对比：</li>
</ul>
<table>
<thead>
<tr>
<th>特性</th>
<th>Out-of-Order</th>
<th>In-Order</th>
</tr>
</thead>
<tbody>
<tr>
<td>分支预测与执行</td>
<td>动态重叠执行</td>
<td>顺序等待，产生停顿</td>
</tr>
<tr>
<td>性能影响</td>
<td>无停顿，高吞吐</td>
<td><strong>4周期停顿</strong>，效率下降</td>
</tr>
<tr>
<td>优化空间</td>
<td>自然利用 ILP</td>
<td>需编译器介入，受限于静态调度</td>
</tr>
<tr>
<td>适用场景</td>
<td>高性能通用处理器</td>
<td>资源受限或功耗敏感设备</td>
</tr>
</tbody>
</table>
<ul>
<li>该图是论文 Figure 3(a) 的一部分，用于论证提出“分离预测与解析”机制的必要性，使 In-Order 编译器能模拟 OOO 的高效调度。</li>
</ul>
<h3 id="figure-3-the-indirect-branch-computation-chain-highlighted-is-a-source-of-stall-cycles-for-the-in-order-the-out-of-order-overlaps-the-chain-with-instructions-from-the-target-b-our-transformation-enables-the-in-order-to-mimic-the-schedule-found-by-the-ooo">Figure 3: The indirect branch computation chain (highlighted) is a source of stall cycles for the In-Order; the Out-of-Order overlaps the chain with instructions from the target B. Our transformation enables the In-Order to mimic the schedule found by the OOO.<a class="headerlink" href="#figure-3-the-indirect-branch-computation-chain-highlighted-is-a-source-of-stall-cycles-for-the-in-order-the-out-of-order-overlaps-the-chain-with-instructions-from-the-target-b-our-transformation-enables-the-in-order-to-mimic-the-schedule-found-by-the-ooo" title="Permanent link">&para;</a></h3>
<p><img alt="bd6ef8edd19d01a0a9b8a6677504e0b00ca4103dc77f6a3e9dd4c44f1eedc903.jpg" src="../images/bd6ef8edd19d01a0a9b8a6677504e0b00ca4103dc77f6a3e9dd4c44f1eedc903.jpg" /></p>
<ul>
<li>图片展示了 <strong>Figure 3</strong>，旨在说明传统 <strong>In-Order (IO)</strong> 处理器在处理间接分支时的性能瓶颈，以及论文提出的 <strong>Bungee Jumps</strong> 转换如何使 IO 处理器模拟 <strong>Out-of-Order (OOO)</strong> 的调度优势。</li>
<li>左侧为 <strong>转换后的 In-Order 调度示意图</strong>，右侧为 <strong>原始 In-Order 调度示意图</strong>，两者对比突出优化效果。</li>
<li>核心指令 <code>predict-indir-jmp</code> 被前端“剥离”（Peel Off By Front-End: Not Dispatched），仅用于预测目标地址，不进入后端执行流水线，从而允许后续指令提前调度。</li>
<li>分支预测后，控制流被引导至多个可能目标（B、C、D），每个目标路径均包含部分原间接分支计算链（如 <code>ld r8, [rbx+0x8]</code>）与目标代码，并以 <code>resolve r8, B/C/D</code> 指令结束，用于验证预测是否正确。</li>
<li>原始 In-Order 调度中，整个间接分支计算链必须串行执行完毕后才能跳转到目标，导致大量 <strong>stall cycles</strong>；而转换后，计算链被拆分并“混入”各目标路径，实现 <strong>指令级并行（ILP）</strong>。</li>
<li>各路径标注的 “95” 表示该分支路径的 <strong>预测准确率高达 95%</strong>，体现现代预测器对间接分支的良好支持。</li>
<li>关键术语保留英文：<strong>predict-indir-jmp</strong>, <strong>resolve</strong>, <strong>In-Order</strong>, <strong>Out-of-Order</strong>, <strong>stall cycles</strong>, <strong>ILP</strong>。</li>
<li>该图直观呈现了论文核心思想：<strong>分离预测点与解析点</strong>，使编译器能像 OOO 动态调度器一样重排指令，提升 IO 处理器性能。</li>
</ul>
<table>
<thead>
<tr>
<th>组件</th>
<th>描述</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>predict-indir-jmp</code></td>
<td>预测指令，由前端处理后即剥离，不进入执行单元，触发目标预取。</td>
</tr>
<tr>
<td><code>resolve r8, B/C/D</code></td>
<td>解析指令，位于各目标路径末尾，验证预测目标是否匹配实际计算结果。</td>
</tr>
<tr>
<td>分支弧上“95”</td>
<td>表示该路径预测准确率为 95%，反映高可预测性。</td>
</tr>
<tr>
<td>“Peel Off By Front-End”</td>
<td>强调预测指令仅用于前端控制流引导，不参与后端执行。</td>
</tr>
</tbody>
</table>
<ul>
<li>此图是论文动机的核心可视化表达，揭示了传统 IO 架构在间接分支上的固有缺陷及通过 ISA 与编译器协同设计可实现的性能突破。</li>
</ul>
<h3 id="a-rcpo-and-predication-indirect-branchconditional-branch">(a) RCPO and Predication: indirect branch→conditional branch.<a class="headerlink" href="#a-rcpo-and-predication-indirect-branchconditional-branch" title="Permanent link">&para;</a></h3>
<p><img alt="427dfc0a600527b2f8d41a1d8c7524b4686b6327f866f3b5ac251cf62cb314aa.jpg" src="../images/427dfc0a600527b2f8d41a1d8c7524b4686b6327f866f3b5ac251cf62cb314aa.jpg" /></p>
<ul>
<li>图片展示了从<strong>间接分支</strong>（indirect branch）到<strong>条件分支</strong>（conditional branch）的两种代码转换技术：<strong>RCPO</strong> 和 <strong>Predication</strong>。</li>
<li>起始代码为 <code>r = obj-&gt;func();</code>，这是一个典型的面向对象语言中的虚函数调用，其目标在运行时决定，属于间接分支。</li>
<li>第一步转换是 <strong>RCPO</strong>（Receiver Class Predication Optimization），将间接调用展开为一系列基于对象类型的 <code>if-else if</code> 条件判断：<ul>
<li><code>if (obj is type B) r = B::func();</code></li>
<li><code>else if (obj is type C) r = C::func();</code></li>
<li><code>else if (obj is type D) r = D::func();</code></li>
<li><code>else r = obj-&gt;func();</code> （兜底，处理未预测到的类型）</li>
</ul>
</li>
<li>第二步转换是 <strong>Predication</strong>，进一步将条件分支转化为<strong>谓词化指令</strong>（predicated instructions）：<ul>
<li>引入三个谓词变量：<code>p0 = (obj is type B)</code>，<code>p1 = (obj is type C)</code>，<code>p2 = (obj is type D)</code></li>
<li>对应的函数调用被标记为谓词化执行：<code>p0: r = B::func();</code>，<code>p1: r = C::func();</code>，<code>p2: r = D::func();</code></li>
<li>最后添加一个条件判断：<code>if (!(p0 | p1 | p2)) r = obj-&gt;func();</code>，确保所有可能路径都被覆盖</li>
</ul>
</li>
<li>此转换的核心目的是<strong>消除间接分支</strong>，将其替换为可静态预测或完全消除控制依赖的结构，从而提升<strong>In-Order</strong>处理器的性能。</li>
<li>转换代价包括：<ul>
<li>静态和动态指令数增加</li>
<li>关键路径高度可能上升</li>
<li>但能利用条件分支更高的预测准确率</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>转换阶段</th>
<th>输入代码</th>
<th>输出代码</th>
<th>目标</th>
</tr>
</thead>
<tbody>
<tr>
<td>原始</td>
<td><code>r = obj-&gt;func();</code></td>
<td>—</td>
<td>间接分支，目标未知</td>
</tr>
<tr>
<td>RCPO</td>
<td>—</td>
<td><code>if (obj is type B) ... else ...</code></td>
<td>转为条件分支，利用历史偏置</td>
</tr>
<tr>
<td>Predication</td>
<td>—</td>
<td><code>p0: r = B::func(); ... if (!(p0\|p1\|p2)) ...</code></td>
<td>消除控制依赖，实现全并行执行</td>
</tr>
</tbody>
</table>
<ul>
<li>该图与论文第2节内容紧密相关，用于说明传统优化手段在处理<strong>非收敛</strong>、<strong>多目标</strong>间接分支时的局限性。</li>
</ul>
<h3 id="b-indirect-call-transformation-inlining-small-get-method-figure-4-rcpo-predication-transformation-of-indirect-call-predicates-and-predicated-instructions-are-highlighted">(b) Indirect call transformation: inlining small get method. Figure 4: RCPO &amp; Predication Transformation of indirect call. Predicates and predicated instructions are highlighted.<a class="headerlink" href="#b-indirect-call-transformation-inlining-small-get-method-figure-4-rcpo-predication-transformation-of-indirect-call-predicates-and-predicated-instructions-are-highlighted" title="Permanent link">&para;</a></h3>
<p><img alt="58ff0d3da82a4a10e9c2924dd62c8a57260b67b02dc08249ac67278d2042642b.jpg" src="../images/58ff0d3da82a4a10e9c2924dd62c8a57260b67b02dc08249ac67278d2042642b.jpg" /></p>
<ul>
<li>图片展示了 <strong>gcc2006: htab_find_slot_with_hash</strong> 函数中一个间接调用（<code>call r13</code>）经过 <strong>RCPO &amp; Predication Transformation</strong> 后的代码结构变化。</li>
<li>左侧为原始控制流图，包含三个基本块：A、B、C。其中 A 块执行 <code>call r13</code>，根据 <code>r13</code> 的值跳转到 B 或 C。</li>
<li>右侧为转换后的代码，将间接调用替换为基于 <strong>predicate</strong> 的条件执行路径：<ul>
<li>引入了三个谓词寄存器：<strong>p0, p1, p2</strong>，分别对应目标 B、C 和默认路径。</li>
<li>使用 <code>cmp</code> 指令比较 <code>r13</code> 与各目标地址，设置相应谓词。</li>
<li>所有目标路径的指令被 <strong>predicated</strong>（即带谓词前缀），如 <code>p0: mov rax, r1;</code> 表示仅当 p0 为真时执行。</li>
<li>最后通过 <code>assert p0 | p1 | p2</code> 确保至少有一个谓词为真，否则跳转至恢复代码。</li>
</ul>
</li>
<li>转换后代码消除了控制依赖，允许编译器在 <strong>in-order</strong> 处理器上更自由地调度指令，但代价是增加动态指令数和潜在的错误路径执行。</li>
<li>此变换适用于 <strong>小的 get 方法</strong>，因其目标数量少、可内联，适合 predication 优化。</li>
</ul>
<table>
<thead>
<tr>
<th>原始结构</th>
<th>转换后结构</th>
</tr>
</thead>
<tbody>
<tr>
<td>间接调用 <code>call r13</code></td>
<td>多路条件分支 + 谓词执行</td>
</tr>
<tr>
<td>控制流依赖强</td>
<td>控制流依赖弱化</td>
</tr>
<tr>
<td>动态指令数低</td>
<td>动态指令数增加约40-50%</td>
</tr>
<tr>
<td>依赖运行时预测</td>
<td>依赖静态分析与谓词生成</td>
</tr>
</tbody>
</table>
<ul>
<li>高亮部分（红色、绿色、蓝色）表示 <strong>predicated instructions</strong>，其执行受谓词控制，体现 <strong>predication</strong> 技术的核心思想。</li>
<li>该图说明了 <strong>Receiver Class Predication Optimization (RCPO)</strong> 如何将间接调用转化为条件分支序列，并进一步通过 predication 消除分支，提升 in-order 处理器的指令级并行性（ILP）。</li>
</ul>
<h3 id="95figure-5-the-conditional-branches-immediately-down90stream-of-indirect-branches-exhibit-very-high-bias">95Figure 5: The conditional branches immediately down90stream of indirect branches exhibit very high bias.<a class="headerlink" href="#95figure-5-the-conditional-branches-immediately-down90stream-of-indirect-branches-exhibit-very-high-bias" title="Permanent link">&para;</a></h3>
<p><img alt="afed7a2d14487f09ab54e1cb04058a1e769b43f362c815f6ba6a60ea0be544e3.jpg" src="../images/afed7a2d14487f09ab54e1cb04058a1e769b43f362c815f6ba6a60ea0be544e3.jpg" /></p>
<ul>
<li>图片展示了三个子图，分别对应 SPEC、PHP 和 Python 基准测试套件中<strong>间接分支下游的条件分支偏置（next branch bias）</strong>。</li>
<li>所有子图的 Y 轴均为“Branch Bias”，范围从 80% 到 100%，X 轴为各基准测试程序名称。</li>
<li><strong>所有程序的 next branch bias 均高于 90%</strong>，多数接近或达到 95%-100%，表明这些条件分支具有极强的可预测性。</li>
<li>子图 (a) SPEC 系列：除 sjeng 外，其余程序均在 90% 以上；sjeng 略低但仍高于 85%。</li>
<li>子图 (b) PHP 系列：bench、fasta、knuke、nbody、revcomp 等均接近 100%；btree 略低但仍在 85% 以上。</li>
<li>子图 (c) Python 系列：float、knukе、meteor、queens、raytrace 等均超过 95%；btree 和 fannkuch 略低但仍高于 90%。</li>
<li>三组数据的 Geomean 均在 95% 以上，说明<strong>间接分支后紧跟的条件分支普遍高度偏置</strong>，这一现象在论文中被首次系统报告。</li>
<li>此高偏置特性构成重要优化机会：若能提前执行这些条件分支对应的代码路径，可显著提升性能，而当前间接分支因不可预测性成为“门卫”阻碍了该优化。</li>
</ul>
<table>
<thead>
<tr>
<th>基准套件</th>
<th>最高偏置程序</th>
<th>最低偏置程序</th>
<th>Geomean 偏置</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPEC</td>
<td>gap, h264ref, omnetpp, perl2k6</td>
<td>sjeng</td>
<td>&gt;95%</td>
</tr>
<tr>
<td>PHP</td>
<td>bench, fasta, knuke, nbody</td>
<td>btree</td>
<td>&gt;95%</td>
</tr>
<tr>
<td>Python</td>
<td>float, knuke, meteor, queens</td>
<td>btree, fannkuch</td>
<td>&gt;95%</td>
</tr>
</tbody>
</table>
<ul>
<li>论文指出，此高偏置特性未被充分利用，因为间接分支本身往往<strong>无偏置但高可预测</strong>，传统编译器无法有效调度其下游代码。</li>
<li>本文提出的 Bungee Jumps 技术正是为了打破这种控制依赖，使编译器能将下游高偏置分支的代码与间接分支计算链重叠执行，从而释放 ILP。</li>
</ul>
<h3 id="a-sjeng-switch-statement-heavily-unbiased-nonreconvergent-but-highly-predictable-90">(a) sjeng switch statement. Heavily unbiased, nonreconvergent but highly predictable (&gt; 90%).<a class="headerlink" href="#a-sjeng-switch-statement-heavily-unbiased-nonreconvergent-but-highly-predictable-90" title="Permanent link">&para;</a></h3>
<p><img alt="6898bac620c7339b4eef05cb384351eb4234f5e76828874cdd659d7862bf49b8.jpg" src="../images/6898bac620c7339b4eef05cb384351eb4234f5e76828874cdd659d7862bf49b8.jpg" /></p>
<ul>
<li>图片展示了 SPEC 2006 基准测试中 <strong>sjeng</strong> 程序的一个 <strong>switch statement</strong> 控制流图，该分支结构具有 <strong>高度不可预测的偏置（unbiased）</strong>，但 <strong>动态预测准确率超过90%</strong>。</li>
<li>控制流从一个间接跳转指令 <code>jmp [rax*8+0x94]</code> 开始，其目标由寄存器 <code>rax</code> 的值决定，指向多个可能的代码块：<strong>B、C、D、E、F、G</strong>。</li>
<li>每个目标块执行不同的数据加载和比较操作，并最终通过条件跳转（如 <code>jnz H</code>, <code>jz I</code>, <code>jz J</code>, <code>jz K</code>, <code>jnz M</code>, <code>jnz L</code>）结束，这些后续分支均 <strong>不收敛到同一地址</strong>，属于 <strong>nonreconvergent</strong> 类型。</li>
<li>各分支路径上的数字表示该路径的 <strong>执行频率权重</strong>（即分支偏置），例如：<ul>
<li>从主跳转到 B 的路径权重为 <strong>25</strong>，B 块内 <code>jnz H</code> 路径权重为 <strong>99</strong>，说明该路径极常被执行。</li>
<li>到 C 的路径权重为 <strong>24</strong>，C 块内 <code>jz I</code> 路径权重为 <strong>95</strong>。</li>
<li>到 D 的路径权重为 <strong>19</strong>，D 块内 <code>jz J</code> 路径权重为 <strong>96</strong>。</li>
<li>到 E 的路径权重为 <strong>14</strong>，E 块内 <code>jz K</code> 路径权重为 <strong>99</strong>。</li>
<li>到 F 的路径权重为 <strong>11</strong>，F 块内 <code>jnz M</code> 路径权重为 <strong>99</strong>。</li>
<li>到 G 的路径权重为 <strong>7</strong>，G 块内 <code>jnz L</code> 路径权重为 <strong>99</strong>。</li>
</ul>
</li>
<li>尽管各分支目标的静态偏置较低（如主跳转无明显偏向），但整体 <strong>动态预测准确率极高</strong>，这正是论文提出“分离预测与解析点”技术所针对的典型场景。</li>
<li>该图直观体现了论文核心观点：<strong>高预测性但低偏置的间接分支</strong> 是传统编译优化（如 RCPO 或 predication）难以处理的瓶颈，而本文提出的 <strong>predict-indir-jmp + resolve</strong> 机制可有效利用其预测性，将计算链与目标代码重叠调度，从而提升 <strong>in-order</strong> 处理器性能。</li>
</ul>
<table>
<thead>
<tr>
<th>目标块</th>
<th>主跳转权重</th>
<th>块内主要操作</th>
<th>块内条件跳转</th>
<th>条件跳转权重</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>25</td>
<td><code>ld r8, [rip+0x5b]</code>...</td>
<td><code>jnz H</code></td>
<td>99</td>
</tr>
<tr>
<td>C</td>
<td>24</td>
<td><code>ld edx, [rsi*4+0x7d]</code>...</td>
<td><code>jz I</code></td>
<td>95</td>
</tr>
<tr>
<td>D</td>
<td>19</td>
<td><code>ld ecx, [rip+0x58]</code>...</td>
<td><code>jz J</code></td>
<td>96</td>
</tr>
<tr>
<td>E</td>
<td>14</td>
<td><code>ld edx, [rcx*8+0x10]</code>...</td>
<td><code>jz K</code></td>
<td>99</td>
</tr>
<tr>
<td>F</td>
<td>11</td>
<td><code>ld r8, [rip+0x39]</code>...</td>
<td><code>jnz M</code></td>
<td>99</td>
</tr>
<tr>
<td>G</td>
<td>7</td>
<td><code>ld r8, [rip+0x5e]</code>...</td>
<td><code>jnz L</code></td>
<td>99</td>
</tr>
</tbody>
</table>
<ul>
<li>此类结构在 <strong>in-order</strong> 处理器上会导致严重流水线停顿，因为间接跳转的目标计算链（如 <code>ld r9, [rax*8+0x94]</code>）必须在跳转前完成，无法与目标代码并行执行。论文的变换技术旨在打破这种控制依赖，允许编译器将部分计算链与目标代码混合调度，从而模仿 <strong>out-of-order</strong> 处理器的重叠执行能力。</li>
</ul>
<h3 id="b-sjeng-switch-statement-with-proposed-transformation-figure-6-sjeng-switch-statement-transformed">(b) sjeng switch statement with proposed transformation. Figure 6: sjeng switch statement transformed.<a class="headerlink" href="#b-sjeng-switch-statement-with-proposed-transformation-figure-6-sjeng-switch-statement-transformed" title="Permanent link">&para;</a></h3>
<p><img alt="0ec7746d30436d055a87b66fa9c904cebcfaef0817708867cb79faae66629cfc.jpg" src="../images/0ec7746d30436d055a87b66fa9c904cebcfaef0817708867cb79faae66629cfc.jpg" /></p>
<ul>
<li>图片展示了 <strong>sjeng</strong> 基准测试中一个 switch 语句在应用 <strong>Bungee Jumps</strong> 变换后的控制流图，核心目标是将间接跳转的预测点与解析点分离，以提升 <strong>in-order</strong> 处理器性能。</li>
<li>控制流从顶部的 <strong>pred-indirect-jmp</strong> 指令开始，该指令不执行实际跳转，仅向前端发出预测信号，指示最可能的目标地址（如 B、C、D、E）。</li>
<li>各分支目标块（B、C、D、E）内均包含 <strong>resolve r9, [target_label]</strong> 指令，用于验证预测路径是否正确。若预测失败，控制流将转向恢复代码（未在图中完整展示）。</li>
<li>图中绿色箭头标注 “<strong>Hoist From</strong>”，表示原本位于间接跳转前的计算链（如加载寄存器 r9 的指令）被部分“提升”并复制到各目标块中，与目标块内的指令并行执行，从而隐藏延迟。</li>
<li>分支弧上的数字（如 25、24、19 等）代表该路径的 <strong>动态执行频率权重</strong>，反映分支偏斜程度；例如，路径 B 权重为 24，路径 E 为 11，说明 B 更常被执行。</li>
<li>各目标块内还保留了原始的条件分支逻辑（如 <code>cmp edi, r10</code> 和 <code>jz L</code>），这些分支通常具有高偏斜性（&gt;95%），可被进一步优化或断言转换。</li>
<li>该变换允许编译器将原本因控制依赖而串行执行的指令重新调度，使 <strong>in-order</strong> 处理器能模拟 <strong>out-of-order</strong> 处理器的重叠执行能力，减少因间接跳转计算链导致的停顿周期。</li>
</ul>
<table>
<thead>
<tr>
<th>目标块</th>
<th>关键指令</th>
<th>功能说明</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td><code>ld r8, [rip+0x5b]</code>, <code>resolve r9, B</code></td>
<td>加载数据并验证预测路径是否为 B</td>
</tr>
<tr>
<td>C</td>
<td><code>ld edx, [rsi*4+0x7d]</code>, <code>resolve r9, C</code></td>
<td>计算并验证路径 C，同时进行比较和跳转</td>
</tr>
<tr>
<td>D</td>
<td><code>ld edx, [rip+0x58]</code>, <code>resolve r9, D</code></td>
<td>类似 C，处理路径 D 的数据和验证</td>
</tr>
<tr>
<td>E</td>
<td><code>ld r8, [rip+0x39]</code>, <code>resolve r9, E</code></td>
<td>处理路径 E，包含多条加载和比较指令</td>
</tr>
</tbody>
</table>
<ul>
<li>此变换特别适用于 <strong>非收敛型</strong> 且 <strong>目标数较多</strong> 的间接跳转（如 sjeng 中平均 8 个目标），传统 RCPO 或谓词化方法在此类场景下成本过高。</li>
<li>图中未显示恢复代码，但根据论文描述，恢复代码需负责修复被覆盖的寄存器状态（如 rbx、r15），并通过间接跳转返回正确路径，确保中断和异常下的正确性。</li>
</ul>
<h3 id="a-indirect-branch-to-be-overlapped-highlighted-branch-bias-shown-on-arcs">(a) Indirect Branch to be overlapped highlighted: branch bias shown on arcs<a class="headerlink" href="#a-indirect-branch-to-be-overlapped-highlighted-branch-bias-shown-on-arcs" title="Permanent link">&para;</a></h3>
<p><img alt="2278920402bf9f0b9a6850fa7def1cbd073166ee6870b880246a2da3890f1afc.jpg" src="../images/2278920402bf9f0b9a6850fa7def1cbd073166ee6870b880246a2da3890f1afc.jpg" /></p>
<ul>
<li>图片展示的是一个间接分支（indirect branch）的控制流图，源自 SPEC 2006 的 gcc 基准测试中的 <code>bitmap_operation</code> 函数。</li>
<li><strong>核心结构</strong>：图中包含三个基本块 A、B 和 C，分别代表分支源点和两个目标路径。块 A 是间接跳转指令所在位置，其后分叉至多个目标（此处仅详述 B 和 C，E 和 D 被省略或简化）。</li>
<li><strong>分支偏置（branch bias）标注在弧线上</strong>：<ul>
<li>A → B 的分支偏置为 <strong>44%</strong></li>
<li>A → C 的分支偏置为 <strong>30%</strong></li>
<li>A → D 的分支偏置为 <strong>18%</strong></li>
<li>A → E 的分支偏置为 <strong>8%</strong></li>
</ul>
</li>
<li><strong>块 A 内容</strong>：<ul>
<li>指令序列用于计算间接跳转的目标地址：<ul>
<li><code>ld rax, [rsp+0x28]</code></li>
<li><code>ld r9, [rax*8+0x94]</code></li>
<li><code>jmp r9</code></li>
</ul>
</li>
<li>这些指令构成“间接分支计算链”，是性能瓶颈所在，尤其对 in-order 处理器而言。</li>
</ul>
</li>
<li><strong>块 B 和 C 内容</strong>：<ul>
<li>两者结构相似，均为 load + logical 操作密集型代码。</li>
<li>块 B 包含 13 条指令，块 C 包含 25 条指令。</li>
<li>两者均以 <code>jmp 80</code> 结尾（未完整显示），表明它们是独立的执行路径。</li>
</ul>
</li>
<li><strong>关键观察</strong>：<ul>
<li>尽管该间接分支整体偏置较低（最高仅 44%），但论文指出其<strong>预测准确率高达 95%</strong>，说明现代预测器能有效处理此类非偏置分支。</li>
<li>此图作为“待重叠”示例，后续章节将展示如何通过 <strong>predict-indir-jmp</strong> 和 <strong>resolve</strong> 指令将计算链部分下推至目标块，从而隐藏延迟。</li>
</ul>
</li>
<li><strong>数据摘要表</strong>：</li>
</ul>
<table>
<thead>
<tr>
<th>块</th>
<th>分支目标</th>
<th>分支偏置</th>
<th>指令数</th>
<th>特征</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>—</td>
<td>—</td>
<td>3</td>
<td>计算链，含 <code>jmp r9</code></td>
</tr>
<tr>
<td>B</td>
<td>目标 B</td>
<td>44%</td>
<td>13</td>
<td>Load + Logical 密集</td>
</tr>
<tr>
<td>C</td>
<td>目标 C</td>
<td>30%</td>
<td>25</td>
<td>Load + Logical 密集</td>
</tr>
<tr>
<td>D</td>
<td>目标 D</td>
<td>18%</td>
<td>—</td>
<td>省略</td>
</tr>
<tr>
<td>E</td>
<td>目标 E</td>
<td>8%</td>
<td>—</td>
<td>省略</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>设计意图</strong>：此图旨在说明传统 in-order 架构因无法重叠分支计算与目标执行而产生停顿，而本文提出的 HW/SW 协同设计可打破此控制依赖，实现类似 OOO 的调度效果。</li>
</ul>
<h3 id="cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8jpg">cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8.jpg<a class="headerlink" href="#cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8jpg" title="Permanent link">&para;</a></h3>
<p><img alt="cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8.jpg" src="../images/cf3a20d7ef553f2a29fd121ebf2fb530f18e3210fa2848f338faeb325888eee8.jpg" /></p>
<ul>
<li>图片展示了论文中提出的 <strong>Bungee Jumps</strong> 技术对一个间接跳转（indirect branch）进行代码变换后的控制流图。</li>
<li>该图的核心是将原始的间接跳转指令（<code>jmp r9</code>）分解为两个独立的指令：<strong>predict-indir-jmp</strong> 和 <strong>resolve</strong>，从而实现预测点与解析点的分离。</li>
<li>原始代码块 A 中的 <code>jmp r9</code> 被替换为 <code>pred-indir-jmp 0x0</code>，该指令仅用于前端预测，不进入后端执行流水线。</li>
<li>原始的 <code>ld r9; jmp r9</code> 链被保留并移至 <code>pred-indir-jmp</code> 指令之后，作为“影子”代码，用于在预测失败时恢复正确路径。</li>
<li>四个目标块 B、C、D、E 均被修改：<ul>
<li>每个目标块开头插入了一个 <strong>marker 0x0</strong> 指令，其立即数 <code>0x0</code> 与 <code>pred-indir-jmp 0x0</code> 的立即数相匹配，用于验证预测目标的有效性。</li>
<li>原始的 <code>jmp r9</code> 被替换为 <strong>resolve 9, B recovery</strong>（或其他对应目标），该指令负责验证预测路径是否正确。</li>
<li>每个目标块中都添加了 <strong>check-fault</strong> 指令，用于在预测执行期间抑制和延迟故障处理，直到 resolve 指令确认路径正确。</li>
<li>如果 resolve 检测到预测错误，控制权将转移到 <strong>recovery</strong> 代码块。</li>
</ul>
</li>
<li><strong>recovery</strong> 代码块包含：<ul>
<li><code>movq r15, xmm0; movq rbx, xmm1</code>：从临时寄存器恢复被覆盖的寄存器值。</li>
<li><code>jmp-no-predict r9</code>：无预测地跳转到正确的间接分支目标地址，确保最终能回到正确路径。</li>
</ul>
</li>
<li>控制流图中的数字（44, 30, 18, 8）代表各分支路径的<strong>权重或频率</strong>，表明不同目标的执行概率。</li>
<li>整个变换的关键在于通过 <strong>predict-indir-jmp</strong> 提前触发前端预测，同时将部分计算链（如 <code>ld r9</code>）与目标代码共调度，从而隐藏间接分支的延迟，使 in-order 处理器能模拟 out-of-order 处理器的重叠执行能力。</li>
</ul>
<table>
<thead>
<tr>
<th>组件</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>pred-indir-jmp 0x0</code></td>
<td>前端预测点，触发对目标地址的预取，自身不进入后端。</td>
</tr>
<tr>
<td><code>marker 0x0</code></td>
<td>目标块入口标记，用于验证预测目标的有效性。</td>
</tr>
<tr>
<td><code>resolve 9, X recovery</code></td>
<td>分支解析点，验证预测路径，失败则转向 recovery。</td>
</tr>
<tr>
<td><code>check-fault</code></td>
<td>在预测执行期间抑制和延迟故障处理。</td>
</tr>
<tr>
<td><code>recovery</code></td>
<td>恢复被覆盖的寄存器状态，并无预测地跳转到正确路径。</td>
</tr>
<tr>
<td><code>jmp-no-predict r9</code></td>
<td>在 recovery 末尾，确保最终能回到正确的间接分支目标。</td>
</tr>
</tbody>
</table>
<h3 id="figure-7-transformation">Figure 7: Transformation<a class="headerlink" href="#figure-7-transformation" title="Permanent link">&para;</a></h3>
<p><img alt="91baa461e56916cdb3800d4a55ebb30bd80a7caf68bfe8bff56604fdeadb6d3b.jpg" src="../images/91baa461e56916cdb3800d4a55ebb30bd80a7caf68bfe8bff56604fdeadb6d3b.jpg" /></p>
<ul>
<li>图片展示了论文中 <strong>Figure 7</strong> 的核心内容，即对一个间接分支（indirect branch）进行 <strong>HW/SW co-design transformation</strong> 的完整代码结构与控制流。</li>
<li>该图分为三个主要部分：<strong>Block A</strong>（原始分支计算链）、<strong>Block B 和 C</strong>（转换后的目标块），以及底部的 <strong>recovery code</strong>。</li>
<li><strong>Block A</strong> 是原始的间接分支计算路径：<ul>
<li>包含三条指令：<code>ld rax [rsp+0x28]</code>、<code>movq xmm0, r15</code>、<code>ld r9 [rax*8+0x94]</code>，最终通过 <code>jmp r9</code> 跳转。</li>
<li>在转换后，<code>jmp r9</code> 被保留但移至第3行，并在其前插入 <strong>predict-indir-jmp 0x0</strong> 指令，作为新的预测点。</li>
<li>该预测指令被前端处理后即“剥离”，不进入后续流水线，仅用于指导取指。</li>
</ul>
</li>
<li><strong>Block B 和 C</strong> 是两个不同的间接分支目标，分别对应原分支的两个高概率路径。<ul>
<li>每个目标块开头都插入了 <strong>marker 0x0</strong> 指令，其立即数与 predict-indir-jmp 中的 0x0 相匹配，用于验证预测目标的有效性。</li>
<li>原始分支计算链中的部分指令（如 <code>ld r9 [rax*8+0x94]</code>）被复制并“下推”到目标块中，与目标代码混合执行。</li>
<li>在每个目标块中，原 <code>jmp r9</code> 被替换为 <strong>resolve r9, B, recovery</strong> 或 <strong>resolve r9, C, recovery</strong>，用于验证预测路径是否正确。</li>
<li>若 resolve 失败，则跳转至 recovery 代码；若成功，则继续执行目标代码。</li>
<li>每个目标块还包含 <strong>check-fault recovery</strong> 指令，用于在 speculative 执行期间抑制和延迟异常，直到 resolve 确认路径正确。</li>
</ul>
</li>
<li><strong>recovery code</strong> 位于图底部，用于处理 misprediction：<ul>
<li>包含两条指令：<code>movq r15, xmm0; movq rbx, xmm1</code>，用于恢复被目标块覆盖的寄存器值。</li>
<li>最后一条指令是 <strong>jmp-no-predict r9</strong>，它不参与预测，直接跳转到正确的路径地址，确保恢复后的执行正确性。</li>
</ul>
</li>
<li>控制流箭头显示了从 Block A 到 Block B/C/E/D 的可能路径，以及从 resolve 失败时跳转至 recovery 的路径。</li>
<li>图中标注了各路径的 <strong>branch bias</strong>（如 44%、30%、18%、8%），表明不同目标的执行频率。</li>
<li>整体结构体现了论文的核心思想：<strong>将间接分支的预测点与解析点分离</strong>，允许编译器将分支计算链与目标代码混合调度，从而隐藏分支延迟，提升 in-order 处理器性能。</li>
</ul>
<table>
<thead>
<tr>
<th>组件</th>
<th>功能描述</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>predict-indir-jmp 0x0</strong></td>
<td>新增预测指令，触发前端预测目标地址，自身不进入流水线。</td>
</tr>
<tr>
<td><strong>marker 0x0</strong></td>
<td>插入目标块首部，用于验证预测目标有效性，与 predict 指令的 immediate 匹配。</td>
</tr>
<tr>
<td><strong>resolve r9, B, recovery</strong></td>
<td>验证实际目标是否匹配预测目标，失败则跳转至 recovery。</td>
</tr>
<tr>
<td><strong>check-fault recovery</strong></td>
<td>抑制 speculative 执行期间的异常，延迟至 resolve 后处理。</td>
</tr>
<tr>
<td><strong>jmp-no-predict r9</strong></td>
<td>recovery 末尾指令，不参与预测，确保正确路径跳转。</td>
</tr>
</tbody>
</table>
<ul>
<li>此转换依赖于硬件支持，如 <strong>Decomposed Branch Buffer (DBB)</strong> 用于关联 predict 与 resolve，以及 <strong>fault suppression</strong> 机制。</li>
<li>图中所有新增或修改的指令均用红色框标出，清晰展示 transformation 的改动范围。</li>
</ul>
<h3 id="b-insert-tail-pointer-index-into-corresponding-resolution-instruction">(b) Insert tail pointer index into corresponding resolution instruction.<a class="headerlink" href="#b-insert-tail-pointer-index-into-corresponding-resolution-instruction" title="Permanent link">&para;</a></h3>
<p><img alt="22088a1874d703377a20a1910cb4de03af04c04cdc8001b474bf5ad6ab8b217c.jpg" src="../images/22088a1874d703377a20a1910cb4de03af04c04cdc8001b474bf5ad6ab8b217c.jpg" /></p>
<ul>
<li>图片展示了 <strong>Decomposed Branch Buffer (DBB)</strong> 在前端（Front-End）中的集成与操作流程，具体为“<strong>Insert tail pointer index into corresponding resolution instruction</strong>”阶段。</li>
<li>该图分为上下两个子图，分别对应预测指令（predict instruction）和解析指令（resolve instruction）在流水线中的处理路径。</li>
<li>上半部分（a）描述了预测指令的插入过程：当预测指令被部分解码后，其预测结果（目标地址）被送至 Fetch Unit，同时 <strong>DBB Tail Pointer</strong> 自增，并将预测元数据（如索引、目标地址等）写入 DBB 对应位置。</li>
<li>下半部分（b）描述了解析指令的处理：解析指令从 Fetch Buffer 中被取出时，系统读取当前 <strong>DBB Tail Pointer</strong> 指向的条目，并将其中的索引值注入到解析指令中，以便后续用于更新分支预测器。</li>
<li><strong>关键硬件组件</strong>包括：<ul>
<li><strong>Existing BPU</strong>（Branch Prediction Unit）：负责生成预测结果。</li>
<li><strong>Predictor Table</strong>：存储预测状态和索引。</li>
<li><strong>DBB</strong>（Decomposed Branch Buffer）：一个小型 FIFO 缓冲区，用于关联预测与解析指令。</li>
<li><strong>Fetch Buffer</strong>：暂存待处理指令。</li>
</ul>
</li>
<li><strong>数据流向</strong>：<ul>
<li>PC 和 History 输入至 HASH 单元，生成索引访问 Predictor Table。</li>
<li>预测结果输出至 Fetch Unit，同时元数据写入 DBB。</li>
<li>解析指令携带 DBB 索引进入流水线，用于后续恢复与训练。</li>
</ul>
</li>
<li><strong>设计目的</strong>：确保预测指令与对应的解析指令在运行时能正确关联，即使两者物理位置分离，仍可维持分支预测器的准确训练。</li>
<li><strong>实现机制</strong>：<ul>
<li>使用 <strong>FIFO 结构</strong>维护预测-解析配对。</li>
<li><strong>DBB Tail Pointer</strong> 控制写入位置，确保顺序一致性。</li>
<li>解析指令携带索引回传，用于更新预测表。</li>
</ul>
</li>
<li><strong>性能影响</strong>：DBB 仅需 16 条目（4-bit 索引），占用资源极小，且因 In-Order 处理天然有序，无需复杂同步机制。</li>
</ul>
<table>
<thead>
<tr>
<th>组件</th>
<th>功能</th>
<th>关键输入</th>
<th>关键输出</th>
</tr>
</thead>
<tbody>
<tr>
<td>Existing BPU</td>
<td>生成分支预测</td>
<td>PC, History</td>
<td>Prediction State, Indices</td>
</tr>
<tr>
<td>Predictor Table</td>
<td>存储预测信息</td>
<td>Indices</td>
<td>Target Address</td>
</tr>
<tr>
<td>DBB</td>
<td>关联预测与解析指令</td>
<td>Prediction Metadata</td>
<td>Index for Resolve Instruction</td>
</tr>
<tr>
<td>Fetch Buffer</td>
<td>暂存指令</td>
<td>Predict/Resolve Instruction</td>
<td>To Back-End</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>术语保留</strong>：BPU、DBB、PC、Fetch Unit、Tail Pointer、Predictor Table、Indices、Prediction State。</li>
</ul>
<h3 id="figure-8-the-decomposed-branch-buffer-and-its-operationsthe-area-shaded-in-grey-denotes-existing-hw-structures-and-datacontrol-paths">Figure 8: The Decomposed Branch Buffer and its operations.The area shaded in grey denotes existing HW structures and data/control paths.<a class="headerlink" href="#figure-8-the-decomposed-branch-buffer-and-its-operationsthe-area-shaded-in-grey-denotes-existing-hw-structures-and-datacontrol-paths" title="Permanent link">&para;</a></h3>
<p><img alt="4f4a4d3c1e22a0fb82b039524c9c73ccd6bb50f992dc39893b4a4c9839052a65.jpg" src="../images/4f4a4d3c1e22a0fb82b039524c9c73ccd6bb50f992dc39893b4a4c9839052a65.jpg" /></p>
<ul>
<li>图片展示了 <strong>Decomposed Branch Buffer (DBB)</strong> 在分支预测器更新流程中的作用，属于图 8 的子图 (c)，标题为 “Update BPred after mispredict”。</li>
<li>核心功能是：当 <strong>resolve instruction</strong> 检测到间接分支预测错误时，通过 DBB 索引将正确的路径信息反馈给 <strong>Predictor Table</strong>，从而更新预测器状态。</li>
<li>数据流向清晰：<ul>
<li><strong>Back-End</strong> 发送 <strong>DBB Index</strong> 和 <strong>Correct Path Address</strong> 给 <strong>Resteer Logic</strong>。</li>
<li><strong>Resteer Logic</strong> 将 <strong>DBB Index</strong> 传入 <strong>DBB</strong>，读取对应条目中的元数据（如预测索引、目标地址等）。</li>
<li>利用读取的元数据和实际正确路径，更新 <strong>Predictor Table</strong> 中对应的预测条目。</li>
<li>更新后的预测状态被写入 <strong>New Prediction State</strong>，供后续预测使用。</li>
</ul>
</li>
<li>图中灰色区域表示已存在的硬件结构，如 <strong>HASH</strong>、<strong>History</strong>、<strong>Predictor Table</strong>、<strong>Fetch Unit</strong> 等，表明 DBB 是新增的辅助结构，与现有预测机制协同工作。</li>
<li>关键控制信号包括：<ul>
<li><strong>Write Port</strong> 和 <strong>Read Port</strong> 用于访问 Predictor Table。</li>
<li><strong>Indices</strong> 用于定位 Predictor Table 中的具体条目。</li>
<li><strong>To Fetch Unit</strong> 表示更新后的预测结果会指导前端取指。</li>
</ul>
</li>
<li>DBB 的设计简化了预测器训练逻辑，因为它维护了 predict 和 resolve 指令之间的关联，确保即使两者在代码中分离，也能正确关联训练数据。</li>
</ul>
<table>
<thead>
<tr>
<th>组件</th>
<th>功能</th>
<th>输入</th>
<th>输出</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Back-End</strong></td>
<td>提供分支解析结果</td>
<td>分支执行结果</td>
<td>DBB Index, Correct Path Address</td>
</tr>
<tr>
<td><strong>Resteer Logic</strong></td>
<td>控制重定向和预测器更新</td>
<td>DBB Index, Correct Path Address</td>
<td>DBB Index (to DBB), Resteer Signal (to Fetch Unit)</td>
</tr>
<tr>
<td><strong>DBB</strong></td>
<td>存储预测指令的元数据</td>
<td>DBB Index</td>
<td>预测元数据 (Indices, Target Address)</td>
</tr>
<tr>
<td><strong>Predictor Table</strong></td>
<td>存储和更新分支预测信息</td>
<td>Indices, Predicted Target, Actual Target</td>
<td>New Prediction State</td>
</tr>
<tr>
<td><strong>Fetch Unit</strong></td>
<td>根据预测结果取指</td>
<td>New Prediction State</td>
<td>下一条指令流</td>
</tr>
</tbody>
</table>
<ul>
<li>此机制确保了即使在 <strong>in-order</strong> 处理器上，也能像 <strong>out-of-order</strong> 处理器一样，利用高精度的间接分支预测来提升性能，同时保证预测器能持续学习和改进。</li>
</ul>
<h3 id="figure-9-resteer-sequence-1-resolve-fails-and-two-addresses-are-piped-to-the-fetch-unit-2-the-recovery-code-and-the-3-correct-path-4-the-recovery-code-is-fetched-and-is-terminated-by-a-jmp-5-which-via-a-register-always-points-to-the-correct-path-6">Figure 9: Resteer sequence: (1): resolve fails and two addresses are piped to the fetch-unit: (2) the recovery code and the (3) correct path (4): the recovery code is fetched and is terminated by a jmp (5) which (via a register) always points to the correct path (6).<a class="headerlink" href="#figure-9-resteer-sequence-1-resolve-fails-and-two-addresses-are-piped-to-the-fetch-unit-2-the-recovery-code-and-the-3-correct-path-4-the-recovery-code-is-fetched-and-is-terminated-by-a-jmp-5-which-via-a-register-always-points-to-the-correct-path-6" title="Permanent link">&para;</a></h3>
<p><img alt="ea44409106c06689711960072453ac33b0128da2163c940d047ca5b048527d32.jpg" src="../images/ea44409106c06689711960072453ac33b0128da2163c940d047ca5b048527d32.jpg" /></p>
<ul>
<li>图片展示了 <strong>resolve</strong> 指令失败后，处理器如何执行 <strong>resteer</strong>（重定向）的完整时序流程。</li>
<li>整个过程分为六个关键步骤，按时间轴自上而下展开，涉及 <strong>fetch unit</strong>、<strong>resteer logic</strong> 和 <strong>back end</strong> 的协同操作。</li>
<li><strong>Step 1</strong>: 当 <strong>resolve</strong> 指令检测到预测错误时，它会触发 <strong>resteer</strong> 机制，并向 <strong>fetch unit</strong> 同时提供两个地址：一个是 <strong>recovery code</strong> 的起始地址，另一个是 <strong>correct path</strong> 的目标地址。</li>
<li><strong>Step 2</strong>: <strong>resteer logic</strong> 首先将 <strong>recovery code</strong> 的地址发送给 <strong>fetch unit</strong>，确保处理器能立即开始获取恢复代码。</li>
<li><strong>Step 3</strong>: 紧接着，<strong>resteer logic</strong> 将 <strong>correct path</strong> 的地址（存储在寄存器 r3 中）传递给 <strong>branch prediction unit (BPU)</strong>，为后续跳转做准备。</li>
<li><strong>Step 4</strong>: <strong>fetch unit</strong> 开始获取 <strong>recovery code</strong>。该代码段通常包含修复架构状态的指令，例如恢复被覆盖的寄存器值。</li>
<li><strong>Step 5</strong>: <strong>recovery code</strong> 的末尾是一条 <strong>jmp</strong> 指令，该指令通过寄存器（如 r3）间接跳转到 <strong>correct path</strong>。这条 <strong>jmp</strong> 指令不参与预测，以避免污染预测器状态。</li>
<li><strong>Step 6</strong>: <strong>fetch unit</strong> 获取并执行 <strong>correct path</strong> 上的指令，处理器恢复正常执行流。</li>
</ul>
<table>
<thead>
<tr>
<th>步骤</th>
<th>动作描述</th>
<th>关键组件</th>
<th>目的</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>resolve 失败，触发 resteer</td>
<td>resolve instruction</td>
<td>标记预测错误</td>
</tr>
<tr>
<td>2</td>
<td>提供 recovery code 地址至 fetch unit</td>
<td>resteer logic</td>
<td>快速启动恢复流程</td>
</tr>
<tr>
<td>3</td>
<td>提供 correct path 地址至 BPU</td>
<td>resteer logic</td>
<td>准备最终跳转目标</td>
</tr>
<tr>
<td>4</td>
<td>fetch recovery code</td>
<td>fetch unit</td>
<td>执行状态修复</td>
</tr>
<tr>
<td>5</td>
<td>jmp 指令跳转至 correct path</td>
<td>recovery code, register r3</td>
<td>完成路径切换</td>
</tr>
<tr>
<td>6</td>
<td>fetch &amp; execute correct path</td>
<td>fetch unit, back end</td>
<td>恢复正确执行</td>
</tr>
</tbody>
</table>
<ul>
<li>图中左侧的垂直箭头标示了 <strong>TIME</strong> 流向，强调这是一个严格按序执行的硬件级恢复流程。</li>
<li><strong>RC</strong> 标记出现在多个指令块中，代表 <strong>Recovery Code</strong> 的一部分，表明其贯穿整个恢复阶段。</li>
<li>寄存器 <strong>r3</strong> 在此流程中扮演关键角色，用于临时存储 <strong>correct path</strong> 的地址，确保跳转的准确性。</li>
<li>该设计确保了即使在预测失败的情况下，处理器也能快速、可靠地恢复到正确的执行路径，同时最小化对分支预测器状态的干扰。</li>
</ul>
<h3 id="figure-10-resteer-under-interrupt-1-the-resolve-fails-23-the-recovery-code-and-correct-path-addresses-are-piped-to-the-fetch-unit-4-recovery-code-is-fetched-and-is-terminated-by-5-a-jmp-to-the-correct-path-address-which-was-piped-back-in-3-6-recovery-code-begins-to-proceed-down-the-pipe-but-an-interrupt-occurs-and-the-correct-path-address-a-pending-resteer-is-not-present-in-the-front-end-but-the-jmp-no-predict-instruction-at-the-end-of-the-recovery-code-provides-the-correct-path-address-when-it-completes-in-the-back-end">Figure 10: Resteer under interrupt: (1): the resolve fails (2)(3): the recovery code and correct path addresses are piped to the fetch unit (4): recovery code is fetched and is terminated by (5) a jmp to the correct path address which was piped back in (3) (6): recovery code begins to proceed down the pipe but an interrupt occurs and the correct path address (a pending resteer) is not present in the front-end but the jmp-no-predict instruction at the end of the recovery code provides the correct path address when it completes in the back-end.<a class="headerlink" href="#figure-10-resteer-under-interrupt-1-the-resolve-fails-23-the-recovery-code-and-correct-path-addresses-are-piped-to-the-fetch-unit-4-recovery-code-is-fetched-and-is-terminated-by-5-a-jmp-to-the-correct-path-address-which-was-piped-back-in-3-6-recovery-code-begins-to-proceed-down-the-pipe-but-an-interrupt-occurs-and-the-correct-path-address-a-pending-resteer-is-not-present-in-the-front-end-but-the-jmp-no-predict-instruction-at-the-end-of-the-recovery-code-provides-the-correct-path-address-when-it-completes-in-the-back-end" title="Permanent link">&para;</a></h3>
<p><img alt="561151adc902be8f7727f5943188c923ad4cbc83d78fc576f4e037441b4c025f.jpg" src="../images/561151adc902be8f7727f5943188c923ad4cbc83d78fc576f4e037441b4c025f.jpg" /></p>
<ul>
<li>图片展示的是 <strong>Figure 10: Resteer under interrupt</strong>，描述在发生中断时，系统如何处理间接分支预测失败后的重定向（resteer）流程。</li>
<li>流程从左至右、自上而下展开，共分六个关键步骤，每个步骤对应图中编号区域：<ul>
<li><strong>(1) resolve fails</strong>：resolve 指令检测到预测失败，触发恢复机制。</li>
<li><strong>(2)(3) Resteer RC addr to Front End</strong>：恢复代码（Recovery Code, RC）地址与正确路径地址被管道传送到前端（Fetch Unit）。</li>
<li><strong>(4) Fetch Recovery Code</strong>：前端开始获取恢复代码段，该段包含一系列 undo 操作以恢复寄存器状态。</li>
<li><strong>(5) jmp-no-predict r3</strong>：恢复代码末尾是一条 <strong>jmp-no-predict</strong> 指令，它不参与预测，直接跳转到寄存器 r3 中存储的正确路径地址。</li>
<li><strong>(6) Fetch Correct Path starting at r3</strong>：前端根据 r3 地址开始获取正确的执行路径指令。</li>
</ul>
</li>
<li>在中断场景下，若中断发生在恢复代码执行过程中（如图右侧所示），此时正确路径地址可能尚未到达前端，但 <strong>jmp-no-predict r3</strong> 指令会在后端完成时提供最终目标地址，确保系统能继续执行正确路径。</li>
<li>关键设计点包括：<ul>
<li><strong>恢复代码结构</strong>：包含多个 undo 操作，用于撤销错误路径上的寄存器修改。</li>
<li><strong>jmp-no-predict 指令</strong>：避免预测干扰，确保在异常情况下仍能准确跳转。</li>
<li><strong>中断容忍机制</strong>：即使中断打断恢复流程，系统仍可通过后端完成的 jmp-no-predict 指令恢复执行。</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>步骤</th>
<th>动作描述</th>
<th>关键组件/指令</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>resolve 失败触发恢复</td>
<td>resolve 指令</td>
</tr>
<tr>
<td>(2)(3)</td>
<td>传递恢复代码和正确路径地址</td>
<td>RC 地址、r3 寄存器</td>
</tr>
<tr>
<td>(4)</td>
<td>获取恢复代码</td>
<td>Recovery Code 段</td>
</tr>
<tr>
<td>(5)</td>
<td>执行无预测跳转</td>
<td>jmp-no-predict r3</td>
</tr>
<tr>
<td>(6)</td>
<td>获取并执行正确路径</td>
<td>正确路径起始地址</td>
</tr>
</tbody>
</table>
<ul>
<li>该机制确保了在中断等异常控制流下，系统仍能可靠地恢复到正确执行路径，维持架构语义一致性。</li>
</ul>
<h3 id="304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120jpg">304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120.jpg<a class="headerlink" href="#304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120jpg" title="Permanent link">&para;</a></h3>
<p><img alt="304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120.jpg" src="../images/304f26c330f325a914526c2e2f695b2ae4cf40b52a6c813efc364cebf23e2120.jpg" /></p>
<ul>
<li>图片展示了“<strong>预测点</strong>”（Prediction Point）与“<strong>有效目标</strong>”（Valid Targets: {A, G}）之间的关系，用于说明间接分支预测机制中的一个关键问题。</li>
<li>左侧列（1）为原始代码结构：包含三条指令 <code>r0 = load[a]</code>、<code>r2 = r0 + r1</code> 和 <code>jmp [r2]</code>，其中 <code>jmp [r2]</code> 是间接跳转指令，其目标地址由寄存器 <code>r2</code> 决定。</li>
<li>右侧列（2）为引入 <strong>predict</strong> 指令后的结构：将原 <code>jmp [r2]</code> 替换为 <code>predict</code>，该指令仅用于前端预测，不进入后端执行流水线。</li>
<li>下方两个区块分别展示目标 A 的原始代码和变换后代码：<ul>
<li>原始目标 A 包含四条指令块（A、B、C、D），无特殊处理。</li>
<li>变换后目标 A 中，插入了两条新指令：<code>r2 = r0 + r1</code> 和 <code>resolve r3, A</code>，其中 <code>resolve</code> 指令用于验证预测路径是否正确，并与目标 A 关联。</li>
</ul>
</li>
<li>该图旨在说明：在 naive 实现中，若预测错误（如预测到无效目标 M），则无法 resteer 到正确路径，因为 <code>resolve</code> 指令只存在于有效目标（如 A 或 G）中。</li>
<li>此图是论文 Figure 11 的一部分，用于引出后续提出的“<strong>landing pad</strong>”机制以解决预测错误时的恢复问题。</li>
</ul>
<table>
<thead>
<tr>
<th>位置</th>
<th>内容描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>原始间接跳转代码：<code>load</code> → <code>add</code> → <code>jmp [r2]</code></td>
</tr>
<tr>
<td>(2)</td>
<td>引入 <code>predict</code> 指令替代 <code>jmp</code>，仅用于前端预测</td>
</tr>
<tr>
<td>目标 A（原始）</td>
<td>纯目标代码块 A、B、C、D</td>
</tr>
<tr>
<td>目标 A（变换后）</td>
<td>插入 <code>r2 = r0 + r1</code> 和 <code>resolve r3, A</code>，实现预测验证</td>
</tr>
</tbody>
</table>
<ul>
<li>核心问题：<strong>predict 指令无法保证预测目标有效</strong>，而 resolve 仅存在于合法目标中，导致错误预测时无法恢复。</li>
<li>解决方案将在后续图（Figure 12）中提出，即通过“<strong>marker landing pad</strong>”确保任何预测目标都能被验证或回退。</li>
</ul>
<h3 id="figure-11-a-naive-implementation-of-predict-and-resolve-figure-12-1-invalid-target-address-predicted-and-no-resolve-present-unable-to-resteer-to-the-correct-path-2-marker-landing-pad-introduced-to-ensure-a-valid-indirect-branch-target-is-fetched-3placement-indirect-branch-computation-chain-in-the-shadow-of-the-predict-allows-us-to-resteer-to-correct-path-as-shown-in-4">Figure 11: A naive implementation of predict and resolve. Figure 12: (1) Invalid target address predicted and no resolve present; unable to resteer to the correct path (2) marker “landing pad” introduced to ensure a valid indirect branch target is fetched (3)placement indirect branch computation chain in the shadow of the predict allows us to resteer to correct path as shown in (4).<a class="headerlink" href="#figure-11-a-naive-implementation-of-predict-and-resolve-figure-12-1-invalid-target-address-predicted-and-no-resolve-present-unable-to-resteer-to-the-correct-path-2-marker-landing-pad-introduced-to-ensure-a-valid-indirect-branch-target-is-fetched-3placement-indirect-branch-computation-chain-in-the-shadow-of-the-predict-allows-us-to-resteer-to-correct-path-as-shown-in-4" title="Permanent link">&para;</a></h3>
<p><img alt="fbe49e849b1578c5ed7f43fc60d97d231fda30a0641dba2e4720a51bc7ec742b.jpg" src="../images/fbe49e849b1578c5ed7f43fc60d97d231fda30a0641dba2e4720a51bc7ec742b.jpg" /></p>
<ul>
<li>图片展示了论文中 Figure 12 的核心机制，用于解决 <strong>predict</strong> 和 <strong>resolve</strong> 指令分离后可能出现的 <strong>无效目标地址预测</strong> 问题。</li>
<li>该图分为四个子图，分别对应四种场景或解决方案阶段：<ul>
<li>(1) 原始间接跳转结构：包含 <code>load[a]</code> → <code>jmp r0</code>，目标为 A 或 G。</li>
<li>(2) 引入 marker landing pad：在每个有效目标（A, B, C, D）前插入带立即数 <code>0x0</code> 的 marker 指令，用于验证预测目标的有效性。</li>
<li>(3) 在 predict 指令阴影处放置部分计算链：保留 <code>r2 = r0 + r1</code> 和 <code>jmp r2</code>，确保即使预测失败也能回退到正确路径。</li>
<li>(4) 完整恢复流程：当预测目标 M 无效时，通过检查 marker 失败，触发重定向至 shadow 区域的计算链，最终执行 <code>jmp r2</code> 跳转到正确目标。</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>子图编号</th>
<th>描述内容</th>
<th>关键指令/结构</th>
<th>目的</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>原始间接分支</td>
<td><code>load[a]</code>, <code>jmp r0</code></td>
<td>展示传统间接跳转结构</td>
</tr>
<tr>
<td>(2)</td>
<td>引入 marker landing pad</td>
<td><code>marker 0x0</code>, <code>resolve r3, A</code></td>
<td>验证预测目标是否合法</td>
</tr>
<tr>
<td>(3)</td>
<td>放置计算链于 predict 阴影</td>
<td><code>r2 = r0 + r1</code>, <code>jmp r2</code></td>
<td>提供 fallback 路径以恢复正确执行</td>
</tr>
<tr>
<td>(4)</td>
<td>完整错误恢复流程</td>
<td><code>Fails 0x0 Check</code>, <code>Redirect Fetch</code>, <code>No Predict: Stall Fetch</code></td>
<td>确保在预测失败时仍能正确执行</td>
</tr>
</tbody>
</table>
<ul>
<li>
<p><strong>关键机制</strong>：</p>
<ul>
<li><strong>Predict 指令</strong>：仅用于前端预测，不进入后端执行，携带立即数 <code>0x0</code> 作为标识。</li>
<li><strong>Marker 指令</strong>：位于每个有效目标入口，其立即数需与 predict 指令匹配，否则视为无效目标。</li>
<li><strong>Shadow 区域</strong>：存放原始间接分支计算链，用于在预测失败时恢复正确路径。</li>
<li><strong>Resolve 指令</strong>：位于各目标内部，用于确认预测路径并更新预测器状态。</li>
</ul>
</li>
<li>
<p><strong>错误处理流程</strong>：</p>
<ul>
<li>若预测目标 M 无效（无 marker 或 marker 不匹配），则触发 <strong>Redirect Fetch</strong>，跳转至 shadow 区域。</li>
<li>Shadow 区域重新计算目标地址并执行 <code>jmp r2</code>，确保程序继续在正确路径上运行。</li>
<li>若未预测到任何目标，则进入 <strong>Stall Fetch</strong> 状态，等待计算完成。</li>
</ul>
</li>
<li>
<p><strong>设计优势</strong>：</p>
<ul>
<li><strong>无需额外硬件缓存</strong>：通过 immediate value 匹配实现目标验证，避免复杂缓存管理。</li>
<li><strong>保证正确性</strong>：即使预测失败，仍可通过 shadow 区域恢复到正确路径。</li>
<li><strong>兼容现有架构</strong>：仅需少量前端修改，即可支持 predict-resolve 分离机制。</li>
</ul>
</li>
</ul>
<h3 id="figure-13-1the-top-of-the-ras-points-to-the-shadow-of-the-indirect-call-2-the-ras-incorrectly-points-to-our-placement-of-a-portion-of-the-indirect-branch-computation-chain-in-the-shadow-of-the-predict-3-new-instructions-are-introduced-jump-over-the-indirect-branch-computation-chain-in-the-predict-shadow-4-alternately-a-new-predict-call-instruction-contains-an-immediate-the-offset-from-the-address-of-predict-call-to-the-first-non-indirect-branch-computation-chain-instruction">Figure 13: (1)The top of the RAS points to the shadow of the indirect call (2) The RAS incorrectly points to our placement of a portion of the indirect branch computation chain in the shadow of the predict (3) New instructions are introduced jump over the indirect branch computation chain in the predict shadow (4) Alternately, a new predict-call instruction contains an immediate: the offset from the address of predict-call to the first non indirect branch computation chain instruction.<a class="headerlink" href="#figure-13-1the-top-of-the-ras-points-to-the-shadow-of-the-indirect-call-2-the-ras-incorrectly-points-to-our-placement-of-a-portion-of-the-indirect-branch-computation-chain-in-the-shadow-of-the-predict-3-new-instructions-are-introduced-jump-over-the-indirect-branch-computation-chain-in-the-predict-shadow-4-alternately-a-new-predict-call-instruction-contains-an-immediate-the-offset-from-the-address-of-predict-call-to-the-first-non-indirect-branch-computation-chain-instruction" title="Permanent link">&para;</a></h3>
<p><img alt="601d13dbc52ea32d92a48ab4b6673855eebebb418c538d21f9f523480d512d40.jpg" src="../images/601d13dbc52ea32d92a48ab4b6673855eebebb418c538d21f9f523480d512d40.jpg" /></p>
<ul>
<li>图片展示了在引入 <strong>predict-call</strong> 指令后，如何解决 <strong>Return Address Stack (RAS)</strong> 在间接调用场景下的错误指向问题，共分为四个阶段。</li>
<li>阶段（1）：原始代码中，<code>call [r2]</code> 执行后，<strong>RAS</strong> 将返回地址压栈，该地址指向 <code>call</code> 后的下一条指令（即“shadow”区域），此处包含间接分支目标计算逻辑。若预测失败，恢复代码将从该处开始执行。</li>
<li>阶段（2）：引入 <code>predict-call 0x0</code> 后，其后的“shadow”区域被保留用于恢复路径。但此时 RAS 仍指向该 shadow 区域起始点，导致后续 <code>return</code> 指令会错误跳转至恢复代码而非原定目标。</li>
<li>阶段（3）：为修正此问题，在 shadow 区域开头插入一个条件跳转指令 <code>jpret shadow</code>，并在其后添加 <code>jmp</code> 跳过恢复代码直接到达原函数返回点。该 <code>jmp</code> 由 <code>return</code> 指令触发时预测为“taken”，否则执行恢复逻辑。同时修改 <code>return</code> 更新条件码寄存器以支持下游条件跳转。</li>
<li>阶段（4）：替代方案是设计新指令 <code>predict-call 0x2, 0x0</code>，其中第二个立即数表示从 <code>predict-call</code> 地址到第一个非恢复代码指令的偏移量（如图中 <code>call [r2]</code>）。前端通过加法器计算真实返回地址并压入 RAS，避免了额外跳转开销。</li>
</ul>
<table>
<thead>
<tr>
<th>阶段</th>
<th>关键操作</th>
<th>目标</th>
<th>问题/解决方案</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>原始 <code>call [r2]</code></td>
<td>正常调用与返回</td>
<td>RAS 指向 shadow 区域，无预测机制</td>
</tr>
<tr>
<td>(2)</td>
<td>引入 <code>predict-call 0x0</code></td>
<td>支持预测</td>
<td>RAS 错误指向 shadow，导致 return 跳转错误</td>
</tr>
<tr>
<td>(3)</td>
<td>插入 <code>jpret shadow</code> + 条件 <code>jmp</code></td>
<td>修复返回路径</td>
<td>通过条件跳转绕过恢复代码，依赖条件码更新</td>
</tr>
<tr>
<td>(4)</td>
<td>使用 <code>predict-call 0x2, 0x0</code></td>
<td>硬件级优化</td>
<td>前端计算正确返回地址，无需额外跳转</td>
</tr>
</tbody>
</table>
<ul>
<li>核心挑战在于：<strong>predict-call</strong> 的引入改变了控制流结构，使传统 RAS 机制无法自动适配新的返回点。</li>
<li>解决方案本质是两种：软件层面插入跳转指令（阶段3），或硬件层面扩展指令语义（阶段4）。</li>
<li><strong>阶段4</strong> 更优，因其减少动态指令开销、提升效率，且仅需前端增加简单加法器逻辑，符合现代可变长指令集架构的设计惯性。</li>
</ul>
<h3 id="table-1-machine-configuration-parameters">Table 1: Machine Configuration Parameters.<a class="headerlink" href="#table-1-machine-configuration-parameters" title="Permanent link">&para;</a></h3>
<p><img alt="c143aa085e023b8db8561ffee4047e2f1d640ed79fb9c70b976581f09a96b95f.jpg" src="../images/c143aa085e023b8db8561ffee4047e2f1d640ed79fb9c70b976581f09a96b95f.jpg" /></p>
<ul>
<li>该表格详细列出了用于评估“Bungee Jumps”技术的模拟处理器配置参数，涵盖从分支预测器到内存系统的多个关键模块。</li>
<li><strong>Bpred</strong> 配置基于 PTLSim 默认设置，采用 GShare 分支预测器，包含 24 KB 的 3-table 方向预测器、4K 条目 BTB、16 条目 RAS，以及针对间接分支的 16 地址 VPC 和 10 周期误预测惩罚。</li>
<li><strong>Front-End</strong> 为 5 级流水线，支持实验性可变 2/4 宽度的取指/译码/分发单元，并配备 32 条目 FetchBuffer。</li>
<li><strong>Execution Ports</strong> 同样支持实验性可变 2/4 宽度，提供灵活的执行资源分配。</li>
<li><strong>Functional Units</strong> 包含 2 个 LD/ST 单元、2 个 INT/SIMD-Permute 单元、2 个 128-bit SIMD/FP 单元，以及 1 个周期旁路单元。</li>
<li><strong>L1 Caches</strong> 为 8 路组相联 32 KB L1 数据缓存和 4 路组相联 32 KB L1 指令缓存，均为 64 字节行大小，4 周期延迟。</li>
<li><strong>L2 Cache</strong> 为 16 路组相联 256KB 统一缓存，12 周期延迟。</li>
<li><strong>L3 Cache</strong> 为 32 路组相联 4MB LLC，25 周期延迟。</li>
<li><strong>MSHR</strong> 包含 32 条目 Miss Buffer 和 32 条目 Load Fill Request Queue，用于处理未命中请求。</li>
<li><strong>Memory</strong> 访问延迟固定为 140 周期。</li>
</ul>
<table>
<thead>
<tr>
<th>结构</th>
<th>配置参数</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bpred</td>
<td>PTLSim 默认: GShare, 24 KB 3-table 方向预测器, 4K-entry BTB, 16-entry RAS, indirect: 16 addr VPC, 10-cycle mispred penalty</td>
</tr>
<tr>
<td>Front-End</td>
<td>5 stages, 实验性可变 2/4 wide Fetch/Decode/Dispatch, 32-entry FetchBuffer</td>
</tr>
<tr>
<td>Execution Ports</td>
<td>实验性可变 2/4 wide</td>
</tr>
<tr>
<td>Functional Units</td>
<td>2 LD/ST, 2 INT/SIMD-Permute, 2 128-bit SIMD/FP, 1-cycle bypass</td>
</tr>
<tr>
<td>L1 Caches</td>
<td>8-way 32 KB L1-D$, 4-way 32 KB L1-I$, 64B lines, 4-cycle latency</td>
</tr>
<tr>
<td>L2 Cache</td>
<td>16-way 256KB Unified, 12-cycle latency</td>
</tr>
<tr>
<td>L3 Cache</td>
<td>32-way 4MB LLC, 25-cycle latency</td>
</tr>
<tr>
<td>MSHR</td>
<td>32-entry Miss Buffer, 32-entry Load Fill Request Queue</td>
</tr>
<tr>
<td>Memory</td>
<td>140-cycle latency</td>
</tr>
</tbody>
</table>
<ul>
<li>所有配置均围绕 <strong>in-order</strong> 处理器设计，旨在评估在不同宽度（2-wide 和 4-wide）下，通过分离间接分支预测与解析点所带来的性能提升。</li>
<li>关键参数如 <strong>VPC</strong> 和 <strong>BTB</strong> 的大小直接影响间接分支预测精度，而 <strong>FetchBuffer</strong> 和 <strong>Execution Ports</strong> 的宽度则决定了指令级并行度（ILP）的潜力。</li>
<li>内存子系统（L1/L2/L3 缓存及主存延迟）的配置反映了现代处理器的典型层次结构，确保模拟结果具有现实意义。</li>
</ul>
<h3 id="80853040figure-14-speedup-on-2-wide-and-4-wide-configs">808530%40%Figure 14: Speedup on 2-wide and 4-wide Configs.<a class="headerlink" href="#80853040figure-14-speedup-on-2-wide-and-4-wide-configs" title="Permanent link">&para;</a></h3>
<p><img alt="15f3cc9ebca56894fa7583b447fdcbf364f5fb3e22368bb530b0b2e4af284ec8.jpg" src="../images/15f3cc9ebca56894fa7583b447fdcbf364f5fb3e22368bb530b0b2e4af284ec8.jpg" /></p>
<ul>
<li>图片 15f3cc9ebca56894fa7583b447fdcbf364f5fb3e22368bb530b0b2e4af284ec8.jpg 是论文 Figure 14，标题为 “Speedup on 2-wide and 4-wide Configs.”，展示在 2-wide 和 4-wide 配置下，Bungee Jumps 技术对 SPEC、PHP 和 Python 基准测试的加速效果。</li>
<li>图表分为三个子图：(a) SPEC Speedup, (b) PHP Speedup, (c) Python Speedup，每个子图均以柱状图形式呈现不同基准程序在两种配置下的性能提升百分比。</li>
<li><strong>颜色编码</strong>：深蓝色代表 2-wide 配置，绿色代表 4-wide 配置。所有图表 Y 轴均为 Speedup（%），X 轴为各基准程序名称。</li>
<li>在 SPEC 套件中，<strong>richards</strong> 表现最突出，在 4-wide 配置下加速达 <strong>28%</strong>，2-wide 下也接近 25%；而 <strong>gcc95</strong>、<strong>m88ksim</strong> 等程序加速较低，约在 5%-10% 区间。</li>
<li>PHP 基准中，<strong>specnorm</strong> 在 4-wide 下获得最高加速 <strong>45%</strong>，其次是 <strong>mandelbrot</strong> 和 <strong>knuke</strong>，均超过 30%；<strong>run</strong> 和 <strong>revcomp</strong> 加速最低，不足 5%。</li>
<li>Python 基准中，<strong>regexdna</strong> 在 4-wide 下加速高达 <strong>22%</strong>，<strong>richards</strong> 和 <strong>spenorm</strong> 也表现优异，均超 15%；<strong>revcomp</strong> 和 <strong>raytrace</strong> 加速较弱，低于 5%。</li>
<li>所有子图末尾均包含 <strong>Geomean</strong> 栏，汇总几何平均加速：<ul>
<li>SPEC: 2-wide 为 <strong>9%</strong>，4-wide 为 <strong>11%</strong></li>
<li>PHP: 2-wide 为 <strong>22%</strong>，4-wide 为 <strong>24%</strong></li>
<li>Python: 2-wide 为 <strong>12%</strong>，4-wide 为 <strong>14%</strong></li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>基准套件</th>
<th>配置</th>
<th>Geomean Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPEC</td>
<td>2-wide</td>
<td>9%</td>
</tr>
<tr>
<td></td>
<td>4-wide</td>
<td>11%</td>
</tr>
<tr>
<td>PHP</td>
<td>2-wide</td>
<td>22%</td>
</tr>
<tr>
<td></td>
<td>4-wide</td>
<td>24%</td>
</tr>
<tr>
<td>Python</td>
<td>2-wide</td>
<td>12%</td>
</tr>
<tr>
<td></td>
<td>4-wide</td>
<td>14%</td>
</tr>
</tbody>
</table>
<ul>
<li>总体趋势显示，<strong>4-wide 配置普遍优于 2-wide</strong>，尤其在间接分支密集型程序中（如 richards、specnorm）优势显著。</li>
<li>加速效果与程序特性强相关：间接分支频率高、预测性好但偏斜度低的程序（如 sjeng、regexdna）受益最大；而偏斜度高或预测性差的程序（如 revcomp、eon）加速有限。</li>
<li>该图直观验证了论文核心主张：通过分离预测点与解析点，<strong>Bungee Jumps 技术能有效提升 In-order 处理器在间接分支密集场景下的性能</strong>，且在更宽发射宽度下收益更明显。</li>
</ul>
<h3 id="spec-data-ordered-by-speedup-php-data-ordered-by-speedup">SPEC Data: Ordered By Speedup PHP Data: Ordered By Speedup<a class="headerlink" href="#spec-data-ordered-by-speedup-php-data-ordered-by-speedup" title="Permanent link">&para;</a></h3>
<p><img alt="80db9fe73e7b1903cae2b6bddaea62163d48982ed6d8baef5a6ca91d088fd96c.jpg" src="../images/80db9fe73e7b1903cae2b6bddaea62163d48982ed6d8baef5a6ca91d088fd96c.jpg" /></p>
<ul>
<li>图片展示了 <strong>SPEC Data: Ordered By Speedup</strong> 的详细性能指标表格，用于评估论文中提出的“Bungee Jumps”技术在不同基准程序上的效果。</li>
<li>表格按 <strong>速度提升（Speedup）从高到低排序</strong>，共包含18个SPEC基准程序，涵盖SPEC2006、SPEC2000和SPEC95。</li>
<li>每行代表一个基准程序，列标题包括：<ul>
<li><strong>Name</strong>: 基准程序名称</li>
<li><strong>PDS</strong>: 动态指令流中间接分支所占百分比（%）</li>
<li><strong>WAB</strong>: 加权平均间接分支偏置（Weighted Average Branch Bias）</li>
<li><strong>MPKI</strong>: 每千条指令的间接分支错误预测次数（Mispredictions Per Kilo Instructions）</li>
<li><strong>PSB</strong>: 被转换的静态间接分支百分比（%）</li>
<li><strong>PTC</strong>: 被转换的间接分支目标百分比（%）</li>
<li><strong>PDC</strong>: 被转换的动态间接分支百分比（%）</li>
<li><strong>WAT</strong>: 加权平均间接分支目标数量（Weighted Average Number of Targets）</li>
<li><strong>PCI</strong>: 静态代码大小增长百分比（%）</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>Name</th>
<th>PDS</th>
<th>WAB</th>
<th>MPKI</th>
<th>PSB</th>
<th>PTC</th>
<th>PDC</th>
<th>WAT</th>
<th>PCI</th>
</tr>
</thead>
<tbody>
<tr>
<td>richards</td>
<td>4.0</td>
<td>41</td>
<td>7.6</td>
<td>8</td>
<td>13</td>
<td>99</td>
<td>3</td>
<td>1.1</td>
</tr>
<tr>
<td>perl2k6</td>
<td>1.5</td>
<td>55</td>
<td>1.8</td>
<td>10</td>
<td>4</td>
<td>85</td>
<td>70</td>
<td>1.3</td>
</tr>
<tr>
<td>perl95</td>
<td>1.4</td>
<td>51</td>
<td>0.2</td>
<td>10</td>
<td>9</td>
<td>84</td>
<td>70</td>
<td>1.0</td>
</tr>
<tr>
<td>gap</td>
<td>1.5</td>
<td>76</td>
<td>0.1</td>
<td>43</td>
<td>76</td>
<td>86</td>
<td>7</td>
<td>9.7</td>
</tr>
<tr>
<td>perl2k</td>
<td>1.2</td>
<td>52</td>
<td>1.0</td>
<td>30</td>
<td>68</td>
<td>98</td>
<td>47</td>
<td>2.9</td>
</tr>
<tr>
<td>eon</td>
<td>1.4</td>
<td>74</td>
<td>0.1</td>
<td>17</td>
<td>15</td>
<td>58</td>
<td>3</td>
<td>1.0</td>
</tr>
<tr>
<td>omnetpp</td>
<td>1.3</td>
<td>91</td>
<td>0.5</td>
<td>13</td>
<td>19</td>
<td>26</td>
<td>3</td>
<td>1.1</td>
</tr>
<tr>
<td>povray</td>
<td>1.0</td>
<td>64</td>
<td>0.3</td>
<td>29</td>
<td>42</td>
<td>98</td>
<td>6</td>
<td>1.2</td>
</tr>
<tr>
<td>xalanc</td>
<td>1.0</td>
<td>88</td>
<td>0.1</td>
<td>3</td>
<td>10</td>
<td>31</td>
<td>3</td>
<td>1.2</td>
</tr>
<tr>
<td>sjeng</td>
<td>1.1</td>
<td>43</td>
<td>1.0</td>
<td>28</td>
<td>98</td>
<td>98</td>
<td>8</td>
<td>1.7</td>
</tr>
<tr>
<td>h264ref</td>
<td>1.0</td>
<td>86</td>
<td>0.1</td>
<td>36</td>
<td>42</td>
<td>81</td>
<td>2</td>
<td>2.5</td>
</tr>
<tr>
<td>li</td>
<td>1.0</td>
<td>80</td>
<td>0.9</td>
<td>26</td>
<td>70</td>
<td>72</td>
<td>5</td>
<td>1.2</td>
</tr>
<tr>
<td>gcc95</td>
<td>0.8</td>
<td>63</td>
<td>1.1</td>
<td>36</td>
<td>74</td>
<td>83</td>
<td>16</td>
<td>1.8</td>
</tr>
<tr>
<td>gcc2k6</td>
<td>0.6</td>
<td>53</td>
<td>0.4</td>
<td>38</td>
<td>63</td>
<td>90</td>
<td>8</td>
<td>2.8</td>
</tr>
<tr>
<td>gcc2k</td>
<td>0.4</td>
<td>57</td>
<td>0.4</td>
<td>48</td>
<td>40</td>
<td>93</td>
<td>8</td>
<td>4.1</td>
</tr>
<tr>
<td>m88ksim</td>
<td>0.4</td>
<td>57</td>
<td>0.4</td>
<td>13</td>
<td>43</td>
<td>43</td>
<td>9</td>
<td>1.0</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>richards</strong> 以 <strong>4.0% PDS</strong> 和 <strong>99% PDC</strong> 居首，表明其间接分支密集且高度可转换，是该技术最受益的程序。</li>
<li><strong>gap</strong> 的 <strong>PCI高达9.7%</strong>，说明其代码膨胀显著，可能因大量目标需复制分支计算链所致。</li>
<li><strong>sjeng</strong> 虽然 <strong>MPKI=1.0</strong> 较高，但 <strong>PDC=98%</strong>，显示其虽预测不准但转换覆盖率极高，仍能获得良好加速。</li>
<li><strong>eon</strong> 的 <strong>WAB=74</strong> 较高，导致其 <strong>PDC仅58%</strong>，说明高偏置分支较少被选中转换，符合论文中“仅转换预测性高于偏置的分支”的策略。</li>
<li><strong>gcc2k</strong> 和 <strong>gcc2k6</strong> 的 <strong>PCI分别为4.1%和2.8%</strong>，反映GCC系列程序在转换后代码膨胀较明显，但仍保持较高PDC（93%和90%）。</li>
<li>整体来看，<strong>PDS与速度提升正相关</strong>，但非绝对；<strong>PDC是更直接的性能驱动因素</strong>，如 <strong>perl2k (PDC=98%)</strong> 和 <strong>sjeng (PDC=98%)</strong> 均表现优异。</li>
<li><strong>PCI普遍较低（多数\&lt;3%）</strong>，验证了论文所述“最小化代码膨胀”的设计目标，仅 <strong>gap</strong> 和 <strong>gcc2k</strong> 超过4%。</li>
</ul>
<h3 id="python-data-ordered-by-speedup">Python Data: Ordered By Speedup<a class="headerlink" href="#python-data-ordered-by-speedup" title="Permanent link">&para;</a></h3>
<p><img alt="1dae9b0db69e91ad8d504f47b6728af5a6718232c5b8750b17204f8d8d81ddfb.jpg" src="../images/1dae9b0db69e91ad8d504f47b6728af5a6718232c5b8750b17204f8d8d81ddfb.jpg" /></p>
<ul>
<li>图片标题为 <strong>“Python Data: Ordered By Speedup”</strong>，表明该表格数据是针对 Python 基准测试程序，按性能加速比（Speedup）排序。</li>
<li>表格包含 10 个 Python 基准程序，从上到下按加速效果递减排列，最上方的 <strong>fasta</strong> 加速效果最佳，最下方的 <strong>run</strong> 加速效果最弱。</li>
<li>表格列名及其含义如下：<ul>
<li><strong>Name</strong>: 基准程序名称。</li>
<li><strong>PDS</strong>: 动态指令流中间接分支所占百分比（% Dynamic Instruction Stream is Indirect Branches）。</li>
<li><strong>WAB</strong>: 间接分支偏置加权平均值（Indirect Branch Bias Weighted Average）。</li>
<li><strong>MPKI</strong>: 每千条指令中的间接分支错误预测次数（Indirect Branch Mispredictions Per Kilo Instructions）。</li>
<li><strong>PSB</strong>: 被转换的静态间接分支百分比（% of Static Indirect Branches Converted）。</li>
<li><strong>PTC</strong>: 被转换的间接分支目标百分比（% of Indirect Branch Targets Converted）。</li>
<li><strong>PDC</strong>: 被转换的动态间接分支百分比（% of Dynamic Indirect Branches Converted）。</li>
<li><strong>WAT</strong>: 间接分支目标数加权平均值（Weighted Average Number of Indirect Branch Targets）。</li>
<li><strong>PCI</strong>: 静态代码尺寸增长百分比（% Increase in Static Code Size）。</li>
</ul>
</li>
</ul>
<table>
<thead>
<tr>
<th>Name</th>
<th>PDS</th>
<th>WAB</th>
<th>MPKI</th>
<th>PSB</th>
<th>PTC</th>
<th>PDC</th>
<th>WAT</th>
<th>PCI</th>
</tr>
</thead>
<tbody>
<tr>
<td>fasta</td>
<td>1.8</td>
<td>29</td>
<td>0.9</td>
<td>11</td>
<td>52</td>
<td>83</td>
<td>49</td>
<td>0.8</td>
</tr>
<tr>
<td>specnorm</td>
<td>1.4</td>
<td>18</td>
<td>3.9</td>
<td>10</td>
<td>50</td>
<td>91</td>
<td>40</td>
<td>0.6</td>
</tr>
<tr>
<td>fastardx</td>
<td>1.8</td>
<td>29</td>
<td>2.3</td>
<td>13</td>
<td>63</td>
<td>82</td>
<td>50</td>
<td>0.8</td>
</tr>
<tr>
<td>nbody</td>
<td>2.0</td>
<td>53</td>
<td>4.2</td>
<td>14</td>
<td>49</td>
<td>61</td>
<td>32</td>
<td>0.8</td>
</tr>
<tr>
<td>fannkuch</td>
<td>2.0</td>
<td>46</td>
<td>4.9</td>
<td>13</td>
<td>48</td>
<td>69</td>
<td>21</td>
<td>0.7</td>
</tr>
<tr>
<td>bench</td>
<td>2.0</td>
<td>27</td>
<td>5.6</td>
<td>15</td>
<td>65</td>
<td>93</td>
<td>98</td>
<td>1.4</td>
</tr>
<tr>
<td>regexdna</td>
<td>1.2</td>
<td>60</td>
<td>0.2</td>
<td>12</td>
<td>46</td>
<td>98</td>
<td>10</td>
<td>0.7</td>
</tr>
<tr>
<td>mbrot</td>
<td>2.5</td>
<td>21</td>
<td>12</td>
<td>13</td>
<td>41</td>
<td>98</td>
<td>35</td>
<td>0.6</td>
</tr>
<tr>
<td>btree</td>
<td>1.0</td>
<td>50</td>
<td>0.8</td>
<td>10</td>
<td>26</td>
<td>64</td>
<td>26</td>
<td>0.7</td>
</tr>
<tr>
<td>knuke</td>
<td>1.4</td>
<td>40</td>
<td>3.1</td>
<td>14</td>
<td>63</td>
<td>69</td>
<td>49</td>
<td>1.0</td>
</tr>
<tr>
<td>revcomp</td>
<td>0.7</td>
<td>56</td>
<td>0.9</td>
<td>12</td>
<td>34</td>
<td>77</td>
<td>9</td>
<td>0.5</td>
</tr>
<tr>
<td>run</td>
<td>0.6</td>
<td>49</td>
<td>1.4</td>
<td>19</td>
<td>63</td>
<td>62</td>
<td>90</td>
<td>1.0</td>
</tr>
</tbody>
</table>
<ul>
<li><strong>关键观察</strong>：<ul>
<li><strong>fasta</strong> 和 <strong>specnorm</strong> 的 MPKI 较低（分别为 0.9 和 3.9），意味着预测准确率高，因此转化后收益显著。</li>
<li><strong>mbrot</strong> 虽然 PDS 最高（2.5%），但 MPKI 高达 12，导致其加速效果不佳，说明<strong>高错误预测率会抵消转化带来的性能增益</strong>。</li>
<li><strong>bench</strong> 和 <strong>regexdna</strong> 的 PDC 接近 98%，说明几乎全部动态间接分支都被成功转化，但 <strong>bench</strong> 因 MPKI 高（5.6）而排名靠后，<strong>regexdna</strong> 则因 MPKI 极低（0.2）而表现优异。</li>
<li><strong>PCI</strong>（代码尺寸增长）普遍控制在 1.4% 以内，说明该技术对代码膨胀影响极小，符合论文中“最小化静态代码增长”的设计目标。</li>
<li><strong>WAT</strong>（目标数加权平均）与加速效果无直接正相关，例如 <strong>bench</strong> 的 WAT 高达 98，但加速效果仍较好，说明<strong>目标数量多并不必然阻碍转化有效性</strong>。</li>
</ul>
</li>
</ul>
<h3 id="511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554jpg">511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554.jpg<a class="headerlink" href="#511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554jpg" title="Permanent link">&para;</a></h3>
<p><img alt="511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554.jpg" src="../images/511d4138b2d0b78b22751b5e2497d0772da4fd5cd50b2d4d5e60045a4bba2554.jpg" /></p>
<ul>
<li>该图片为一张数据表格，标题为“Table 2: Important Transformation Metrics”，用于展示论文中所提出的“Bungee Jumps”技术在不同SPEC基准测试程序上的关键性能指标。</li>
<li>表格包含15行（含表头）和9列，每一行代表一个具体的基准测试程序，每一列代表一个特定的度量指标。</li>
<li>所有数据均按<strong>速度提升（Speedup）从高到低排序</strong>，反映了该技术在不同程序上的优化效果差异。</li>
<li>关键指标及其含义如下：<ul>
<li><strong>PDS</strong>: % Dynamic Instruction Stream is Indirect Branches — 动态指令流中间接分支所占百分比。</li>
<li><strong>WAB</strong>: Indirect Branch Bias Weighted Average — 间接分支偏置的加权平均值。</li>
<li><strong>MPKI</strong>: Indirect Branch Mispredictions Per Kilo Instructions — 每千条指令中的间接分支错误预测次数。</li>
<li><strong>PSB</strong>: % of Static Indirect Branches Converted — 被转换的静态间接分支百分比。</li>
<li><strong>PTC</strong>: % of Indirect Branch Targets Converted — 被转换的间接分支目标百分比。</li>
<li><strong>PDC</strong>: % of Dynamic Indirect Branches Converted — 被转换的动态间接分支百分比。</li>
<li><strong>WAT</strong>: Weighted Average Number of Indirect Branch Targets — 间接分支目标数的加权平均值。</li>
<li><strong>PCI</strong>: % Increase in Static Code Size — 静态代码尺寸增加百分比。</li>
</ul>
</li>
</ul>
<p>以下是该表格的具体数据：</p>
<table>
<thead>
<tr>
<th>Name</th>
<th>PDS</th>
<th>WAB</th>
<th>MPKI</th>
<th>PSB</th>
<th>PTC</th>
<th>PDC</th>
<th>WAT</th>
<th>PCI</th>
</tr>
</thead>
<tbody>
<tr>
<td>regexdna</td>
<td>2.7</td>
<td>72</td>
<td>3.0</td>
<td>30</td>
<td>61</td>
<td>89</td>
<td>3</td>
<td>3.5</td>
</tr>
<tr>
<td>meteor</td>
<td>2.2</td>
<td>76</td>
<td>0.2</td>
<td>25</td>
<td>59</td>
<td>74</td>
<td>13</td>
<td>3.6</td>
</tr>
<tr>
<td>nbody</td>
<td>2.3</td>
<td>71</td>
<td>1.9</td>
<td>25</td>
<td>60</td>
<td>61</td>
<td>14</td>
<td>2.6</td>
</tr>
<tr>
<td>mbrot</td>
<td>2.3</td>
<td>68</td>
<td>1.8</td>
<td>24</td>
<td>56</td>
<td>75</td>
<td>16</td>
<td>3.5</td>
</tr>
<tr>
<td>richards</td>
<td>1.5</td>
<td>71</td>
<td>1.2</td>
<td>24</td>
<td>56</td>
<td>68</td>
<td>14</td>
<td>2.9</td>
</tr>
<tr>
<td>raytrace</td>
<td>1.4</td>
<td>73</td>
<td>1.2</td>
<td>26</td>
<td>60</td>
<td>79</td>
<td>10</td>
<td>3.5</td>
</tr>
<tr>
<td>fasta</td>
<td>1.7</td>
<td>72</td>
<td>0.3</td>
<td>25</td>
<td>59</td>
<td>53</td>
<td>10</td>
<td>3.5</td>
</tr>
<tr>
<td>specnorm</td>
<td>1.8</td>
<td>64</td>
<td>0.5</td>
<td>25</td>
<td>61</td>
<td>63</td>
<td>12</td>
<td>1.8</td>
</tr>
<tr>
<td>queens</td>
<td>1.6</td>
<td>71</td>
<td>0.3</td>
<td>26</td>
<td>60</td>
<td>79</td>
<td>12</td>
<td>2.7</td>
</tr>
<tr>
<td>btree</td>
<td>1.9</td>
<td>71</td>
<td>1.0</td>
<td>26</td>
<td>60</td>
<td>64</td>
<td>15</td>
<td>3.6</td>
</tr>
<tr>
<td>knuke</td>
<td>2.1</td>
<td>87</td>
<td>0.2</td>
<td>23</td>
<td>55</td>
<td>38</td>
<td>10</td>
<td>3.4</td>
</tr>
<tr>
<td>float</td>
<td>1.6</td>
<td>73</td>
<td>0.4</td>
<td>25</td>
<td>57</td>
<td>63</td>
<td>11</td>
<td>3.8</td>
</tr>
<tr>
<td>fannkuch</td>
<td>1.7</td>
<td>65</td>
<td>1.4</td>
<td>26</td>
<td>61</td>
<td>74</td>
<td>17</td>
<td>3.5</td>
</tr>
<tr>
<td>revcomp</td>
<td>1.0</td>
<td>90</td>
<td>0.1</td>
<td>25</td>
<td>57</td>
<td>37</td>
<td>10</td>
<td>3.7</td>
</tr>
</tbody>
</table>
<ul>
<li>从数据可见，<strong>regexdna</strong>拥有最高的PDS（2.7%），表明其指令流中间接分支占比最大，同时其PDC高达89%，意味着绝大多数动态间接分支被成功转换，这与其在速度提升排名中的高位相符。</li>
<li><strong>meteor</strong>和<strong>knuke</strong>虽然PDS不高，但因其极低的MPKI（分别为0.2和0.2），表明其分支预测非常准确，因此也获得了较高的转换效率（PDC分别为74%和38%）。</li>
<li><strong>specnorm</strong>的PCI仅为1.8%，是所有程序中代码膨胀最小的，说明该技术在某些程序上能以极小的代码尺寸代价获得性能提升。</li>
<li><strong>revcomp</strong>的WAB高达90%，表明其间接分支高度偏向，这导致其PDC较低（仅37%），因为该技术主要针对“可预测但不偏向”的分支，偏向性过高的分支反而不符合转换条件。</li>
<li>整体来看，该表格清晰地展示了“Bungee Jumps”技术在不同程序上的适用性和效果，验证了其通过分离预测点与解析点来提升In-Order处理器性能的有效性。</li>
</ul>
<h3 id="3figure-15-efficiency-percentage-increase-in-issued-in2structions-on-the-4-wide-experimental-lower-is-better">3%Figure 15: Efficiency: Percentage Increase in Issued In2%structions on the 4-wide Experimental (Lower is Better)<a class="headerlink" href="#3figure-15-efficiency-percentage-increase-in-issued-in2structions-on-the-4-wide-experimental-lower-is-better" title="Permanent link">&para;</a></h3>
<p><img alt="1a5a4e88bea6681a4686ad517339e5d084d87853879d87bd395811c0939515db.jpg" src="../images/1a5a4e88bea6681a4686ad517339e5d084d87853879d87bd395811c0939515db.jpg" /></p>
<ul>
<li>图片 1a5a4e88bea6681a4686ad517339e5d084d87853879d87bd395811c0939515db.jpg 展示了 <strong>Figure 15</strong>，标题为“Efficiency: Percentage Increase in Issued Instructions on the 4-wide Experimental (Lower is Better)”，用于衡量在 4-wide 配置下应用 Bungee Jumps 技术后，额外发出指令的百分比增长情况，数值越低代表效率越高。</li>
<li>该图分为三个子图，分别对应 <strong>SPEC</strong>、<strong>PHP</strong> 和 <strong>Python</strong> 基准测试集的效率表现：<ul>
<li><strong>(a) SPEC Efficiency</strong>：横轴列出各 SPEC 基准程序（如 gcc95, li, m88ksim 等），纵轴为“Extra Instrs Issued”百分比。多数程序增长低于 2%，其中 <strong>richards</strong> 显著高于其他，接近 4%；Geomean 为约 1.5%。</li>
<li><strong>(b) PHP Efficiency</strong>：横轴为 PHP 基准程序（如 bench, btree, fannkuch 等）。<strong>fannkuch</strong> 和 <strong>mandelbrot</strong> 较高，约 2%-3%；其余多在 1%-2% 之间；Geomean 约 1.8%。</li>
<li><strong>(c) Python Efficiency</strong>：横轴为 Python 基准程序（如 btree, fannkuch, fasta 等）。<strong>raytrace</strong> 最高，约 3%；<strong>revcomp</strong> 和 <strong>richards</strong> 也较高；Geomean 约 1.2%。</li>
</ul>
</li>
<li>整体趋势显示，Bungee Jumps 技术引入的额外指令开销较小，平均在 <strong>1% 左右</strong>，符合论文中“under 1%”的描述，表明其对 <strong>in-order 处理器效率影响极小</strong>。</li>
<li>关键数据汇总如下：</li>
</ul>
<table>
<thead>
<tr>
<th>Benchmark Suite</th>
<th>Highest Overhead Program</th>
<th>Max Extra Instrs Issued</th>
<th>Geomean Extra Instrs Issued</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPEC</td>
<td>richards</td>
<td>~4%</td>
<td>~1.5%</td>
</tr>
<tr>
<td>PHP</td>
<td>fannkuch / mandelbrot</td>
<td>~3%</td>
<td>~1.8%</td>
</tr>
<tr>
<td>Python</td>
<td>raytrace</td>
<td>~3%</td>
<td>~1.2%</td>
</tr>
</tbody>
</table>
<ul>
<li>所有子图均以蓝色柱状图表示各程序的额外指令比例，背景为白色网格，视觉清晰，便于横向比较不同基准程序间的效率差异。</li>
<li>此图支持论文结论：Bungee Jumps 在提升性能的同时，<strong>保持了 in-order 处理器的高效率</strong>，仅引入微小的指令开销，尤其在 Python 上表现最优。</li>
</ul>
<h3 id="figure-16-improvement-in-4-wide-performance-with-tage-ittage-vs-gshare-vpc">Figure 16: Improvement in 4-wide Performance with TAGE + ITTAGE vs. gshare + VPC<a class="headerlink" href="#figure-16-improvement-in-4-wide-performance-with-tage-ittage-vs-gshare-vpc" title="Permanent link">&para;</a></h3>
<p><img alt="8b69bb62d059248ae9b9e20fd00e51d75b1289189dc51aafca943b7bfeae4ae4.jpg" src="../images/8b69bb62d059248ae9b9e20fd00e51d75b1289189dc51aafca943b7bfeae4ae4.jpg" /></p>
<ul>
<li>图片展示的是 <strong>Figure 16</strong>，标题为“Improvement in 4-wide Performance with TAGE + ITTAGE vs. gshare + VPC”，用于比较不同分支预测器组合对 <strong>4-wide in-order 处理器性能的影响</strong>。</li>
<li>横轴列出多个 SPEC 基准测试程序（如 gcc95、m88ksim、perl5、eon 等），以及一个 <strong>Geomean</strong> 综合指标。</li>
<li>纵轴表示性能提升百分比，范围从 0% 到 4%，刻度间隔为 1%。</li>
<li>所有柱状图均为绿色，代表在采用 <strong>TAGE + ITTAGE 分支预测器组合</strong> 相较于基线 <strong>gshare + VPC</strong> 的性能增益。</li>
<li>多数基准测试的性能提升集中在 <strong>1% 至 2%</strong> 区间，表明新预测器组合带来稳定但非爆炸性的收益。</li>
<li><strong>povray</strong> 表现突出，其性能提升接近 <strong>3.5%</strong>，是所有测试中最高的，说明该程序对间接分支预测精度高度敏感。</li>
<li><strong>Geomean</strong> 显示整体平均性能提升约为 <strong>1.5%</strong>，反映在典型工作负载下，改进型预测器可带来可观但温和的加速。</li>
<li>数据表明，随着分支预测准确率提高（如 TAGE + ITTAGE 相较于 gshare + VPC），本文提出的 <strong>Bungee Jumps 转换技术能进一步放大性能收益</strong>，符合第5.4节所述“每降低1% MPKI，速度提升约0.3%”的趋势。</li>
<li>此图支持论文核心论点：<strong>间接分支预测能力的持续进步，可通过软硬件协同设计（如分离预测与解析点）转化为实际性能优势</strong>，尤其在 in-order 架构中。</li>
</ul>
<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Performance Improvement (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>gcc95</td>
<td>~1.2%</td>
</tr>
<tr>
<td>li</td>
<td>~1.0%</td>
</tr>
<tr>
<td>m88ksim</td>
<td>~1.1%</td>
</tr>
<tr>
<td>perl5</td>
<td>~1.6%</td>
</tr>
<tr>
<td>eon</td>
<td>~1.7%</td>
</tr>
<tr>
<td>gap</td>
<td>~1.3%</td>
</tr>
<tr>
<td>gcc2k</td>
<td>~1.5%</td>
</tr>
<tr>
<td>perl2k</td>
<td>~1.4%</td>
</tr>
<tr>
<td>gcc2k6</td>
<td>~1.3%</td>
</tr>
<tr>
<td>h264ref</td>
<td>~1.1%</td>
</tr>
<tr>
<td>omnetpp</td>
<td>~1.0%</td>
</tr>
<tr>
<td>perl2k6</td>
<td>~1.2%</td>
</tr>
<tr>
<td>povray</td>
<td><strong>~3.5%</strong></td>
</tr>
<tr>
<td>povray</td>
<td>~1.2%</td>
</tr>
<tr>
<td>sjeng</td>
<td>~1.6%</td>
</tr>
<tr>
<td>xalanc</td>
<td>~1.5%</td>
</tr>
<tr>
<td>richards</td>
<td>~2.0%</td>
</tr>
<tr>
<td>Geomean</td>
<td><strong>~1.5%</strong></td>
</tr>
</tbody>
</table>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8z"/></svg>
  回到页面顶部
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    
      
      
      <script id="__config" type="application/json">{"annotate": null, "base": "../../..", "features": ["navigation.sections", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy"], "search": "../../../assets/javascripts/workers/search.7a47a382.min.js", "tags": null, "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}, "version": null}</script>
    
    
      <script src="../../../assets/javascripts/bundle.e71a0d61.min.js"></script>
      
        <script src="../../../javascripts/switcher.js"></script>
      
        <script src="../../../javascripts/smart_back.js"></script>
      
    
  </body>
</html>