vendor_name = ModelSim
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.qip
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/SoC.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_irq_mapper.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_002.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_006.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_002.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_006.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_002.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router_002.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_id_router.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router_001.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_addr_router.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_slave_translator.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_customins_master_translator.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Custom_Instruction.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/CRC_Component.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sdram.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.ocp
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.sdc
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_rf_ram_a.mif
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_rf_ram_b.mif
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_cpu_test_bench.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_led_out.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart_input_mutex.dat
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart_input_stream.dat
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_jtag_uart_output_stream.dat
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_sysid.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_timer.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/SoC/synthesis/submodules/SoC_pll.v
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/TopLevel.bdf
source_file = 1, C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab2/db/TopLevel.cbx.xml
design_name = TopLevel
instance = comp, \LED[7]~output\, LED[7]~output, TopLevel, 1
instance = comp, \LED[6]~output\, LED[6]~output, TopLevel, 1
instance = comp, \LED[5]~output\, LED[5]~output, TopLevel, 1
instance = comp, \LED[4]~output\, LED[4]~output, TopLevel, 1
instance = comp, \LED[3]~output\, LED[3]~output, TopLevel, 1
instance = comp, \LED[2]~output\, LED[2]~output, TopLevel, 1
instance = comp, \LED[1]~output\, LED[1]~output, TopLevel, 1
instance = comp, \LED[0]~output\, LED[0]~output, TopLevel, 1
instance = comp, \INPUT_CLOCK~input\, INPUT_CLOCK~input, TopLevel, 1
