//
// Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
//
// On Tue Jul 29 14:28:06 +04 2025
//
//
// Ports:
// Name                         I/O  size props
// fn_logic                       O    64
// fn_logic_op1                   I    64
// fn_logic_op2                   I    64
// fn_logic_fn                    I     4
// fn_logic_op1_xor_op2           I    64
//
// Combinational paths from inputs to outputs:
//   (fn_logic_op1, fn_logic_op2, fn_logic_fn, fn_logic_op1_xor_op2) -> fn_logic
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_fn_logic(fn_logic_op1,
		       fn_logic_op2,
		       fn_logic_fn,
		       fn_logic_op1_xor_op2,
		       fn_logic);
  // value method fn_logic
  input  [63 : 0] fn_logic_op1;
  input  [63 : 0] fn_logic_op2;
  input  [3 : 0] fn_logic_fn;
  input  [63 : 0] fn_logic_op1_xor_op2;
  output [63 : 0] fn_logic;

  // signals for module outputs
  reg [63 : 0] fn_logic;

  // value method fn_logic
  always@(fn_logic_fn or fn_logic_op1_xor_op2 or fn_logic_op1 or fn_logic_op2)
  begin
    case (fn_logic_fn)
      4'd6: fn_logic = fn_logic_op1 | fn_logic_op2;
      4'd7: fn_logic = fn_logic_op1 & fn_logic_op2;
      default: fn_logic = fn_logic_op1_xor_op2;
    endcase
  end
endmodule  // module_fn_logic

