In this branch, you are suppose to add the Verilog along with their questions or project problem statement with properly comments.
