# James's logbook

## 16/11
  - Created ALU.sv
  - Created regfile.sv for lab4
  
## 22/11
  - Helped Noam with control unit
    
## 23/11
  - Debugging with team during lab session
    
## 28/11
  - Created the f1_asm.sv file for single cycle testing
    
## 29/11
  - Worked with Kevin to design two way associative cache for the next stage
  - Corrected the following files for the single-cycle design
     - mux.sv
     - alu.sv
     - data_mem.sv
     - top.sv
  - Created the new top.sv file for the single cycle design
   
## 30/11
  - Debugged the control unit with Noam (unfinished)
  - Pulled out muxes out of the .sv files sor better implementation and readability for single-cycle design
    
## 06-10/12 
- Working on the direct mapped cache design

## 11/12 
- New design for cache
- Team debugging of cache
- Implementation

## 13-14/12
- Personal statement written + cache.md written with Noam

## 15/12
- LRU implemted in 2 way cache
- Personal statement completed

  

