{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561148292969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561148292971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 21 17:18:12 2019 " "Processing started: Fri Jun 21 17:18:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561148292971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148292971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148292971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561148293253 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561148293253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module_of_print_sprite/printSprite.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module_of_print_sprite/printSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 printSprite " "Found entity 1: printSprite" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memorySprites.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorySprites " "Found entity 1: memorySprites" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element printRGB.v(1) " "Verilog HDL Declaration information at printRGB.v(1): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561148312083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/printRGB.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/printRGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 printRGB " "Found entity 1: printRGB" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fruits.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fruits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruits " "Found entity 1: fruits" {  } { { "Modulos/fruits.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/fruits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "Modulos/LFSR.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element movementModule.v(2) " "Verilog HDL Declaration information at movementModule.v(2): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/movementModule.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1561148312086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/movementModule.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/movementModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 movementModule " "Found entity 1: movementModule" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/movementModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/spriteMoveFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/spriteMoveFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteMoveFSM " "Found entity 1: spriteMoveFSM" {  } { { "Modulos/movementModule/spriteMoveFSM.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/movementModule/spriteMoveFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561148312087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561148312226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(71) " "Verilog HDL assignment warning at top.v(71): truncated value with size 4 to match size of target (3)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312228 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "elementMemory top.v(66) " "Verilog HDL Always Construct warning at top.v(66): inferring latch(es) for variable \"elementMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312228 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressMemory top.v(66) " "Verilog HDL Always Construct warning at top.v(66): inferring latch(es) for variable \"addressMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312228 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableMemory top.v(66) " "Verilog HDL Always Construct warning at top.v(66): inferring latch(es) for variable \"enableMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableMemory top.v(77) " "Inferred latch for \"enableMemory\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[0\] top.v(77) " "Inferred latch for \"addressMemory\[0\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[1\] top.v(77) " "Inferred latch for \"addressMemory\[1\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[2\] top.v(77) " "Inferred latch for \"addressMemory\[2\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[3\] top.v(77) " "Inferred latch for \"addressMemory\[3\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[4\] top.v(77) " "Inferred latch for \"addressMemory\[4\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[5\] top.v(77) " "Inferred latch for \"addressMemory\[5\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[6\] top.v(77) " "Inferred latch for \"addressMemory\[6\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[7\] top.v(77) " "Inferred latch for \"addressMemory\[7\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[8\] top.v(77) " "Inferred latch for \"addressMemory\[8\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[9\] top.v(77) " "Inferred latch for \"addressMemory\[9\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[0\] top.v(77) " "Inferred latch for \"elementMemory\[0\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[1\] top.v(77) " "Inferred latch for \"elementMemory\[1\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[2\] top.v(77) " "Inferred latch for \"elementMemory\[2\]\" at top.v(77)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312229 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVGA_sync SVGA_sync:SVGA " "Elaborating entity \"SVGA_sync\" for hierarchy \"SVGA_sync:SVGA\"" {  } { { "Modulos/top.v" "SVGA" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SVGA_sync.v(59) " "Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312232 "|top|SVGA_sync:SVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA_sync.v(80) " "Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312232 "|top|SVGA_sync:SVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySprites memorySprites:memorySprites_inst " "Elaborating entity \"memorySprites\" for hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312233 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element2_palette memorySprites.v(11) " "Verilog HDL warning at memorySprites.v(11): object element2_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element3_palette memorySprites.v(12) " "Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk memorySprites.v(87) " "Verilog HDL Always Construct warning at memorySprites.v(87): variable \"clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable1 memorySprites.v(88) " "Verilog HDL Always Construct warning at memorySprites.v(88): variable \"read_enable1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable2 memorySprites.v(89) " "Verilog HDL Always Construct warning at memorySprites.v(89): variable \"read_enable2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable3 memorySprites.v(90) " "Verilog HDL Always Construct warning at memorySprites.v(90): variable \"read_enable3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_enable4 memorySprites.v(91) " "Verilog HDL Always Construct warning at memorySprites.v(91): variable \"read_enable4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "element memorySprites.v(95) " "Verilog HDL Always Construct warning at memorySprites.v(95): variable \"element\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(99) " "Verilog HDL Always Construct warning at memorySprites.v(99): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(104) " "Verilog HDL Always Construct warning at memorySprites.v(104): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(109) " "Verilog HDL Always Construct warning at memorySprites.v(109): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(114) " "Verilog HDL Always Construct warning at memorySprites.v(114): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_sprite memorySprites.v(119) " "Verilog HDL Always Construct warning at memorySprites.v(119): variable \"address_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memorySprites.v(95) " "Verilog HDL Case Statement warning at memorySprites.v(95): incomplete case statement has no default case item" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 95 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312236 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_enable5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"read_enable5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address5 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address5\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address4 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address4\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address3 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address3\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address2 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address2\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address1 memorySprites.v(84) " "Verilog HDL Always Construct warning at memorySprites.v(84): inferring latch(es) for variable \"address1\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour1 memorySprites.v(127) " "Verilog HDL Always Construct warning at memorySprites.v(127): variable \"colour1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour2 memorySprites.v(128) " "Verilog HDL Always Construct warning at memorySprites.v(128): variable \"colour2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour3 memorySprites.v(129) " "Verilog HDL Always Construct warning at memorySprites.v(129): variable \"colour3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour4 memorySprites.v(130) " "Verilog HDL Always Construct warning at memorySprites.v(130): variable \"colour4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "colour5 memorySprites.v(131) " "Verilog HDL Always Construct warning at memorySprites.v(131): variable \"colour5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.data_a 0 memorySprites.v(10) " "Net \"element1_palette.data_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312237 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.waddr_a 0 memorySprites.v(10) " "Net \"element1_palette.waddr_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.data_a 0 memorySprites.v(13) " "Net \"element4_palette.data_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.waddr_a 0 memorySprites.v(13) " "Net \"element4_palette.waddr_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.data_a 0 memorySprites.v(14) " "Net \"element5_palette.data_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.waddr_a 0 memorySprites.v(14) " "Net \"element5_palette.waddr_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element1_palette.we_a 0 memorySprites.v(10) " "Net \"element1_palette.we_a\" at memorySprites.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element4_palette.we_a 0 memorySprites.v(13) " "Net \"element4_palette.we_a\" at memorySprites.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "element5_palette.we_a 0 memorySprites.v(14) " "Net \"element5_palette.we_a\" at memorySprites.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[0\] memorySprites.v(94) " "Inferred latch for \"address1\[0\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[1\] memorySprites.v(94) " "Inferred latch for \"address1\[1\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[2\] memorySprites.v(94) " "Inferred latch for \"address1\[2\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[3\] memorySprites.v(94) " "Inferred latch for \"address1\[3\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[4\] memorySprites.v(94) " "Inferred latch for \"address1\[4\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[5\] memorySprites.v(94) " "Inferred latch for \"address1\[5\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[6\] memorySprites.v(94) " "Inferred latch for \"address1\[6\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[7\] memorySprites.v(94) " "Inferred latch for \"address1\[7\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[8\] memorySprites.v(94) " "Inferred latch for \"address1\[8\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address1\[9\] memorySprites.v(94) " "Inferred latch for \"address1\[9\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312238 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable1 memorySprites.v(94) " "Inferred latch for \"read_enable1\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[0\] memorySprites.v(94) " "Inferred latch for \"address2\[0\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[1\] memorySprites.v(94) " "Inferred latch for \"address2\[1\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[2\] memorySprites.v(94) " "Inferred latch for \"address2\[2\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[3\] memorySprites.v(94) " "Inferred latch for \"address2\[3\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[4\] memorySprites.v(94) " "Inferred latch for \"address2\[4\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[5\] memorySprites.v(94) " "Inferred latch for \"address2\[5\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[6\] memorySprites.v(94) " "Inferred latch for \"address2\[6\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[7\] memorySprites.v(94) " "Inferred latch for \"address2\[7\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[8\] memorySprites.v(94) " "Inferred latch for \"address2\[8\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address2\[9\] memorySprites.v(94) " "Inferred latch for \"address2\[9\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable2 memorySprites.v(94) " "Inferred latch for \"read_enable2\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[0\] memorySprites.v(94) " "Inferred latch for \"address3\[0\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[1\] memorySprites.v(94) " "Inferred latch for \"address3\[1\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[2\] memorySprites.v(94) " "Inferred latch for \"address3\[2\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[3\] memorySprites.v(94) " "Inferred latch for \"address3\[3\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[4\] memorySprites.v(94) " "Inferred latch for \"address3\[4\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[5\] memorySprites.v(94) " "Inferred latch for \"address3\[5\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[6\] memorySprites.v(94) " "Inferred latch for \"address3\[6\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312239 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[7\] memorySprites.v(94) " "Inferred latch for \"address3\[7\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[8\] memorySprites.v(94) " "Inferred latch for \"address3\[8\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address3\[9\] memorySprites.v(94) " "Inferred latch for \"address3\[9\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable3 memorySprites.v(94) " "Inferred latch for \"read_enable3\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[0\] memorySprites.v(94) " "Inferred latch for \"address4\[0\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[1\] memorySprites.v(94) " "Inferred latch for \"address4\[1\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[2\] memorySprites.v(94) " "Inferred latch for \"address4\[2\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[3\] memorySprites.v(94) " "Inferred latch for \"address4\[3\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[4\] memorySprites.v(94) " "Inferred latch for \"address4\[4\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[5\] memorySprites.v(94) " "Inferred latch for \"address4\[5\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[6\] memorySprites.v(94) " "Inferred latch for \"address4\[6\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[7\] memorySprites.v(94) " "Inferred latch for \"address4\[7\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[8\] memorySprites.v(94) " "Inferred latch for \"address4\[8\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address4\[9\] memorySprites.v(94) " "Inferred latch for \"address4\[9\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable4 memorySprites.v(94) " "Inferred latch for \"read_enable4\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[0\] memorySprites.v(94) " "Inferred latch for \"address5\[0\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[1\] memorySprites.v(94) " "Inferred latch for \"address5\[1\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[2\] memorySprites.v(94) " "Inferred latch for \"address5\[2\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[3\] memorySprites.v(94) " "Inferred latch for \"address5\[3\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312240 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[4\] memorySprites.v(94) " "Inferred latch for \"address5\[4\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[5\] memorySprites.v(94) " "Inferred latch for \"address5\[5\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[6\] memorySprites.v(94) " "Inferred latch for \"address5\[6\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[7\] memorySprites.v(94) " "Inferred latch for \"address5\[7\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[8\] memorySprites.v(94) " "Inferred latch for \"address5\[8\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address5\[9\] memorySprites.v(94) " "Inferred latch for \"address5\[9\]\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_enable5 memorySprites.v(94) " "Inferred latch for \"read_enable5\" at memorySprites.v(94)" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312241 "|top|memorySprites:memorySprites_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element1 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element1\"" {  } { { "Modulos/memorySprites.v" "element1" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312242 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/spris?S4A3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/spris?S4A3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312249 "|top|memorySprites:memorySprites_inst|sram:element1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element2 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element2\"" {  } { { "Modulos/memorySprites.v" "element2" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element3 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element3\"" {  } { { "Modulos/memorySprites.v" "element3" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element4 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element4\"" {  } { { "Modulos/memorySprites.v" "element4" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312270 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPGA/sprites\{>DPR6@3" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312300 "|top|memorySprites:memorySprites_inst|sram:element4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram memorySprites:memorySprites_inst\|sram:element5 " "Elaborating entity \"sram\" for hierarchy \"memorySprites:memorySprites_inst\|sram:element5\"" {  } { { "Modulos/memorySprites.v" "element5" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/memorySprites.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312907 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "/home/gabriel/Documentos/ConsoleFPG?JR33 sram.v(25) " "Verilog HDL Display System Task info at sram.v(25): /home/gabriel/Documentos/ConsoleFPG?JR33" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/moduloSram/sram.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312913 "|top|memorySprites:memorySprites_inst|sram:element5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printRGB printRGB:printRGB_inst " "Elaborating entity \"printRGB\" for hierarchy \"printRGB:printRGB_inst\"" {  } { { "Modulos/top.v" "printRGB_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 printRGB.v(81) " "Verilog HDL assignment warning at printRGB.v(81): truncated value with size 5 to match size of target (3)" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312927 "|top|printRGB:printRGB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrier printRGB:printRGB_inst\|barrier:barrier_inst " "Elaborating entity \"barrier\" for hierarchy \"printRGB:printRGB_inst\|barrier:barrier_inst\"" {  } { { "Modulos/printRGB.v" "barrier_inst" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(33) " "Verilog HDL assignment warning at barrier.v(33): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(34) " "Verilog HDL assignment warning at barrier.v(34): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(36) " "Verilog HDL assignment warning at barrier.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(41) " "Verilog HDL assignment warning at barrier.v(41): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(42) " "Verilog HDL assignment warning at barrier.v(42): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(44) " "Verilog HDL assignment warning at barrier.v(44): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312929 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(49) " "Verilog HDL assignment warning at barrier.v(49): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 barrier.v(50) " "Verilog HDL assignment warning at barrier.v(50): truncated value with size 11 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(52) " "Verilog HDL assignment warning at barrier.v(52): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 barrier.v(57) " "Verilog HDL assignment warning at barrier.v(57): truncated value with size 6 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 barrier.v(58) " "Verilog HDL assignment warning at barrier.v(58): truncated value with size 32 to match size of target (5)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 barrier.v(60) " "Verilog HDL assignment warning at barrier.v(60): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(68) " "Verilog HDL assignment warning at barrier.v(68): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(73) " "Verilog HDL assignment warning at barrier.v(73): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(80) " "Verilog HDL assignment warning at barrier.v(80): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 barrier.v(89) " "Verilog HDL assignment warning at barrier.v(89): truncated value with size 32 to match size of target (6)" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/barrier.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312930 "|top|printRGB:printRGB_inst|barrier:barrier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printSprite printRGB:printRGB_inst\|printSprite:spriteFruit " "Elaborating entity \"printSprite\" for hierarchy \"printRGB:printRGB_inst\|printSprite:spriteFruit\"" {  } { { "Modulos/printRGB.v" "spriteFruit" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(53) " "Verilog HDL assignment warning at printSprite.v(53): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312932 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(54) " "Verilog HDL assignment warning at printSprite.v(54): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312932 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 printSprite.v(55) " "Verilog HDL assignment warning at printSprite.v(55): truncated value with size 32 to match size of target (3)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312932 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(67) " "Verilog HDL assignment warning at printSprite.v(67): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312933 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "printSprite.v(80) " "Verilog HDL Conditional Statement error at printSprite.v(80): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 80 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 printSprite.v(87) " "Verilog HDL assignment warning at printSprite.v(87): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312933 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 printSprite.v(88) " "Verilog HDL assignment warning at printSprite.v(88): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312933 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 printSprite.v(89) " "Verilog HDL assignment warning at printSprite.v(89): truncated value with size 32 to match size of target (3)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312934 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 printSprite.v(96) " "Verilog HDL assignment warning at printSprite.v(96): truncated value with size 10 to match size of target (6)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312934 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 6 printSprite.v(97) " "Verilog HDL assignment warning at printSprite.v(97): truncated value with size 11 to match size of target (6)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561148312934 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_x printSprite.v(79) " "Verilog HDL Always Construct warning at printSprite.v(79): inferring latch(es) for variable \"current_x\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312934 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_y printSprite.v(79) " "Verilog HDL Always Construct warning at printSprite.v(79): inferring latch(es) for variable \"current_y\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312935 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row printSprite.v(79) " "Verilog HDL Always Construct warning at printSprite.v(79): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312935 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "column printSprite.v(79) " "Verilog HDL Always Construct warning at printSprite.v(79): inferring latch(es) for variable \"column\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312935 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "element printSprite.v(79) " "Verilog HDL Always Construct warning at printSprite.v(79): inferring latch(es) for variable \"element\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561148312935 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "element\[0\] printSprite.v(79) " "Inferred latch for \"element\[0\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312936 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "element\[1\] printSprite.v(79) " "Inferred latch for \"element\[1\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "element\[2\] printSprite.v(79) " "Inferred latch for \"element\[2\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[0\] printSprite.v(79) " "Inferred latch for \"column\[0\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[1\] printSprite.v(79) " "Inferred latch for \"column\[1\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[2\] printSprite.v(79) " "Inferred latch for \"column\[2\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[3\] printSprite.v(79) " "Inferred latch for \"column\[3\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[4\] printSprite.v(79) " "Inferred latch for \"column\[4\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column\[5\] printSprite.v(79) " "Inferred latch for \"column\[5\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312937 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] printSprite.v(79) " "Inferred latch for \"row\[0\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] printSprite.v(79) " "Inferred latch for \"row\[1\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] printSprite.v(79) " "Inferred latch for \"row\[2\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] printSprite.v(79) " "Inferred latch for \"row\[3\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] printSprite.v(79) " "Inferred latch for \"row\[4\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] printSprite.v(79) " "Inferred latch for \"row\[5\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[0\] printSprite.v(79) " "Inferred latch for \"current_y\[0\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[1\] printSprite.v(79) " "Inferred latch for \"current_y\[1\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312938 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[2\] printSprite.v(79) " "Inferred latch for \"current_y\[2\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[3\] printSprite.v(79) " "Inferred latch for \"current_y\[3\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[4\] printSprite.v(79) " "Inferred latch for \"current_y\[4\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[5\] printSprite.v(79) " "Inferred latch for \"current_y\[5\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[6\] printSprite.v(79) " "Inferred latch for \"current_y\[6\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[7\] printSprite.v(79) " "Inferred latch for \"current_y\[7\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[8\] printSprite.v(79) " "Inferred latch for \"current_y\[8\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_y\[9\] printSprite.v(79) " "Inferred latch for \"current_y\[9\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[0\] printSprite.v(79) " "Inferred latch for \"current_x\[0\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312939 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[1\] printSprite.v(79) " "Inferred latch for \"current_x\[1\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[2\] printSprite.v(79) " "Inferred latch for \"current_x\[2\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[3\] printSprite.v(79) " "Inferred latch for \"current_x\[3\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[4\] printSprite.v(79) " "Inferred latch for \"current_x\[4\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[5\] printSprite.v(79) " "Inferred latch for \"current_x\[5\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[6\] printSprite.v(79) " "Inferred latch for \"current_x\[6\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[7\] printSprite.v(79) " "Inferred latch for \"current_x\[7\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[8\] printSprite.v(79) " "Inferred latch for \"current_x\[8\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312940 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[9\] printSprite.v(79) " "Inferred latch for \"current_x\[9\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312941 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_x\[10\] printSprite.v(79) " "Inferred latch for \"current_x\[10\]\" at printSprite.v(79)" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312941 "|top|printRGB:printRGB_inst|printSprite:spriteFruit"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "printRGB:printRGB_inst\|printSprite:spriteFruit " "Can't elaborate user hierarchy \"printRGB:printRGB_inst\|printSprite:spriteFruit\"" {  } { { "Modulos/printRGB.v" "spriteFruit" { Text "/home/gabriel/Documentos/ConsoleFPGA/Modulos/printRGB.v" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561148312943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documentos/ConsoleFPGA/output_files/consoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148312983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 76 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "904 " "Peak virtual memory: 904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561148313036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 21 17:18:33 2019 " "Processing ended: Fri Jun 21 17:18:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561148313036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561148313036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561148313036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148313036 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 76 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 76 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561148313207 ""}
