<stg><name>ROUND.6</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %C_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %s_4_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_4_read

]]></Node>
<StgValue><ssdm name="s_4_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %s_3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_3_read

]]></Node>
<StgValue><ssdm name="s_3_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %s_2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_2_read

]]></Node>
<StgValue><ssdm name="s_2_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %s_1_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_1_read

]]></Node>
<StgValue><ssdm name="s_1_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %s_0_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %s_0_read

]]></Node>
<StgValue><ssdm name="s_0_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="8">
<![CDATA[
entry:6 %zext_ln15 = zext i8 %C_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %xor_ln15 = xor i64 %zext_ln15, i64 %s_2_read_1

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %xor_ln18 = xor i64 %s_0_read_1, i64 %s_4_read_1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %xor_ln19 = xor i64 %s_3_read_1, i64 %s_4_read_1

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %xor_ln20 = xor i64 %xor_ln15, i64 %s_1_read_1

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %xor_ln22 = xor i64 %s_1_read_1, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln22"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %and_ln22 = and i64 %xor_ln15, i64 %xor_ln22

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %t = xor i64 %and_ln22, i64 %xor_ln18

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %xor_ln23 = xor i64 %xor_ln20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %and_ln23 = and i64 %s_3_read_1, i64 %xor_ln23

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:16 %xor_ln24 = xor i64 %s_3_read_1, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:17 %and_ln24 = and i64 %s_4_read_1, i64 %xor_ln24

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %t_1 = xor i64 %xor_ln20, i64 %and_ln24

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %xor_ln25 = xor i64 %xor_ln19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %and_ln25 = and i64 %xor_ln18, i64 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %xor_ln26 = xor i64 %xor_ln18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln26"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %and_ln26 = and i64 %s_1_read_1, i64 %xor_ln26

]]></Node>
<StgValue><ssdm name="and_ln26"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:23 %t_2 = xor i64 %and_ln26, i64 %xor_ln19

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:24 %xor_ln28 = xor i64 %t, i64 %s_1_read_1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:25 %t_3 = xor i64 %xor_ln28, i64 %and_ln23

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:26 %t_4 = xor i64 %t, i64 %t_2

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:27 %xor_ln30 = xor i64 %t_1, i64 %s_3_read_1

]]></Node>
<StgValue><ssdm name="xor_ln30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %t_5 = xor i64 %xor_ln30, i64 %and_ln25

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %t_6 = xor i64 %t_1, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="45" op_0_bw="45" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %lshr_ln9 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %t_4, i32 19, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="64">
<![CDATA[
entry:31 %trunc_ln9 = trunc i64 %t_4

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="19" op_2_bw="45">
<![CDATA[
entry:32 %or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln9, i45 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %lshr_ln9_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %t_4, i32 28, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="64">
<![CDATA[
entry:34 %trunc_ln9_1 = trunc i64 %t_4

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="28" op_2_bw="36">
<![CDATA[
entry:35 %or_ln9_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln9_1, i36 %lshr_ln9_1

]]></Node>
<StgValue><ssdm name="or_ln9_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %xor_ln34 = xor i64 %t_4, i64 %or_ln9_1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %xor_ln34_1 = xor i64 %xor_ln34, i64 %or_ln9

]]></Node>
<StgValue><ssdm name="xor_ln34_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %lshr_ln9_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %t_3, i32 61, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="61" op_0_bw="64">
<![CDATA[
entry:39 %trunc_ln9_2 = trunc i64 %t_3

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
entry:40 %or_ln9_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln9_2, i3 %lshr_ln9_2

]]></Node>
<StgValue><ssdm name="or_ln9_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %lshr_ln9_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %t_3, i32 39, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="39" op_0_bw="64">
<![CDATA[
entry:42 %trunc_ln9_3 = trunc i64 %t_3

]]></Node>
<StgValue><ssdm name="trunc_ln9_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="39" op_2_bw="25">
<![CDATA[
entry:43 %or_ln9_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln9_3, i25 %lshr_ln9_3

]]></Node>
<StgValue><ssdm name="or_ln9_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %xor_ln35 = xor i64 %t_3, i64 %or_ln9_3

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:45 %xor_ln35_1 = xor i64 %xor_ln35, i64 %or_ln9_2

]]></Node>
<StgValue><ssdm name="xor_ln35_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %lshr_ln9_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %t_6, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64">
<![CDATA[
entry:47 %trunc_ln9_4 = trunc i64 %t_6

]]></Node>
<StgValue><ssdm name="trunc_ln9_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
entry:48 %or_ln9_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %trunc_ln9_4, i63 %lshr_ln9_4

]]></Node>
<StgValue><ssdm name="or_ln9_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %lshr_ln9_5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %t_6, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_5"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="64">
<![CDATA[
entry:50 %trunc_ln9_5 = trunc i64 %t_6

]]></Node>
<StgValue><ssdm name="trunc_ln9_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="6" op_2_bw="58">
<![CDATA[
entry:51 %or_ln9_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i6.i58, i6 %trunc_ln9_5, i58 %lshr_ln9_5

]]></Node>
<StgValue><ssdm name="or_ln9_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:52 %xor_ln36 = xor i64 %or_ln9_5, i64 %t_6

]]></Node>
<StgValue><ssdm name="xor_ln36"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %xor_ln36_1 = xor i64 %xor_ln36, i64 %or_ln9_4

]]></Node>
<StgValue><ssdm name="xor_ln36_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="54" op_0_bw="54" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %lshr_ln9_6 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %t_5, i32 10, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="64">
<![CDATA[
entry:55 %trunc_ln9_6 = trunc i64 %t_5

]]></Node>
<StgValue><ssdm name="trunc_ln9_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="10" op_2_bw="54">
<![CDATA[
entry:56 %or_ln9_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i10.i54, i10 %trunc_ln9_6, i54 %lshr_ln9_6

]]></Node>
<StgValue><ssdm name="or_ln9_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="47" op_0_bw="47" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %lshr_ln9_7 = partselect i47 @_ssdm_op_PartSelect.i47.i64.i32.i32, i64 %t_5, i32 17, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="64">
<![CDATA[
entry:58 %trunc_ln9_7 = trunc i64 %t_5

]]></Node>
<StgValue><ssdm name="trunc_ln9_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="17" op_2_bw="47">
<![CDATA[
entry:59 %or_ln9_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i17.i47, i17 %trunc_ln9_7, i47 %lshr_ln9_7

]]></Node>
<StgValue><ssdm name="or_ln9_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:60 %xor_ln37 = xor i64 %t_5, i64 %or_ln9_7

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %xor_ln37_1 = xor i64 %xor_ln37, i64 %or_ln9_6

]]></Node>
<StgValue><ssdm name="xor_ln37_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="57" op_0_bw="57" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %lshr_ln9_8 = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %t_2, i32 7, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="64">
<![CDATA[
entry:63 %trunc_ln9_8 = trunc i64 %t_2

]]></Node>
<StgValue><ssdm name="trunc_ln9_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="7" op_2_bw="57">
<![CDATA[
entry:64 %or_ln9_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i7.i57, i7 %trunc_ln9_8, i57 %lshr_ln9_8

]]></Node>
<StgValue><ssdm name="or_ln9_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %lshr_ln9_9 = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %t_2, i32 41, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln9_9"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="41" op_0_bw="64">
<![CDATA[
entry:66 %trunc_ln9_9 = trunc i64 %t_2

]]></Node>
<StgValue><ssdm name="trunc_ln9_9"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="41" op_2_bw="23">
<![CDATA[
entry:67 %or_ln9_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i41.i23, i41 %trunc_ln9_9, i23 %lshr_ln9_9

]]></Node>
<StgValue><ssdm name="or_ln9_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:68 %xor_ln38 = xor i64 %t_2, i64 %or_ln9_9

]]></Node>
<StgValue><ssdm name="xor_ln38"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %xor_ln38_1 = xor i64 %xor_ln38, i64 %or_ln9_8

]]></Node>
<StgValue><ssdm name="xor_ln38_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="320" op_0_bw="320" op_1_bw="64">
<![CDATA[
entry:70 %mrv = insertvalue i320 <undef>, i64 %xor_ln34_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="320" op_0_bw="320" op_1_bw="64">
<![CDATA[
entry:71 %mrv_1 = insertvalue i320 %mrv, i64 %xor_ln35_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="320" op_0_bw="320" op_1_bw="64">
<![CDATA[
entry:72 %mrv_2 = insertvalue i320 %mrv_1, i64 %xor_ln36_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="320" op_0_bw="320" op_1_bw="64">
<![CDATA[
entry:73 %mrv_3 = insertvalue i320 %mrv_2, i64 %xor_ln37_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="320" op_0_bw="320" op_1_bw="64">
<![CDATA[
entry:74 %mrv_4 = insertvalue i320 %mrv_3, i64 %xor_ln38_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="320">
<![CDATA[
entry:75 %ret_ln40 = ret i320 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
