
*** Running vivado
    with args -log manage.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source manage.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source manage.tcl -notrace
Command: synth_design -top manage -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 329.992 ; gain = 100.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'manage' [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/manage.v:23]
	Parameter poweron bound to: 3'b000 
	Parameter poweroff bound to: 3'b001 
	Parameter not_starting bound to: 3'b010 
	Parameter starting bound to: 3'b011 
	Parameter moving bound to: 3'b100 
	Parameter period bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reverseDetect' [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/reverseDetect.v:23]
INFO: [Synth 8-256] done synthesizing module 'reverseDetect' (1#1) [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/reverseDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'brakeDetect' [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/brakeDetect.v:23]
INFO: [Synth 8-256] done synthesizing module 'brakeDetect' (2#1) [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/brakeDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'clutchDetect' [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/clutchDetect.v:23]
INFO: [Synth 8-256] done synthesizing module 'clutchDetect' (3#1) [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/clutchDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'throttleDetect' [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/throttleDetect.v:23]
INFO: [Synth 8-256] done synthesizing module 'throttleDetect' (4#1) [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/throttleDetect.v:23]
INFO: [Synth 8-256] done synthesizing module 'manage' (5#1) [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/manage.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 382.160 ; gain = 152.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 382.160 ; gain = 152.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'front_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'back_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'move_backward_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'move_forward_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'turn_left_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'turn_right_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'turn_left_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'turn_right_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'back_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'front_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'move_backward_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'move_forward_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right_detector'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'place_barrier_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'place_barrier_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'destroy_barrier_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'destroy_barrier_signal'. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Maystern/VivadoItems/lab01/lab1_src/sw_led_24_ego1/lab1_ego1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/manage_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/manage_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 707.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 707.828 ; gain = 478.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 707.828 ; gain = 478.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 707.828 ; gain = 478.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'manage'
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.srcs/sources_1/new/manage.v:101]
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_up" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_up" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "engine_power_signal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "manual_not_starting" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "manual_starting" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "manual_not_starting" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                poweroff |                            00001 |                              001
                 poweron |                            00010 |                              000
            not_starting |                            00100 |                              010
                starting |                            01000 |                              011
                  moving |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'manage'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 707.828 ; gain = 478.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module manage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  15 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module reverseDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module brakeDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clutchDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module throttleDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_up" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "time_up" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 707.828 ; gain = 478.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 708.648 ; gain = 478.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 708.801 ; gain = 479.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |LUT3   |     6|
|6     |LUT4   |    11|
|7     |LUT5   |     4|
|8     |LUT6   |    37|
|9     |FDRE   |    51|
|10    |FDSE   |     1|
|11    |IBUF   |     7|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   138|
|2     |  brake_detect    |brakeDetect    |     2|
|3     |  clutch_detect   |clutchDetect   |     3|
|4     |  reverse_detect  |reverseDetect  |     3|
|5     |  throttle_detect |throttleDetect |     6|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 728.426 ; gain = 173.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 728.426 ; gain = 498.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 27 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 728.426 ; gain = 502.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Maystern/VivadoItems/a-real-car/a-real-car.runs/synth_1/manage.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file manage_utilization_synth.rpt -pb manage_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 728.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 05:33:36 2022...
