

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9cc7108f859c9baa761a0b9b30f409e2  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS > _cuobjdump_complete_output_K69j75"
Parsing file _cuobjdump_complete_output_K69j75
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403820, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rkUSGf"
Running: cat _ptx_rkUSGf | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oAqsgp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oAqsgp --output-file  /dev/null 2> _ptx_rkUSGfinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rkUSGf _ptx2_oAqsgp _ptx_rkUSGfinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Mon May 11 17:40:16 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1171,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1172,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1177,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1183,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1195,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1201,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1207,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1213,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1219,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1225,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1231,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1237,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1243,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1249,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 57321 (ipc=38.2) sim_rate=28660 (inst/sec) elapsed = 0:0:00:02 / Mon May 11 17:40:17 2015
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 57541 (ipc=10.5) sim_rate=19180 (inst/sec) elapsed = 0:0:00:03 / Mon May 11 17:40:18 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6509,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6510
gpu_sim_insn = 57630
gpu_ipc =       8.8525
gpu_tot_sim_cycle = 6510
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8525
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=19210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1566
	L1I_total_cache_misses = 257
	L1I_total_cache_miss_rate = 0.1641
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 257
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 71008
gpgpu_n_tot_w_icount = 2219
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:9440	W0_Scoreboard:11805	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 5 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 232 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6509 
mrq_lat_table:72 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46 	14 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0         0         0         0         0         0         0       869       834         0         0         0         0 
dram[1]:      1115         0         0         0         0         0         0         0         0         0       874       838         0         0         0         0 
dram[2]:         0         0         0         0         0      1457         0         0         0         0       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       882       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2031         0         0         0       850       862         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1298    none      none      none      none      none      none      none      none      none         296       264    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         222       296    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         206       234    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         170       175    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         441       296    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         260       206    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       268       268         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       268       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       268       268         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8560 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.005819
n_activity=286 dram_eff=0.1748
bk0: 6a 8519i bk1: 0a 8589i bk2: 0a 8591i bk3: 0a 8591i bk4: 0a 8591i bk5: 0a 8592i bk6: 0a 8594i bk7: 0a 8594i bk8: 0a 8594i bk9: 0a 8594i bk10: 8a 8565i bk11: 10a 8545i bk12: 0a 8590i bk13: 0a 8591i bk14: 0a 8591i bk15: 0a 8591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000814711
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8565 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005587
n_activity=225 dram_eff=0.2133
bk0: 4a 8571i bk1: 0a 8591i bk2: 0a 8591i bk3: 0a 8592i bk4: 0a 8592i bk5: 0a 8592i bk6: 0a 8592i bk7: 0a 8593i bk8: 0a 8594i bk9: 0a 8594i bk10: 10a 8540i bk11: 8a 8563i bk12: 0a 8590i bk13: 0a 8590i bk14: 0a 8591i bk15: 0a 8592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8569 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004655
n_activity=202 dram_eff=0.198
bk0: 0a 8592i bk1: 0a 8593i bk2: 0a 8593i bk3: 0a 8593i bk4: 0a 8593i bk5: 2a 8576i bk6: 0a 8591i bk7: 0a 8592i bk8: 0a 8593i bk9: 0a 8593i bk10: 8a 8553i bk11: 8a 8551i bk12: 0a 8589i bk13: 0a 8590i bk14: 0a 8591i bk15: 0a 8592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7f39e0c85150 :  mf: uid=  2069, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6507), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8567 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005354
n_activity=194 dram_eff=0.2371
bk0: 0a 8591i bk1: 0a 8592i bk2: 0a 8592i bk3: 0a 8592i bk4: 0a 8592i bk5: 0a 8592i bk6: 0a 8592i bk7: 0a 8593i bk8: 0a 8594i bk9: 0a 8594i bk10: 8a 8543i bk11: 10a 8527i bk12: 0a 8590i bk13: 0a 8590i bk14: 0a 8591i bk15: 0a 8591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8566 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.005354
n_activity=188 dram_eff=0.2447
bk0: 0a 8591i bk1: 0a 8593i bk2: 0a 8593i bk3: 0a 8593i bk4: 0a 8593i bk5: 0a 8594i bk6: 2a 8577i bk7: 0a 8592i bk8: 0a 8592i bk9: 0a 8592i bk10: 12a 8545i bk11: 8a 8560i bk12: 0a 8590i bk13: 0a 8591i bk14: 0a 8591i bk15: 0a 8591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8592 n_nop=8569 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004888
n_activity=149 dram_eff=0.2819
bk0: 0a 8591i bk1: 0a 8592i bk2: 0a 8592i bk3: 0a 8592i bk4: 0a 8592i bk5: 0a 8593i bk6: 0a 8593i bk7: 0a 8593i bk8: 0a 8593i bk9: 0a 8593i bk10: 12a 8556i bk11: 8a 8553i bk12: 0a 8591i bk13: 0a 8591i bk14: 0a 8591i bk15: 0a 8591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0484
	minimum = 6
	maximum = 34
Network latency average = 9.14113
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.62783
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00141093
	minimum = 0.000614439 (at node 19)
	maximum = 0.00829493 (at node 1)
Accepted packet rate average = 0.00141093
	minimum = 0.000614439 (at node 19)
	maximum = 0.00829493 (at node 1)
Injected flit rate average = 0.00351596
	minimum = 0.000768049 (at node 0)
	maximum = 0.022427 (at node 15)
Accepted flit rate average= 0.00351596
	minimum = 0.000768049 (at node 19)
	maximum = 0.0215054 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0484 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.14113 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.62783 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00141093 (1 samples)
	minimum = 0.000614439 (1 samples)
	maximum = 0.00829493 (1 samples)
Accepted packet rate average = 0.00141093 (1 samples)
	minimum = 0.000614439 (1 samples)
	maximum = 0.00829493 (1 samples)
Injected flit rate average = 0.00351596 (1 samples)
	minimum = 0.000768049 (1 samples)
	maximum = 0.022427 (1 samples)
Accepted flit rate average = 0.00351596 (1 samples)
	minimum = 0.000768049 (1 samples)
	maximum = 0.0215054 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19210 (inst/sec)
gpgpu_simulation_rate = 2170 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6510)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6510)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(9,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (248,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (249,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (249,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (249,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (249,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (249,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (255,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7010  inst.: 114734 (ipc=114.2) sim_rate=28683 (inst/sec) elapsed = 0:0:00:04 / Mon May 11 17:40:19 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2453,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9010  inst.: 115801 (ipc=23.3) sim_rate=23160 (inst/sec) elapsed = 0:0:00:05 / Mon May 11 17:40:20 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3106,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3141,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3196,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3562,6510), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3687,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3971,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4315,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4508,6510), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4509
gpu_sim_insn = 59234
gpu_ipc =      13.1368
gpu_tot_sim_cycle = 11019
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.6057
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=23372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3777
	L1I_total_cache_misses = 275
	L1I_total_cache_miss_rate = 0.0728
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 108, Miss = 53, Miss_rate = 0.491, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 880
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 685
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1869
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 275
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 195808
gpgpu_n_tot_w_icount = 6119
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:13147	W0_Scoreboard:34337	W1:2279	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3840
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 18 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11018 
mrq_lat_table:186 	1 	5 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	320 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	452 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	11 	44 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676         0         0         0         0       869       834         0         0         0         0 
dram[1]:      1115         0         0         0         0         0         0      1128      1109         0       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650         0      1110         0       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0       669       510         0         0      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2031       685         0      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       657      1122         0       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 17.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 202/32 = 6.312500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1298    none      none      none         268       268    none      none      none      none         318       321    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         269       263    none         369       563    none      none      none      none  
dram[2]:     none      none      none      none         264       268       269    none         266    none         225       390    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       232       335    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       879       322    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         268       268    none         528       324    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       268       268         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       269       268         0       268       268         0         0         0         0
dram[2]:          0         0         0         0       269       268       269         0       273         0       268       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268         0         0       268       268       268         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       268         0       268       268       270         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       268       268         0       268       268         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14471 n_act=7 n_pre=2 n_req=37 n_rd=52 n_write=11 bw_util=0.008664
n_activity=632 dram_eff=0.1994
bk0: 6a 14470i bk1: 0a 14540i bk2: 0a 14542i bk3: 0a 14542i bk4: 2a 14526i bk5: 2a 14526i bk6: 0a 14545i bk7: 0a 14545i bk8: 0a 14545i bk9: 0a 14545i bk10: 20a 14427i bk11: 22a 14418i bk12: 0a 14541i bk13: 0a 14542i bk14: 0a 14542i bk15: 0a 14542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00185656
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14495 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005913
n_activity=398 dram_eff=0.2161
bk0: 4a 14522i bk1: 0a 14542i bk2: 0a 14542i bk3: 0a 14543i bk4: 0a 14543i bk5: 0a 14543i bk6: 0a 14544i bk7: 2a 14527i bk8: 4a 14524i bk9: 0a 14543i bk10: 16a 14457i bk11: 12a 14496i bk12: 0a 14541i bk13: 0a 14541i bk14: 0a 14542i bk15: 0a 14543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14460 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01059
n_activity=691 dram_eff=0.2229
bk0: 0a 14544i bk1: 0a 14545i bk2: 0a 14545i bk3: 0a 14545i bk4: 4a 14524i bk5: 2a 14526i bk6: 2a 14525i bk7: 0a 14541i bk8: 4a 14523i bk9: 0a 14542i bk10: 30a 14354i bk11: 20a 14402i bk12: 0a 14540i bk13: 0a 14541i bk14: 0a 14542i bk15: 0a 14544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00419446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14486 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007151
n_activity=511 dram_eff=0.2035
bk0: 0a 14542i bk1: 0a 14543i bk2: 0a 14543i bk3: 0a 14544i bk4: 0a 14544i bk5: 2a 14527i bk6: 4a 14522i bk7: 0a 14544i bk8: 0a 14545i bk9: 2a 14529i bk10: 18a 14429i bk11: 16a 14441i bk12: 0a 14540i bk13: 0a 14541i bk14: 0a 14542i bk15: 0a 14542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000893901
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14469 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009489
n_activity=606 dram_eff=0.2277
bk0: 0a 14542i bk1: 0a 14544i bk2: 0a 14544i bk3: 0a 14545i bk4: 0a 14545i bk5: 0a 14546i bk6: 2a 14530i bk7: 6a 14519i bk8: 0a 14543i bk9: 2a 14526i bk10: 24a 14400i bk11: 24a 14402i bk12: 0a 14539i bk13: 0a 14541i bk14: 0a 14542i bk15: 0a 14542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00495084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14543 n_nop=14496 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005913
n_activity=372 dram_eff=0.2312
bk0: 0a 14542i bk1: 0a 14543i bk2: 0a 14543i bk3: 0a 14543i bk4: 0a 14543i bk5: 0a 14544i bk6: 0a 14545i bk7: 2a 14528i bk8: 2a 14527i bk9: 0a 14542i bk10: 14a 14492i bk11: 20a 14448i bk12: 0a 14542i bk13: 0a 14542i bk14: 0a 14542i bk15: 0a 14542i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 103, Miss = 13, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 464
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3125
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 83
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1362
icnt_total_pkts_simt_to_mem=696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34118
	minimum = 6
	maximum = 19
Network latency average = 7.28235
	minimum = 6
	maximum = 16
Slowest packet = 293
Flit latency average = 6.20347
	minimum = 6
	maximum = 12
Slowest flit = 875
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00558554
	minimum = 0.000443557 (at node 0)
	maximum = 0.0188512 (at node 23)
Accepted packet rate average = 0.00558554
	minimum = 0.000443557 (at node 0)
	maximum = 0.0188512 (at node 23)
Injected flit rate average = 0.0118282
	minimum = 0.000443557 (at node 0)
	maximum = 0.0272788 (at node 2)
Accepted flit rate average= 0.0118282
	minimum = 0.00221779 (at node 0)
	maximum = 0.0385895 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.69478 (2 samples)
	minimum = 6 (2 samples)
	maximum = 26.5 (2 samples)
Network latency average = 8.21174 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25 (2 samples)
Flit latency average = 6.91565 (2 samples)
	minimum = 6 (2 samples)
	maximum = 23 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00349824 (2 samples)
	minimum = 0.000528998 (2 samples)
	maximum = 0.0135731 (2 samples)
Accepted packet rate average = 0.00349824 (2 samples)
	minimum = 0.000528998 (2 samples)
	maximum = 0.0135731 (2 samples)
Injected flit rate average = 0.00767208 (2 samples)
	minimum = 0.000605803 (2 samples)
	maximum = 0.0248529 (2 samples)
Accepted flit rate average = 0.00767208 (2 samples)
	minimum = 0.00149292 (2 samples)
	maximum = 0.0300474 (2 samples)
Injected packet size average = 2.19313 (2 samples)
Accepted packet size average = 2.19313 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 23372 (inst/sec)
gpgpu_simulation_rate = 2203 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11019)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11019)
GPGPU-Sim uArch: cycles simulated: 11519  inst.: 173120 (ipc=112.5) sim_rate=28853 (inst/sec) elapsed = 0:0:00:06 / Mon May 11 17:40:21 2015
GPGPU-Sim uArch: cycles simulated: 12019  inst.: 173815 (ipc=57.0) sim_rate=24830 (inst/sec) elapsed = 0:0:00:07 / Mon May 11 17:40:22 2015
GPGPU-Sim uArch: cycles simulated: 13019  inst.: 177986 (ipc=30.6) sim_rate=22248 (inst/sec) elapsed = 0:0:00:08 / Mon May 11 17:40:23 2015
GPGPU-Sim uArch: cycles simulated: 13519  inst.: 180881 (ipc=25.6) sim_rate=20097 (inst/sec) elapsed = 0:0:00:09 / Mon May 11 17:40:24 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2792,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3007,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3040,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3230,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3347,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3399,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3462,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14519  inst.: 184913 (ipc=19.4) sim_rate=18491 (inst/sec) elapsed = 0:0:00:10 / Mon May 11 17:40:25 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3550,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3582,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3585,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3592,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3847,11019), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4107,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4178,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4181,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4478,11019), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4479
gpu_sim_insn = 68544
gpu_ipc =      15.3034
gpu_tot_sim_cycle = 15498
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.9634
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 151
gpu_total_sim_rate=18540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10361
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0316
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 179, Miss_rate = 0.466, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[1]: Access = 306, Miss = 143, Miss_rate = 0.467, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 352, Miss = 160, Miss_rate = 0.455, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 142, Miss_rate = 0.458, Pending_hits = 29, Reservation_fails = 0
	L1D_cache_core[4]: Access = 236, Miss = 108, Miss_rate = 0.458, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[5]: Access = 170, Miss = 79, Miss_rate = 0.465, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 359, Miss = 171, Miss_rate = 0.476, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 105, Miss_rate = 0.469, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 274, Miss = 124, Miss_rate = 0.453, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 308, Miss = 143, Miss_rate = 0.464, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 448, Miss = 204, Miss_rate = 0.455, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 226, Miss = 109, Miss_rate = 0.482, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[13]: Access = 162, Miss = 78, Miss_rate = 0.481, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 4065
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4630
	L1D_total_cache_pending_hits = 309
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 1716
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 309
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 614
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1588
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10034
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
383, 45, 45, 131, 243, 215, 215, 288, 
gpgpu_n_tot_thrd_icount = 584576
gpgpu_n_tot_w_icount = 18268
gpgpu_n_stall_shd_mem = 257
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 257
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15	W0_Idle:17407	W0_Scoreboard:71459	W1:11275	W2:961	W3:272	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 294 
averagemflatency = 164 
max_icnt2mem_latency = 40 
max_icnt2sh_latency = 15497 
mrq_lat_table:439 	6 	10 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1744 	237 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1929 	97 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	519 	109 	1 	0 	0 	0 	0 	2 	11 	44 	1295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513         0       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507         0       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0         0       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 28.000000 30.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 28.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 30.000000 25.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 29.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 480/49 = 9.795918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        10         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1298    none      none      none         270       264       268       277    none         268       595       788    none      none      none      none  
dram[1]:          0    none      none      none         273    none         271       267       266       264       593       743    none      none      none      none  
dram[2]:     none      none      none      none         292       264       272       275       265       271       648       663    none      none      none      none  
dram[3]:     none      none      none      none      none         263       267       263       273       268       548       643    none      none      none      none  
dram[4]:     none      none      none      none         270       282       260       261       266       273      2635       788    none      none      none      none  
dram[5]:     none      none      none      none         266       270       271       299       265       279       727       667    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       273       268       283       277         0       286       268       268         0         0         0         0
dram[1]:          0         0         0         0       285         0       276       275       289       269       275       279         0         0         0         0
dram[2]:          0         0         0         0       269       274       275       294       273       273       268       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       277       269       274       268       268       268         0         0         0         0
dram[4]:          0         0         0         0       270       282       268       268       270       279       268       270         0         0         0         0
dram[5]:          0         0         0         0       274       273       275       268       277       286       280       275         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20312 n_act=10 n_pre=2 n_req=77 n_rd=106 n_write=24 bw_util=0.01271
n_activity=1147 dram_eff=0.2267
bk0: 6a 20381i bk1: 0a 20452i bk2: 0a 20454i bk3: 0a 20454i bk4: 4a 20433i bk5: 4a 20435i bk6: 12a 20417i bk7: 2a 20433i bk8: 0a 20455i bk9: 10a 20421i bk10: 32a 20245i bk11: 36a 20235i bk12: 0a 20450i bk13: 0a 20452i bk14: 0a 20452i bk15: 0a 20453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00352009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20302 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01408
n_activity=1074 dram_eff=0.2682
bk0: 4a 20432i bk1: 0a 20452i bk2: 0a 20456i bk3: 0a 20457i bk4: 12a 20409i bk5: 0a 20455i bk6: 8a 20421i bk7: 12a 20398i bk8: 12a 20417i bk9: 10a 20416i bk10: 32a 20238i bk11: 32a 20264i bk12: 0a 20451i bk13: 0a 20451i bk14: 0a 20452i bk15: 0a 20453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00224895
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20292 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01506
n_activity=1182 dram_eff=0.2606
bk0: 0a 20455i bk1: 0a 20456i bk2: 0a 20457i bk3: 0a 20457i bk4: 10a 20422i bk5: 14a 20408i bk6: 6a 20421i bk7: 12a 20383i bk8: 12a 20416i bk9: 6a 20419i bk10: 38a 20223i bk11: 32a 20211i bk12: 0a 20449i bk13: 0a 20450i bk14: 0a 20452i bk15: 0a 20455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00738242
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20330 n_act=7 n_pre=0 n_req=70 n_rd=94 n_write=23 bw_util=0.01144
n_activity=1025 dram_eff=0.2283
bk0: 0a 20453i bk1: 0a 20454i bk2: 0a 20454i bk3: 0a 20455i bk4: 0a 20456i bk5: 4a 20435i bk6: 10a 20420i bk7: 10a 20423i bk8: 4a 20432i bk9: 2a 20439i bk10: 34a 20243i bk11: 30a 20255i bk12: 0a 20450i bk13: 0a 20451i bk14: 0a 20453i bk15: 0a 20453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00102669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20306 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.01369
n_activity=1165 dram_eff=0.2403
bk0: 0a 20453i bk1: 0a 20455i bk2: 0a 20456i bk3: 0a 20458i bk4: 2a 20440i bk5: 2a 20440i bk6: 18a 20402i bk7: 16a 20399i bk8: 6a 20428i bk9: 4a 20432i bk10: 36a 20233i bk11: 34a 20224i bk12: 0a 20450i bk13: 0a 20452i bk14: 0a 20453i bk15: 0a 20453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00352009
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20454 n_nop=20307 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01359
n_activity=1047 dram_eff=0.2655
bk0: 0a 20453i bk1: 0a 20454i bk2: 0a 20454i bk3: 0a 20455i bk4: 4a 20435i bk5: 4a 20431i bk6: 8a 20424i bk7: 8a 20426i bk8: 20a 20389i bk9: 6a 20417i bk10: 34a 20228i bk11: 34a 20231i bk12: 0a 20452i bk13: 0a 20453i bk14: 0a 20453i bk15: 0a 20453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00601349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 159, Miss = 26, Miss_rate = 0.164, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 532, Miss = 31, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2041
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1685
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 395
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4767
icnt_total_pkts_simt_to_mem=3393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.08656
	minimum = 6
	maximum = 37
Network latency average = 7.95561
	minimum = 6
	maximum = 37
Slowest packet = 1964
Flit latency average = 7.28794
	minimum = 6
	maximum = 36
Slowest flit = 4494
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Accepted packet rate average = 0.0260806
	minimum = 0.0107167 (at node 14)
	maximum = 0.0957803 (at node 23)
Injected flit rate average = 0.0504577
	minimum = 0.0178611 (at node 14)
	maximum = 0.13061 (at node 23)
Accepted flit rate average= 0.0504577
	minimum = 0.0250056 (at node 14)
	maximum = 0.182853 (at node 23)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.49204 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30 (3 samples)
Network latency average = 8.12636 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29 (3 samples)
Flit latency average = 7.03975 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0110257 (3 samples)
	minimum = 0.00392489 (3 samples)
	maximum = 0.0409755 (3 samples)
Accepted packet rate average = 0.0110257 (3 samples)
	minimum = 0.00392489 (3 samples)
	maximum = 0.0409755 (3 samples)
Injected flit rate average = 0.0219339 (3 samples)
	minimum = 0.00635758 (3 samples)
	maximum = 0.0601051 (3 samples)
Accepted flit rate average = 0.0219339 (3 samples)
	minimum = 0.00933047 (3 samples)
	maximum = 0.0809827 (3 samples)
Injected packet size average = 1.98935 (3 samples)
Accepted packet size average = 1.98935 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 18540 (inst/sec)
gpgpu_simulation_rate = 1549 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,15498)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,15498)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 15998  inst.: 241666 (ipc=112.5) sim_rate=21969 (inst/sec) elapsed = 0:0:00:11 / Mon May 11 17:40:26 2015
GPGPU-Sim uArch: cycles simulated: 16498  inst.: 245504 (ipc=60.1) sim_rate=20458 (inst/sec) elapsed = 0:0:00:12 / Mon May 11 17:40:27 2015
GPGPU-Sim uArch: cycles simulated: 17498  inst.: 261294 (ipc=37.9) sim_rate=20099 (inst/sec) elapsed = 0:0:00:13 / Mon May 11 17:40:28 2015
GPGPU-Sim uArch: cycles simulated: 17998  inst.: 268961 (ipc=33.4) sim_rate=19211 (inst/sec) elapsed = 0:0:00:14 / Mon May 11 17:40:29 2015
GPGPU-Sim uArch: cycles simulated: 18498  inst.: 276328 (ipc=30.3) sim_rate=18421 (inst/sec) elapsed = 0:0:00:15 / Mon May 11 17:40:30 2015
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(10,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 18998  inst.: 283124 (ipc=27.9) sim_rate=17695 (inst/sec) elapsed = 0:0:00:16 / Mon May 11 17:40:31 2015
GPGPU-Sim uArch: cycles simulated: 19498  inst.: 289293 (ipc=26.0) sim_rate=17017 (inst/sec) elapsed = 0:0:00:17 / Mon May 11 17:40:32 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4489,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 19998  inst.: 295046 (ipc=24.4) sim_rate=16391 (inst/sec) elapsed = 0:0:00:18 / Mon May 11 17:40:33 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4680,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4689,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4794,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4964,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5017,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5027,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5150,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5247,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5261,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5383,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5420,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20998  inst.: 301228 (ipc=21.1) sim_rate=15854 (inst/sec) elapsed = 0:0:00:19 / Mon May 11 17:40:34 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5569,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5661,15498), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5753,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7110,15498), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7111
gpu_sim_insn = 117593
gpu_ipc =      16.5368
gpu_tot_sim_cycle = 22609
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      13.4018
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 284
gpu_stall_icnt2sh    = 1658
gpu_total_sim_rate=15947

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27493
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1097, Miss = 469, Miss_rate = 0.428, Pending_hits = 33, Reservation_fails = 1215
	L1D_cache_core[1]: Access = 1028, Miss = 430, Miss_rate = 0.418, Pending_hits = 35, Reservation_fails = 1028
	L1D_cache_core[2]: Access = 1102, Miss = 465, Miss_rate = 0.422, Pending_hits = 33, Reservation_fails = 1037
	L1D_cache_core[3]: Access = 1347, Miss = 579, Miss_rate = 0.430, Pending_hits = 38, Reservation_fails = 2049
	L1D_cache_core[4]: Access = 1838, Miss = 770, Miss_rate = 0.419, Pending_hits = 50, Reservation_fails = 2001
	L1D_cache_core[5]: Access = 1045, Miss = 444, Miss_rate = 0.425, Pending_hits = 33, Reservation_fails = 1350
	L1D_cache_core[6]: Access = 1315, Miss = 585, Miss_rate = 0.445, Pending_hits = 28, Reservation_fails = 1643
	L1D_cache_core[7]: Access = 1101, Miss = 478, Miss_rate = 0.434, Pending_hits = 27, Reservation_fails = 1559
	L1D_cache_core[8]: Access = 1103, Miss = 472, Miss_rate = 0.428, Pending_hits = 30, Reservation_fails = 1479
	L1D_cache_core[9]: Access = 1039, Miss = 453, Miss_rate = 0.436, Pending_hits = 27, Reservation_fails = 1423
	L1D_cache_core[10]: Access = 1148, Miss = 499, Miss_rate = 0.435, Pending_hits = 31, Reservation_fails = 1415
	L1D_cache_core[11]: Access = 1211, Miss = 523, Miss_rate = 0.432, Pending_hits = 34, Reservation_fails = 1430
	L1D_cache_core[12]: Access = 1021, Miss = 442, Miss_rate = 0.433, Pending_hits = 32, Reservation_fails = 1390
	L1D_cache_core[13]: Access = 931, Miss = 412, Miss_rate = 0.443, Pending_hits = 35, Reservation_fails = 1327
	L1D_cache_core[14]: Access = 1066, Miss = 467, Miss_rate = 0.438, Pending_hits = 36, Reservation_fails = 1874
	L1D_total_cache_accesses = 17392
	L1D_total_cache_misses = 7488
	L1D_total_cache_miss_rate = 0.4305
	L1D_total_cache_pending_hits = 502
	L1D_total_cache_reservation_fails = 22220
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4280
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0299
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2242
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19978
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27166
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
585, 303, 314, 146, 512, 417, 389, 602, 
gpgpu_n_tot_thrd_icount = 1618016
gpgpu_n_tot_w_icount = 50563
gpgpu_n_stall_shd_mem = 27262
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1579
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 27262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17241	W0_Idle:19826	W0_Scoreboard:98087	W1:23840	W2:9199	W3:6062	W4:2486	W5:1039	W6:257	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12632 {8:1579,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 214744 {136:1579,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 523 
averagemflatency = 242 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 22608 
mrq_lat_table:732 	46 	45 	53 	31 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4089 	3699 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3221 	424 	344 	876 	2411 	575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1029 	469 	81 	15 	0 	0 	0 	2 	11 	44 	1539 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513       754       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507       551       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0       513       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 33.000000 35.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 32.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 940/52 = 18.076923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1298    none      none      none         348       312       336       329       317       277      3065      3680    none      none      none      none  
dram[1]:          0    none      none      none         311       314       338       304       331       294      2989      3985    none      none      none      none  
dram[2]:     none      none      none      none         341       323       305       325       298       320      2876      3122    none      none      none      none  
dram[3]:     none      none      none      none         282       309       342       310       326       339      3516      2976    none      none      none      none  
dram[4]:     none      none      none      none         294       315       316       358       315       319     15105      3566    none      none      none      none  
dram[5]:     none      none      none      none         294       320       333       311       320       347      4453      3596    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       337       332       379       458       367       355       456       506         0         0         0         0
dram[1]:          0         0         0         0       305       335       448       374       523       399       458       497         0         0         0         0
dram[2]:          0         0         0         0       303       314       477       515       380       306       497       476         0         0         0         0
dram[3]:          0         0         0         0       305       335       466       396       339       459       474       495         0         0         0         0
dram[4]:          0         0         0         0       295       316       497       383       430       470       518       450         0         0         0         0
dram[5]:          0         0         0         0       297       307       441       317       481       362       451       460         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29523 n_act=11 n_pre=2 n_req=164 n_rd=280 n_write=24 bw_util=0.02038
n_activity=1747 dram_eff=0.348
bk0: 6a 29767i bk1: 0a 29838i bk2: 0a 29840i bk3: 0a 29840i bk4: 18a 29776i bk5: 20a 29745i bk6: 44a 29667i bk7: 42a 29585i bk8: 26a 29751i bk9: 36a 29709i bk10: 42a 29540i bk11: 46a 29566i bk12: 0a 29835i bk13: 0a 29837i bk14: 0a 29838i bk15: 0a 29839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0308981
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29525 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.02051
n_activity=1687 dram_eff=0.3628
bk0: 4a 29818i bk1: 0a 29839i bk2: 0a 29843i bk3: 0a 29844i bk4: 20a 29766i bk5: 16a 29777i bk6: 40a 29649i bk7: 48a 29571i bk8: 32a 29722i bk9: 34a 29679i bk10: 46a 29519i bk11: 42a 29499i bk12: 0a 29837i bk13: 0a 29837i bk14: 0a 29838i bk15: 0a 29839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0209115
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29554 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01863
n_activity=1697 dram_eff=0.3276
bk0: 0a 29841i bk1: 0a 29842i bk2: 0a 29843i bk3: 0a 29843i bk4: 18a 29790i bk5: 22a 29775i bk6: 38a 29709i bk7: 32a 29717i bk8: 30a 29752i bk9: 26a 29739i bk10: 46a 29592i bk11: 42a 29516i bk12: 0a 29835i bk13: 0a 29836i bk14: 0a 29838i bk15: 0a 29841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00720509
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29544 n_act=8 n_pre=0 n_req=157 n_rd=262 n_write=26 bw_util=0.0193
n_activity=1685 dram_eff=0.3418
bk0: 0a 29840i bk1: 0a 29841i bk2: 0a 29841i bk3: 0a 29842i bk4: 18a 29782i bk5: 20a 29728i bk6: 44a 29716i bk7: 40a 29637i bk8: 26a 29728i bk9: 34a 29643i bk10: 38a 29584i bk11: 42a 29444i bk12: 0a 29836i bk13: 0a 29837i bk14: 0a 29839i bk15: 0a 29840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0196046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29548 n_act=8 n_pre=0 n_req=153 n_rd=262 n_write=22 bw_util=0.01903
n_activity=1641 dram_eff=0.3461
bk0: 0a 29839i bk1: 0a 29841i bk2: 0a 29842i bk3: 0a 29844i bk4: 20a 29777i bk5: 20a 29722i bk6: 46a 29601i bk7: 38a 29587i bk8: 30a 29746i bk9: 26a 29697i bk10: 42a 29574i bk11: 40a 29560i bk12: 0a 29836i bk13: 0a 29838i bk14: 0a 29839i bk15: 0a 29839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0221515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29840 n_nop=29553 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.0187
n_activity=1496 dram_eff=0.373
bk0: 0a 29839i bk1: 0a 29840i bk2: 0a 29840i bk3: 0a 29841i bk4: 16a 29788i bk5: 20a 29761i bk6: 38a 29662i bk7: 28a 29679i bk8: 48a 29688i bk9: 32a 29627i bk10: 38a 29557i bk11: 38a 29466i bk12: 0a 29838i bk13: 0a 29839i bk14: 0a 29839i bk15: 0a 29839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0408847

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 611, Miss = 72, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 535, Miss = 71, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 481, Miss = 66, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 502, Miss = 61, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 478, Miss = 68, Miss_rate = 0.142, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 1968, Miss = 69, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 534, Miss = 62, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 608, Miss = 70, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 501, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7851
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1018
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 908
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14437
icnt_total_pkts_simt_to_mem=14060
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 40.5465
	minimum = 6
	maximum = 264
Network latency average = 23.7759
	minimum = 6
	maximum = 180
Slowest packet = 6218
Flit latency average = 24.9845
	minimum = 6
	maximum = 179
Slowest flit = 15424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0605218
	minimum = 0.0421882 (at node 1)
	maximum = 0.201941 (at node 23)
Accepted packet rate average = 0.0605218
	minimum = 0.0421882 (at node 1)
	maximum = 0.201941 (at node 23)
Injected flit rate average = 0.105924
	minimum = 0.0774856 (at node 1)
	maximum = 0.244691 (at node 23)
Accepted flit rate average= 0.105924
	minimum = 0.0697511 (at node 1)
	maximum = 0.393616 (at node 23)
Injected packet length average = 1.75017
Accepted packet length average = 1.75017
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.5056 (4 samples)
	minimum = 6 (4 samples)
	maximum = 88.5 (4 samples)
Network latency average = 12.0387 (4 samples)
	minimum = 6 (4 samples)
	maximum = 66.75 (4 samples)
Flit latency average = 11.5259 (4 samples)
	minimum = 6 (4 samples)
	maximum = 65.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0233997 (4 samples)
	minimum = 0.0134907 (4 samples)
	maximum = 0.0812168 (4 samples)
Accepted packet rate average = 0.0233997 (4 samples)
	minimum = 0.0134907 (4 samples)
	maximum = 0.0812168 (4 samples)
Injected flit rate average = 0.0429313 (4 samples)
	minimum = 0.0241396 (4 samples)
	maximum = 0.106252 (4 samples)
Accepted flit rate average = 0.0429313 (4 samples)
	minimum = 0.0244356 (4 samples)
	maximum = 0.159141 (4 samples)
Injected packet size average = 1.8347 (4 samples)
Accepted packet size average = 1.8347 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 15947 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,22609)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22609)
GPGPU-Sim uArch: cycles simulated: 23109  inst.: 370235 (ipc=134.5) sim_rate=18511 (inst/sec) elapsed = 0:0:00:20 / Mon May 11 17:40:35 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 23609  inst.: 382866 (ipc=79.9) sim_rate=18231 (inst/sec) elapsed = 0:0:00:21 / Mon May 11 17:40:36 2015
GPGPU-Sim uArch: cycles simulated: 24109  inst.: 398303 (ipc=63.5) sim_rate=18104 (inst/sec) elapsed = 0:0:00:22 / Mon May 11 17:40:37 2015
GPGPU-Sim uArch: cycles simulated: 24609  inst.: 413512 (ipc=55.3) sim_rate=17978 (inst/sec) elapsed = 0:0:00:23 / Mon May 11 17:40:38 2015
GPGPU-Sim uArch: cycles simulated: 25109  inst.: 430100 (ipc=50.8) sim_rate=17920 (inst/sec) elapsed = 0:0:00:24 / Mon May 11 17:40:39 2015
GPGPU-Sim uArch: cycles simulated: 25609  inst.: 445107 (ipc=47.4) sim_rate=17804 (inst/sec) elapsed = 0:0:00:25 / Mon May 11 17:40:40 2015
GPGPU-Sim uArch: cycles simulated: 26109  inst.: 461106 (ipc=45.2) sim_rate=17734 (inst/sec) elapsed = 0:0:00:26 / Mon May 11 17:40:41 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(14,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 26609  inst.: 477135 (ipc=43.5) sim_rate=17671 (inst/sec) elapsed = 0:0:00:27 / Mon May 11 17:40:42 2015
GPGPU-Sim uArch: cycles simulated: 27609  inst.: 503087 (ipc=40.0) sim_rate=17967 (inst/sec) elapsed = 0:0:00:28 / Mon May 11 17:40:43 2015
GPGPU-Sim uArch: cycles simulated: 28109  inst.: 515003 (ipc=38.5) sim_rate=17758 (inst/sec) elapsed = 0:0:00:29 / Mon May 11 17:40:44 2015
GPGPU-Sim uArch: cycles simulated: 28609  inst.: 525634 (ipc=37.1) sim_rate=17521 (inst/sec) elapsed = 0:0:00:30 / Mon May 11 17:40:45 2015
GPGPU-Sim uArch: cycles simulated: 29109  inst.: 534549 (ipc=35.6) sim_rate=17243 (inst/sec) elapsed = 0:0:00:31 / Mon May 11 17:40:46 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6550,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6661,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6718,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6998,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29609  inst.: 542718 (ipc=34.2) sim_rate=16959 (inst/sec) elapsed = 0:0:00:32 / Mon May 11 17:40:47 2015
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7374,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7377,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7614,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7756,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7948,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30609  inst.: 553453 (ipc=31.3) sim_rate=16771 (inst/sec) elapsed = 0:0:00:33 / Mon May 11 17:40:48 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8196,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8318,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8527,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8649,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8838,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 32609  inst.: 560309 (ipc=25.7) sim_rate=16479 (inst/sec) elapsed = 0:0:00:34 / Mon May 11 17:40:49 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11587,22609), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11974,22609), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11975
gpu_sim_insn = 260872
gpu_ipc =      21.7847
gpu_tot_sim_cycle = 34584
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      16.3044
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1277
gpu_stall_icnt2sh    = 9453
gpu_total_sim_rate=16584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 49474
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2928, Miss = 1157, Miss_rate = 0.395, Pending_hits = 47, Reservation_fails = 3842
	L1D_cache_core[1]: Access = 3144, Miss = 1317, Miss_rate = 0.419, Pending_hits = 81, Reservation_fails = 3642
	L1D_cache_core[2]: Access = 2868, Miss = 1148, Miss_rate = 0.400, Pending_hits = 64, Reservation_fails = 3046
	L1D_cache_core[3]: Access = 3258, Miss = 1299, Miss_rate = 0.399, Pending_hits = 51, Reservation_fails = 5038
	L1D_cache_core[4]: Access = 3636, Miss = 1430, Miss_rate = 0.393, Pending_hits = 63, Reservation_fails = 4599
	L1D_cache_core[5]: Access = 5128, Miss = 2360, Miss_rate = 0.460, Pending_hits = 233, Reservation_fails = 5939
	L1D_cache_core[6]: Access = 3554, Miss = 1450, Miss_rate = 0.408, Pending_hits = 58, Reservation_fails = 5305
	L1D_cache_core[7]: Access = 3192, Miss = 1247, Miss_rate = 0.391, Pending_hits = 45, Reservation_fails = 4727
	L1D_cache_core[8]: Access = 3003, Miss = 1231, Miss_rate = 0.410, Pending_hits = 73, Reservation_fails = 3709
	L1D_cache_core[9]: Access = 3297, Miss = 1348, Miss_rate = 0.409, Pending_hits = 66, Reservation_fails = 4347
	L1D_cache_core[10]: Access = 3187, Miss = 1246, Miss_rate = 0.391, Pending_hits = 55, Reservation_fails = 4454
	L1D_cache_core[11]: Access = 3059, Miss = 1195, Miss_rate = 0.391, Pending_hits = 46, Reservation_fails = 4177
	L1D_cache_core[12]: Access = 3002, Miss = 1246, Miss_rate = 0.415, Pending_hits = 71, Reservation_fails = 4429
	L1D_cache_core[13]: Access = 2937, Miss = 1250, Miss_rate = 0.426, Pending_hits = 83, Reservation_fails = 3983
	L1D_cache_core[14]: Access = 2987, Miss = 1162, Miss_rate = 0.389, Pending_hits = 58, Reservation_fails = 4154
	L1D_total_cache_accesses = 49180
	L1D_total_cache_misses = 20086
	L1D_total_cache_miss_rate = 0.4084
	L1D_total_cache_pending_hits = 1094
	L1D_total_cache_reservation_fails = 65391
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 7418
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0173
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9777
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7290
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55614
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 49147
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
938, 572, 510, 471, 820, 703, 770, 899, 
gpgpu_n_tot_thrd_icount = 2936576
gpgpu_n_tot_w_icount = 91768
gpgpu_n_stall_shd_mem = 91247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3889
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 91247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56785	W0_Idle:22037	W0_Scoreboard:134640	W1:30740	W2:13585	W3:10144	W4:6480	W5:4923	W6:3375	W7:2625	W8:1790	W9:1742	W10:1496	W11:1224	W12:1505	W13:1088	W14:772	W15:378	W16:104	W17:156	W18:41	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31112 {8:3889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 528904 {136:3889,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 612 
averagemflatency = 242 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 34568 
mrq_lat_table:1032 	88 	80 	80 	35 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12004 	8731 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5025 	1474 	1641 	5682 	6318 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1714 	1541 	583 	63 	3 	0 	0 	2 	11 	44 	1539 	15049 	211 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513       754       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507       551       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0       513       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1354/52 = 26.038462
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1298    none      none      none         744       665       740       587       500       542      7302      9733    none      none      none      none  
dram[1]:          0    none      none      none         841       626       717       651       505       656      7124     10054    none      none      none      none  
dram[2]:     none      none      none      none         796       732       675       554       463       600      7564      7440    none      none      none      none  
dram[3]:     none      none      none      none         843       819       693       664       495       628      7355      7290    none      none      none      none  
dram[4]:     none      none      none      none         743       731       653       642       627       529     27911      7454    none      none      none      none  
dram[5]:     none      none      none      none         504       670       634       691       571       647     10205      7520    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       337       332       467       458       476       405       500       506         0         0         0         0
dram[1]:          0         0         0         0       330       444       448       553       523       546       458       558         0         0         0         0
dram[2]:          0         0         0         0       384       317       477       515       383       409       497       476         0         0         0         0
dram[3]:          0         0         0         0       392       445       466       442       393       502       474       498         0         0         0         0
dram[4]:          0         0         0         0       425       355       553       383       584       470       612       450         0         0         0         0
dram[5]:          0         0         0         0       334       473       446       458       481       451       469       554         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45203 n_act=11 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01884
n_activity=2262 dram_eff=0.3802
bk0: 6a 45573i bk1: 0a 45644i bk2: 0a 45646i bk3: 0a 45646i bk4: 20a 45578i bk5: 20a 45551i bk6: 64a 45414i bk7: 64a 45331i bk8: 62a 45460i bk9: 62a 45394i bk10: 56a 45257i bk11: 52a 45343i bk12: 0a 45641i bk13: 0a 45643i bk14: 0a 45644i bk15: 0a 45645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0230469
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45207 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01884
n_activity=2280 dram_eff=0.3772
bk0: 4a 45624i bk1: 0a 45645i bk2: 0a 45649i bk3: 0a 45650i bk4: 20a 45572i bk5: 20a 45575i bk6: 64a 45393i bk7: 64a 45340i bk8: 64a 45449i bk9: 62a 45404i bk10: 56a 45293i bk11: 52a 45257i bk12: 0a 45643i bk13: 0a 45643i bk14: 0a 45644i bk15: 0a 45645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0143715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45208 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01884
n_activity=2344 dram_eff=0.3669
bk0: 0a 45647i bk1: 0a 45648i bk2: 0a 45649i bk3: 0a 45649i bk4: 20a 45592i bk5: 24a 45577i bk6: 64a 45449i bk7: 64a 45440i bk8: 64a 45455i bk9: 64a 45412i bk10: 56a 45335i bk11: 50a 45285i bk12: 0a 45641i bk13: 0a 45642i bk14: 0a 45644i bk15: 0a 45647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00804013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45210 n_act=8 n_pre=0 n_req=227 n_rd=402 n_write=26 bw_util=0.01875
n_activity=2242 dram_eff=0.3818
bk0: 0a 45646i bk1: 0a 45647i bk2: 0a 45647i bk3: 0a 45648i bk4: 20a 45584i bk5: 24a 45526i bk6: 64a 45463i bk7: 64a 45373i bk8: 60a 45430i bk9: 62a 45349i bk10: 56a 45266i bk11: 52a 45210i bk12: 0a 45642i bk13: 0a 45643i bk14: 0a 45645i bk15: 0a 45646i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0197827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45212 n_act=8 n_pre=0 n_req=224 n_rd=404 n_write=22 bw_util=0.01867
n_activity=2197 dram_eff=0.3878
bk0: 0a 45645i bk1: 0a 45647i bk2: 0a 45648i bk3: 0a 45650i bk4: 20a 45583i bk5: 24a 45519i bk6: 64a 45349i bk7: 64a 45308i bk8: 64a 45450i bk9: 62a 45374i bk10: 54a 45334i bk11: 52a 45323i bk12: 0a 45642i bk13: 0a 45644i bk14: 0a 45645i bk15: 0a 45645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0174385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45646 n_nop=45215 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01853
n_activity=2075 dram_eff=0.4077
bk0: 0a 45645i bk1: 0a 45646i bk2: 0a 45646i bk3: 0a 45647i bk4: 20a 45586i bk5: 24a 45557i bk6: 64a 45397i bk7: 64a 45361i bk8: 64a 45451i bk9: 62a 45324i bk10: 52a 45314i bk11: 52a 45175i bk12: 0a 45644i bk13: 0a 45645i bk14: 0a 45645i bk15: 0a 45645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0363011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1469, Miss = 104, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 1744, Miss = 99, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1451, Miss = 104, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 1741, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1446, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1367, Miss = 101, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1431, Miss = 100, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1390, Miss = 101, Miss_rate = 0.073, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 4349, Miss = 101, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1360, Miss = 101, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1732, Miss = 100, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1340, Miss = 101, Miss_rate = 0.075, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20820
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0583
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=36646
icnt_total_pkts_simt_to_mem=37829
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.7247
	minimum = 6
	maximum = 262
Network latency average = 20.8768
	minimum = 6
	maximum = 206
Slowest packet = 16960
Flit latency average = 21.1051
	minimum = 6
	maximum = 205
Slowest flit = 57315
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0802227
	minimum = 0.0572025 (at node 4)
	maximum = 0.198831 (at node 23)
Accepted packet rate average = 0.0802227
	minimum = 0.0572025 (at node 4)
	maximum = 0.198831 (at node 23)
Injected flit rate average = 0.142204
	minimum = 0.10714 (at node 2)
	maximum = 0.278747 (at node 5)
Accepted flit rate average= 0.142204
	minimum = 0.086263 (at node 4)
	maximum = 0.383633 (at node 23)
Injected packet length average = 1.77261
Accepted packet length average = 1.77261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.9494 (5 samples)
	minimum = 6 (5 samples)
	maximum = 123.2 (5 samples)
Network latency average = 13.8064 (5 samples)
	minimum = 6 (5 samples)
	maximum = 94.6 (5 samples)
Flit latency average = 13.4418 (5 samples)
	minimum = 6 (5 samples)
	maximum = 93.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0347643 (5 samples)
	minimum = 0.0222331 (5 samples)
	maximum = 0.10474 (5 samples)
Accepted packet rate average = 0.0347643 (5 samples)
	minimum = 0.0222331 (5 samples)
	maximum = 0.10474 (5 samples)
Injected flit rate average = 0.0627858 (5 samples)
	minimum = 0.0407396 (5 samples)
	maximum = 0.140751 (5 samples)
Accepted flit rate average = 0.0627858 (5 samples)
	minimum = 0.0368011 (5 samples)
	maximum = 0.204039 (5 samples)
Injected packet size average = 1.80604 (5 samples)
Accepted packet size average = 1.80604 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 16584 (inst/sec)
gpgpu_simulation_rate = 1017 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34584)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34584)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 35084  inst.: 637106 (ipc=146.5) sim_rate=18203 (inst/sec) elapsed = 0:0:00:35 / Mon May 11 17:40:50 2015
GPGPU-Sim uArch: cycles simulated: 35584  inst.: 654191 (ipc=90.3) sim_rate=18171 (inst/sec) elapsed = 0:0:00:36 / Mon May 11 17:40:51 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 36084  inst.: 675757 (ipc=74.6) sim_rate=18263 (inst/sec) elapsed = 0:0:00:37 / Mon May 11 17:40:52 2015
GPGPU-Sim uArch: cycles simulated: 36584  inst.: 712270 (ipc=74.2) sim_rate=18743 (inst/sec) elapsed = 0:0:00:38 / Mon May 11 17:40:53 2015
GPGPU-Sim uArch: cycles simulated: 37084  inst.: 741789 (ipc=71.2) sim_rate=19020 (inst/sec) elapsed = 0:0:00:39 / Mon May 11 17:40:54 2015
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(15,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 37584  inst.: 763228 (ipc=66.5) sim_rate=19080 (inst/sec) elapsed = 0:0:00:40 / Mon May 11 17:40:55 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3267,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3291,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3303,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3317,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3365,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 38084  inst.: 774092 (ipc=60.1) sim_rate=18880 (inst/sec) elapsed = 0:0:00:41 / Mon May 11 17:40:56 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3811,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3817,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3875,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3938,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3996,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4068,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4243,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4360,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39084  inst.: 783156 (ipc=48.7) sim_rate=18646 (inst/sec) elapsed = 0:0:00:42 / Mon May 11 17:40:57 2015
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4615,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6433,34584), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6744,34584), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 6745
gpu_sim_insn = 225642
gpu_ipc =      33.4532
gpu_tot_sim_cycle = 41329
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      19.1032
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4689
gpu_stall_icnt2sh    = 18321
gpu_total_sim_rate=18797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64765
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4292, Miss = 1390, Miss_rate = 0.324, Pending_hits = 63, Reservation_fails = 4222
	L1D_cache_core[1]: Access = 4574, Miss = 1553, Miss_rate = 0.340, Pending_hits = 96, Reservation_fails = 4207
	L1D_cache_core[2]: Access = 4148, Miss = 1372, Miss_rate = 0.331, Pending_hits = 102, Reservation_fails = 3244
	L1D_cache_core[3]: Access = 4580, Miss = 1537, Miss_rate = 0.336, Pending_hits = 84, Reservation_fails = 5461
	L1D_cache_core[4]: Access = 5109, Miss = 1663, Miss_rate = 0.326, Pending_hits = 93, Reservation_fails = 5131
	L1D_cache_core[5]: Access = 6482, Miss = 2583, Miss_rate = 0.398, Pending_hits = 257, Reservation_fails = 6136
	L1D_cache_core[6]: Access = 6364, Miss = 2256, Miss_rate = 0.354, Pending_hits = 228, Reservation_fails = 6727
	L1D_cache_core[7]: Access = 4362, Miss = 1444, Miss_rate = 0.331, Pending_hits = 61, Reservation_fails = 4874
	L1D_cache_core[8]: Access = 4282, Miss = 1440, Miss_rate = 0.336, Pending_hits = 92, Reservation_fails = 4082
	L1D_cache_core[9]: Access = 4630, Miss = 1607, Miss_rate = 0.347, Pending_hits = 99, Reservation_fails = 4511
	L1D_cache_core[10]: Access = 4517, Miss = 1498, Miss_rate = 0.332, Pending_hits = 82, Reservation_fails = 4685
	L1D_cache_core[11]: Access = 4314, Miss = 1408, Miss_rate = 0.326, Pending_hits = 71, Reservation_fails = 4488
	L1D_cache_core[12]: Access = 4230, Miss = 1451, Miss_rate = 0.343, Pending_hits = 82, Reservation_fails = 4755
	L1D_cache_core[13]: Access = 4303, Miss = 1510, Miss_rate = 0.351, Pending_hits = 116, Reservation_fails = 4243
	L1D_cache_core[14]: Access = 4295, Miss = 1422, Miss_rate = 0.331, Pending_hits = 96, Reservation_fails = 4438
	L1D_total_cache_accesses = 70482
	L1D_total_cache_misses = 24134
	L1D_total_cache_miss_rate = 0.3424
	L1D_total_cache_pending_hits = 1622
	L1D_total_cache_reservation_fails = 71204
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9130
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9002
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 709
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64438
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1206, 778, 734, 711, 1004, 988, 965, 1094, 
gpgpu_n_tot_thrd_icount = 3815520
gpgpu_n_tot_w_icount = 119235
gpgpu_n_stall_shd_mem = 111960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5690
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 111960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59919	W0_Idle:23225	W0_Scoreboard:162876	W1:38512	W2:17218	W3:11527	W4:7352	W5:5556	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45520 {8:5690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 773840 {136:5690,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 612 
averagemflatency = 240 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 41247 
mrq_lat_table:1041 	88 	80 	80 	35 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14700 	10191 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6616 	2073 	2277 	6310 	6993 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2095 	2373 	1074 	158 	5 	0 	0 	2 	11 	44 	1539 	15049 	2569 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513       754       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507       551       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0       513       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1298    none      none      none        1074       969      1176       932       860       826      8391     10941    none      none      none      none  
dram[1]:          0    none      none      none        1120       917      1122      1064       850      1089      8096     11578    none      none      none      none  
dram[2]:     none      none      none      none        1192      1095      1046       934       764       954      8581      8319    none      none      none      none  
dram[3]:     none      none      none      none        1129      1241      1065      1027       886       998      8400      7932    none      none      none      none  
dram[4]:     none      none      none      none        1045      1082       997       990       932       896     32674      8494    none      none      none      none  
dram[5]:     none      none      none      none         802      1076      1030      1089       917       975     11392      8583    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       337       332       485       458       509       405       509       506         0         0         0         0
dram[1]:          0         0         0         0       330       444       448       553       523       546       458       567         0         0         0         0
dram[2]:          0         0         0         0       384       317       477       515       383       423       497       527         0         0         0         0
dram[3]:          0         0         0         0       392       445       466       442       478       502       474       498         0         0         0         0
dram[4]:          0         0         0         0       441       355       553       383       584       471       612       458         0         0         0         0
dram[5]:          0         0         0         0       367       473       456       458       481       451       499       554         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54102 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01591
n_activity=2292 dram_eff=0.3787
bk0: 6a 54476i bk1: 0a 54547i bk2: 0a 54549i bk3: 0a 54549i bk4: 20a 54481i bk5: 20a 54454i bk6: 64a 54317i bk7: 64a 54234i bk8: 64a 54359i bk9: 64a 54293i bk10: 56a 54160i bk11: 52a 54246i bk12: 0a 54544i bk13: 0a 54546i bk14: 0a 54547i bk15: 0a 54548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0192854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54108 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01584
n_activity=2295 dram_eff=0.3765
bk0: 4a 54527i bk1: 0a 54548i bk2: 0a 54552i bk3: 0a 54553i bk4: 20a 54475i bk5: 20a 54478i bk6: 64a 54296i bk7: 64a 54243i bk8: 64a 54352i bk9: 64a 54303i bk10: 56a 54196i bk11: 52a 54160i bk12: 0a 54546i bk13: 0a 54546i bk14: 0a 54547i bk15: 0a 54548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54109 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01584
n_activity=2359 dram_eff=0.3663
bk0: 0a 54550i bk1: 0a 54551i bk2: 0a 54552i bk3: 0a 54552i bk4: 20a 54495i bk5: 24a 54480i bk6: 64a 54352i bk7: 64a 54343i bk8: 64a 54358i bk9: 64a 54315i bk10: 56a 54238i bk11: 52a 54184i bk12: 0a 54544i bk13: 0a 54545i bk14: 0a 54547i bk15: 0a 54550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0067279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54107 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01591
n_activity=2287 dram_eff=0.3795
bk0: 0a 54549i bk1: 0a 54550i bk2: 0a 54550i bk3: 0a 54551i bk4: 20a 54487i bk5: 24a 54429i bk6: 64a 54366i bk7: 64a 54276i bk8: 64a 54325i bk9: 64a 54248i bk10: 56a 54169i bk11: 52a 54113i bk12: 0a 54545i bk13: 0a 54546i bk14: 0a 54548i bk15: 0a 54549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0165539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54113 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01569
n_activity=2212 dram_eff=0.387
bk0: 0a 54548i bk1: 0a 54550i bk2: 0a 54551i bk3: 0a 54553i bk4: 20a 54486i bk5: 24a 54422i bk6: 64a 54252i bk7: 64a 54211i bk8: 64a 54353i bk9: 64a 54273i bk10: 54a 54237i bk11: 52a 54226i bk12: 0a 54545i bk13: 0a 54547i bk14: 0a 54548i bk15: 0a 54548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0145924
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54549 n_nop=54116 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01558
n_activity=2090 dram_eff=0.4067
bk0: 0a 54548i bk1: 0a 54549i bk2: 0a 54549i bk3: 0a 54550i bk4: 20a 54489i bk5: 24a 54460i bk6: 64a 54300i bk7: 64a 54264i bk8: 64a 54354i bk9: 64a 54223i bk10: 52a 54217i bk11: 52a 54078i bk12: 0a 54547i bk13: 0a 54548i bk14: 0a 54548i bk15: 0a 54548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0303764

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1785, Miss = 105, Miss_rate = 0.059, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2074, Miss = 100, Miss_rate = 0.048, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1752, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 2089, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1750, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1669, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1731, Miss = 102, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1616, Miss = 102, Miss_rate = 0.063, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 5200, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1649, Miss = 102, Miss_rate = 0.062, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2037, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1627, Miss = 102, Miss_rate = 0.063, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 24979
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0489
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4596
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=48009
icnt_total_pkts_simt_to_mem=44346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.9987
	minimum = 6
	maximum = 244
Network latency average = 21.2992
	minimum = 6
	maximum = 171
Slowest packet = 43604
Flit latency average = 19.8276
	minimum = 6
	maximum = 167
Slowest flit = 90155
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0456744
	minimum = 0.0300964 (at node 7)
	maximum = 0.126168 (at node 23)
Accepted packet rate average = 0.0456744
	minimum = 0.0300964 (at node 7)
	maximum = 0.126168 (at node 23)
Injected flit rate average = 0.0981797
	minimum = 0.0483321 (at node 7)
	maximum = 0.203262 (at node 23)
Accepted flit rate average= 0.0981797
	minimum = 0.0447739 (at node 22)
	maximum = 0.417643 (at node 6)
Injected packet length average = 2.14956
Accepted packet length average = 2.14956
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.6243 (6 samples)
	minimum = 6 (6 samples)
	maximum = 143.333 (6 samples)
Network latency average = 15.0552 (6 samples)
	minimum = 6 (6 samples)
	maximum = 107.333 (6 samples)
Flit latency average = 14.5061 (6 samples)
	minimum = 6 (6 samples)
	maximum = 105.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0365827 (6 samples)
	minimum = 0.0235436 (6 samples)
	maximum = 0.108311 (6 samples)
Accepted packet rate average = 0.0365827 (6 samples)
	minimum = 0.0235436 (6 samples)
	maximum = 0.108311 (6 samples)
Injected flit rate average = 0.0686848 (6 samples)
	minimum = 0.042005 (6 samples)
	maximum = 0.151169 (6 samples)
Accepted flit rate average = 0.0686848 (6 samples)
	minimum = 0.0381299 (6 samples)
	maximum = 0.23964 (6 samples)
Injected packet size average = 1.87752 (6 samples)
Accepted packet size average = 1.87752 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 18797 (inst/sec)
gpgpu_simulation_rate = 984 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,41329)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,41329)
GPGPU-Sim uArch: cycles simulated: 41829  inst.: 846216 (ipc=113.4) sim_rate=19679 (inst/sec) elapsed = 0:0:00:43 / Mon May 11 17:40:58 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 42329  inst.: 855027 (ipc=65.5) sim_rate=19432 (inst/sec) elapsed = 0:0:00:44 / Mon May 11 17:40:59 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1070,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1130,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1183,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1191,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1303,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1304,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1304,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1391,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1409,41329), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1409,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1438,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1487,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42829  inst.: 860083 (ipc=47.0) sim_rate=19112 (inst/sec) elapsed = 0:0:00:45 / Mon May 11 17:41:00 2015
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1526,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1541,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1719,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1722,41329), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1723
gpu_sim_insn = 70772
gpu_ipc =      41.0749
gpu_tot_sim_cycle = 43052
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      19.9825
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4689
gpu_stall_icnt2sh    = 19342
gpu_total_sim_rate=19117

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70209
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4449, Miss = 1428, Miss_rate = 0.321, Pending_hits = 70, Reservation_fails = 4222
	L1D_cache_core[1]: Access = 4720, Miss = 1592, Miss_rate = 0.337, Pending_hits = 103, Reservation_fails = 4207
	L1D_cache_core[2]: Access = 4294, Miss = 1412, Miss_rate = 0.329, Pending_hits = 108, Reservation_fails = 3244
	L1D_cache_core[3]: Access = 4738, Miss = 1576, Miss_rate = 0.333, Pending_hits = 90, Reservation_fails = 5461
	L1D_cache_core[4]: Access = 5283, Miss = 1706, Miss_rate = 0.323, Pending_hits = 101, Reservation_fails = 5131
	L1D_cache_core[5]: Access = 6617, Miss = 2615, Miss_rate = 0.395, Pending_hits = 263, Reservation_fails = 6136
	L1D_cache_core[6]: Access = 6526, Miss = 2299, Miss_rate = 0.352, Pending_hits = 235, Reservation_fails = 6727
	L1D_cache_core[7]: Access = 4655, Miss = 1521, Miss_rate = 0.327, Pending_hits = 80, Reservation_fails = 4874
	L1D_cache_core[8]: Access = 4419, Miss = 1475, Miss_rate = 0.334, Pending_hits = 98, Reservation_fails = 4082
	L1D_cache_core[9]: Access = 4753, Miss = 1640, Miss_rate = 0.345, Pending_hits = 107, Reservation_fails = 4511
	L1D_cache_core[10]: Access = 4680, Miss = 1539, Miss_rate = 0.329, Pending_hits = 89, Reservation_fails = 4685
	L1D_cache_core[11]: Access = 4416, Miss = 1441, Miss_rate = 0.326, Pending_hits = 78, Reservation_fails = 4488
	L1D_cache_core[12]: Access = 4309, Miss = 1476, Miss_rate = 0.343, Pending_hits = 88, Reservation_fails = 4755
	L1D_cache_core[13]: Access = 4459, Miss = 1551, Miss_rate = 0.348, Pending_hits = 122, Reservation_fails = 4243
	L1D_cache_core[14]: Access = 4473, Miss = 1471, Miss_rate = 0.329, Pending_hits = 104, Reservation_fails = 4438
	L1D_total_cache_accesses = 72791
	L1D_total_cache_misses = 24742
	L1D_total_cache_miss_rate = 0.3399
	L1D_total_cache_pending_hits = 1736
	L1D_total_cache_reservation_fails = 71204
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9722
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0132
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1675
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9594
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 69882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1284, 856, 812, 789, 1093, 1003, 1065, 1183, 
gpgpu_n_tot_thrd_icount = 4115840
gpgpu_n_tot_w_icount = 128620
gpgpu_n_stall_shd_mem = 112715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6132
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112715
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59920	W0_Idle:23723	W0_Scoreboard:173725	W1:42011	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49056 {8:6132,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 833952 {136:6132,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 612 
averagemflatency = 238 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 43051 
mrq_lat_table:1041 	88 	80 	80 	35 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15370 	10192 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7095 	2225 	2317 	6310 	6993 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2225 	2606 	1147 	164 	5 	0 	0 	2 	11 	44 	1539 	15049 	2798 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513       754       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507       551       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0       513       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1298    none      none      none        1193      1064      1249      1020       894       855      8477     11087    none      none      none      none  
dram[1]:          0    none      none      none        1264      1007      1166      1133       873      1152      8184     11718    none      none      none      none  
dram[2]:     none      none      none      none        1295      1218      1080      1006       815       992      8663      8446    none      none      none      none  
dram[3]:     none      none      none      none        1217      1372      1113      1114       941      1062      8488      8035    none      none      none      none  
dram[4]:     none      none      none      none        1167      1192      1071      1061      1012       945     32807      8626    none      none      none      none  
dram[5]:     none      none      none      none         890      1167      1089      1170       950      1016     11506      8731    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       337       332       485       458       509       405       509       506         0         0         0         0
dram[1]:          0         0         0         0       330       444       448       553       523       546       458       567         0         0         0         0
dram[2]:          0         0         0         0       384       317       477       515       383       423       497       527         0         0         0         0
dram[3]:          0         0         0         0       392       445       466       442       478       502       474       498         0         0         0         0
dram[4]:          0         0         0         0       441       355       553       383       584       471       612       458         0         0         0         0
dram[5]:          0         0         0         0       367       473       456       458       481       451       499       554         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56376 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01528
n_activity=2292 dram_eff=0.3787
bk0: 6a 56750i bk1: 0a 56821i bk2: 0a 56823i bk3: 0a 56823i bk4: 20a 56755i bk5: 20a 56728i bk6: 64a 56591i bk7: 64a 56508i bk8: 64a 56633i bk9: 64a 56567i bk10: 56a 56434i bk11: 52a 56520i bk12: 0a 56818i bk13: 0a 56820i bk14: 0a 56821i bk15: 0a 56822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0185136
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56382 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01521
n_activity=2295 dram_eff=0.3765
bk0: 4a 56801i bk1: 0a 56822i bk2: 0a 56826i bk3: 0a 56827i bk4: 20a 56749i bk5: 20a 56752i bk6: 64a 56570i bk7: 64a 56517i bk8: 64a 56626i bk9: 64a 56577i bk10: 56a 56470i bk11: 52a 56434i bk12: 0a 56820i bk13: 0a 56820i bk14: 0a 56821i bk15: 0a 56822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0115446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56383 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01521
n_activity=2359 dram_eff=0.3663
bk0: 0a 56824i bk1: 0a 56825i bk2: 0a 56826i bk3: 0a 56826i bk4: 20a 56769i bk5: 24a 56754i bk6: 64a 56626i bk7: 64a 56617i bk8: 64a 56632i bk9: 64a 56589i bk10: 56a 56512i bk11: 52a 56458i bk12: 0a 56818i bk13: 0a 56819i bk14: 0a 56821i bk15: 0a 56824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00645865
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56381 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01528
n_activity=2287 dram_eff=0.3795
bk0: 0a 56823i bk1: 0a 56824i bk2: 0a 56824i bk3: 0a 56825i bk4: 20a 56761i bk5: 24a 56703i bk6: 64a 56640i bk7: 64a 56550i bk8: 64a 56599i bk9: 64a 56522i bk10: 56a 56443i bk11: 52a 56387i bk12: 0a 56819i bk13: 0a 56820i bk14: 0a 56822i bk15: 0a 56823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0158915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56387 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.01506
n_activity=2212 dram_eff=0.387
bk0: 0a 56822i bk1: 0a 56824i bk2: 0a 56825i bk3: 0a 56827i bk4: 20a 56760i bk5: 24a 56696i bk6: 64a 56526i bk7: 64a 56485i bk8: 64a 56627i bk9: 64a 56547i bk10: 54a 56511i bk11: 52a 56500i bk12: 0a 56819i bk13: 0a 56821i bk14: 0a 56822i bk15: 0a 56822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56823 n_nop=56390 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01496
n_activity=2090 dram_eff=0.4067
bk0: 0a 56822i bk1: 0a 56823i bk2: 0a 56823i bk3: 0a 56824i bk4: 20a 56763i bk5: 24a 56734i bk6: 64a 56574i bk7: 64a 56538i bk8: 64a 56628i bk9: 64a 56497i bk10: 52a 56491i bk11: 52a 56352i bk12: 0a 56821i bk13: 0a 56822i bk14: 0a 56822i bk15: 0a 56822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0291607

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1834, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2136, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1797, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 2149, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1795, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1728, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1779, Miss = 102, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1680, Miss = 102, Miss_rate = 0.061, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 5267, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1709, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2087, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1689, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25650
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=50448
icnt_total_pkts_simt_to_mem=45246
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8666
	minimum = 6
	maximum = 100
Network latency average = 13.5127
	minimum = 6
	maximum = 81
Slowest packet = 50808
Flit latency average = 12.2803
	minimum = 6
	maximum = 81
Slowest flit = 94188
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0288472
	minimum = 0.0168311 (at node 12)
	maximum = 0.0493326 (at node 7)
Accepted packet rate average = 0.0288472
	minimum = 0.0168311 (at node 12)
	maximum = 0.0493326 (at node 7)
Injected flit rate average = 0.071774
	minimum = 0.0237957 (at node 12)
	maximum = 0.143935 (at node 22)
Accepted flit rate average= 0.071774
	minimum = 0.0342426 (at node 17)
	maximum = 0.18166 (at node 7)
Injected packet length average = 2.48808
Accepted packet length average = 2.48808
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8018 (7 samples)
	minimum = 6 (7 samples)
	maximum = 137.143 (7 samples)
Network latency average = 14.8348 (7 samples)
	minimum = 6 (7 samples)
	maximum = 103.571 (7 samples)
Flit latency average = 14.1881 (7 samples)
	minimum = 6 (7 samples)
	maximum = 102 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0354776 (7 samples)
	minimum = 0.0225847 (7 samples)
	maximum = 0.0998854 (7 samples)
Accepted packet rate average = 0.0354776 (7 samples)
	minimum = 0.0225847 (7 samples)
	maximum = 0.0998854 (7 samples)
Injected flit rate average = 0.0691261 (7 samples)
	minimum = 0.0394037 (7 samples)
	maximum = 0.150136 (7 samples)
Accepted flit rate average = 0.0691261 (7 samples)
	minimum = 0.0375746 (7 samples)
	maximum = 0.231357 (7 samples)
Injected packet size average = 1.94844 (7 samples)
Accepted packet size average = 1.94844 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 19117 (inst/sec)
gpgpu_simulation_rate = 956 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43052)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43052)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (249,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (249,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (249,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (251,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (251,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (255,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (255,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (255,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (255,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (259,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (259,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (261,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (261,43052), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (352,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (674,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (759,43052), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 760
gpu_sim_insn = 57409
gpu_ipc =      75.5382
gpu_tot_sim_cycle = 43812
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      20.9462
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4689
gpu_stall_icnt2sh    = 19342
gpu_total_sim_rate=19949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71398
	L1I_total_cache_misses = 327
	L1I_total_cache_miss_rate = 0.0046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4457, Miss = 1430, Miss_rate = 0.321, Pending_hits = 76, Reservation_fails = 4222
	L1D_cache_core[1]: Access = 4728, Miss = 1594, Miss_rate = 0.337, Pending_hits = 109, Reservation_fails = 4207
	L1D_cache_core[2]: Access = 4308, Miss = 1416, Miss_rate = 0.329, Pending_hits = 114, Reservation_fails = 3244
	L1D_cache_core[3]: Access = 4754, Miss = 1580, Miss_rate = 0.332, Pending_hits = 96, Reservation_fails = 5461
	L1D_cache_core[4]: Access = 5291, Miss = 1708, Miss_rate = 0.323, Pending_hits = 107, Reservation_fails = 5131
	L1D_cache_core[5]: Access = 6625, Miss = 2617, Miss_rate = 0.395, Pending_hits = 269, Reservation_fails = 6136
	L1D_cache_core[6]: Access = 6534, Miss = 2301, Miss_rate = 0.352, Pending_hits = 241, Reservation_fails = 6727
	L1D_cache_core[7]: Access = 4663, Miss = 1523, Miss_rate = 0.327, Pending_hits = 86, Reservation_fails = 4874
	L1D_cache_core[8]: Access = 4435, Miss = 1479, Miss_rate = 0.333, Pending_hits = 110, Reservation_fails = 4082
	L1D_cache_core[9]: Access = 4761, Miss = 1642, Miss_rate = 0.345, Pending_hits = 113, Reservation_fails = 4511
	L1D_cache_core[10]: Access = 4688, Miss = 1541, Miss_rate = 0.329, Pending_hits = 95, Reservation_fails = 4685
	L1D_cache_core[11]: Access = 4424, Miss = 1443, Miss_rate = 0.326, Pending_hits = 84, Reservation_fails = 4488
	L1D_cache_core[12]: Access = 4317, Miss = 1478, Miss_rate = 0.342, Pending_hits = 94, Reservation_fails = 4755
	L1D_cache_core[13]: Access = 4467, Miss = 1553, Miss_rate = 0.348, Pending_hits = 128, Reservation_fails = 4243
	L1D_cache_core[14]: Access = 4481, Miss = 1473, Miss_rate = 0.329, Pending_hits = 110, Reservation_fails = 4438
	L1D_total_cache_accesses = 72933
	L1D_total_cache_misses = 24778
	L1D_total_cache_miss_rate = 0.3397
	L1D_total_cache_pending_hits = 1832
	L1D_total_cache_reservation_fails = 71204
	L1D_cache_data_port_util = 0.119
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 9984
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14306
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9856
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 56898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71071
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 327
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1299, 871, 827, 804, 1108, 1018, 1080, 1198, 
gpgpu_n_tot_thrd_icount = 4179552
gpgpu_n_tot_w_icount = 130611
gpgpu_n_stall_shd_mem = 112715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6168
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112715
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59920	W0_Idle:23923	W0_Scoreboard:176382	W1:42082	W2:19365	W3:12575	W4:7978	W5:5701	W6:3925	W7:3076	W8:2274	W9:2358	W10:2062	W11:2086	W12:2632	W13:1974	W14:2008	W15:1337	W16:1150	W17:1297	W18:665	W19:334	W20:175	W21:104	W22:93	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49344 {8:6168,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 838848 {136:6168,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 110 
maxdqlatency = 0 
maxmflatency = 612 
averagemflatency = 238 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 43460 
mrq_lat_table:1041 	88 	80 	80 	35 	32 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15410 	10192 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7135 	2225 	2317 	6310 	6993 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2261 	2606 	1147 	164 	5 	0 	0 	2 	11 	44 	1539 	15049 	2802 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       611         0         0         0       663       676       500       513       754       822       869       834         0         0         0         0 
dram[1]:      1115         0         0         0       507       551       506      1128      1109       843       874       838         0         0         0         0 
dram[2]:         0         0         0         0       644      1457       650       644      1110       837       878       846         0         0         0         0 
dram[3]:         0         0         0         0       513       669       510       649       844      1115       882       857         0         0         0         0 
dram[4]:         0         0         0         0       501       662      2031       685       844      2722       850       862         0         0         0         0 
dram[5]:         0         0         0         0       504       532       509       657      1122       849       854       866         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 41.000000 39.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 38.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1363/52 = 26.211538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        13        13         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 26/21 = 1.24
average mf latency per bank:
dram[0]:       1298    none      none      none        1193      1064      1249      1020       899       855      8484     11106    none      none      none      none  
dram[1]:          0    none      none      none        1264      1007      1166      1133       873      1157      8194     11734    none      none      none      none  
dram[2]:     none      none      none      none        1295      1218      1080      1006       815       992      8674      8454    none      none      none      none  
dram[3]:     none      none      none      none        1217      1372      1113      1119       941      1062      8495      8043    none      none      none      none  
dram[4]:     none      none      none      none        1167      1192      1071      1065      1012       945     32822      8634    none      none      none      none  
dram[5]:     none      none      none      none         890      1167      1089      1170       950      1016     11526      8739    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       337       332       485       458       509       405       509       506         0         0         0         0
dram[1]:          0         0         0         0       330       444       448       553       523       546       458       567         0         0         0         0
dram[2]:          0         0         0         0       384       317       477       515       383       423       497       527         0         0         0         0
dram[3]:          0         0         0         0       392       445       466       442       478       502       474       498         0         0         0         0
dram[4]:          0         0         0         0       441       355       553       383       584       471       612       458         0         0         0         0
dram[5]:          0         0         0         0       367       473       456       458       481       451       499       554         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57378 n_act=11 n_pre=2 n_req=229 n_rd=410 n_write=24 bw_util=0.01501
n_activity=2292 dram_eff=0.3787
bk0: 6a 57752i bk1: 0a 57823i bk2: 0a 57825i bk3: 0a 57825i bk4: 20a 57757i bk5: 20a 57730i bk6: 64a 57593i bk7: 64a 57510i bk8: 64a 57635i bk9: 64a 57569i bk10: 56a 57436i bk11: 52a 57522i bk12: 0a 57820i bk13: 0a 57822i bk14: 0a 57823i bk15: 0a 57824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0181928
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57384 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01494
n_activity=2295 dram_eff=0.3765
bk0: 4a 57803i bk1: 0a 57824i bk2: 0a 57828i bk3: 0a 57829i bk4: 20a 57751i bk5: 20a 57754i bk6: 64a 57572i bk7: 64a 57519i bk8: 64a 57628i bk9: 64a 57579i bk10: 56a 57472i bk11: 52a 57436i bk12: 0a 57822i bk13: 0a 57822i bk14: 0a 57823i bk15: 0a 57824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57385 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01494
n_activity=2359 dram_eff=0.3663
bk0: 0a 57826i bk1: 0a 57827i bk2: 0a 57828i bk3: 0a 57828i bk4: 20a 57771i bk5: 24a 57756i bk6: 64a 57628i bk7: 64a 57619i bk8: 64a 57634i bk9: 64a 57591i bk10: 56a 57514i bk11: 52a 57460i bk12: 0a 57820i bk13: 0a 57821i bk14: 0a 57823i bk15: 0a 57826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00634674
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57383 n_act=8 n_pre=0 n_req=230 n_rd=408 n_write=26 bw_util=0.01501
n_activity=2287 dram_eff=0.3795
bk0: 0a 57825i bk1: 0a 57826i bk2: 0a 57826i bk3: 0a 57827i bk4: 20a 57763i bk5: 24a 57705i bk6: 64a 57642i bk7: 64a 57552i bk8: 64a 57601i bk9: 64a 57524i bk10: 56a 57445i bk11: 52a 57389i bk12: 0a 57821i bk13: 0a 57822i bk14: 0a 57824i bk15: 0a 57825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156161
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57389 n_act=8 n_pre=0 n_req=225 n_rd=406 n_write=22 bw_util=0.0148
n_activity=2212 dram_eff=0.387
bk0: 0a 57824i bk1: 0a 57826i bk2: 0a 57827i bk3: 0a 57829i bk4: 20a 57762i bk5: 24a 57698i bk6: 64a 57528i bk7: 64a 57487i bk8: 64a 57629i bk9: 64a 57549i bk10: 54a 57513i bk11: 52a 57502i bk12: 0a 57821i bk13: 0a 57823i bk14: 0a 57824i bk15: 0a 57824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0137657
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57825 n_nop=57392 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.0147
n_activity=2090 dram_eff=0.4067
bk0: 0a 57824i bk1: 0a 57825i bk2: 0a 57825i bk3: 0a 57826i bk4: 20a 57765i bk5: 24a 57736i bk6: 64a 57576i bk7: 64a 57540i bk8: 64a 57630i bk9: 64a 57499i bk10: 52a 57493i bk11: 52a 57354i bk12: 0a 57823i bk13: 0a 57824i bk14: 0a 57824i bk15: 0a 57824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0286554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1837, Miss = 105, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 225
L2_cache_bank[1]: Access = 2141, Miss = 100, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 1800, Miss = 104, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[3]: Access = 2154, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1798, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1730, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1781, Miss = 102, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1683, Miss = 102, Miss_rate = 0.061, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 5271, Miss = 101, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1712, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2092, Miss = 100, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1691, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25690
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0476
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 335
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 226
L2_cache_data_port_util = 0.076
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=50632
icnt_total_pkts_simt_to_mem=45290
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.9625
	minimum = 6
	maximum = 12
Network latency average = 7.9125
	minimum = 6
	maximum = 11
Slowest packet = 51342
Flit latency average = 6.10965
	minimum = 6
	maximum = 7
Slowest flit = 95776
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00389864
	minimum = 0.00263158 (at node 0)
	maximum = 0.00789474 (at node 2)
Accepted packet rate average = 0.00389864
	minimum = 0.00263158 (at node 0)
	maximum = 0.00789474 (at node 2)
Injected flit rate average = 0.0111111
	minimum = 0.00263158 (at node 0)
	maximum = 0.0328947 (at node 18)
Accepted flit rate average= 0.0111111
	minimum = 0.00263158 (at node 20)
	maximum = 0.0289474 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1969 (8 samples)
	minimum = 6 (8 samples)
	maximum = 121.5 (8 samples)
Network latency average = 13.9695 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92 (8 samples)
Flit latency average = 13.1783 (8 samples)
	minimum = 6 (8 samples)
	maximum = 90.125 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0315302 (8 samples)
	minimum = 0.0200905 (8 samples)
	maximum = 0.0883866 (8 samples)
Accepted packet rate average = 0.0315302 (8 samples)
	minimum = 0.0200905 (8 samples)
	maximum = 0.0883866 (8 samples)
Injected flit rate average = 0.0618742 (8 samples)
	minimum = 0.0348072 (8 samples)
	maximum = 0.135481 (8 samples)
Accepted flit rate average = 0.0618742 (8 samples)
	minimum = 0.0332067 (8 samples)
	maximum = 0.206056 (8 samples)
Injected packet size average = 1.96238 (8 samples)
Accepted packet size average = 1.96238 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 19949 (inst/sec)
gpgpu_simulation_rate = 952 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 45262.695312 (ms)
Result stored in result.txt
