{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517041558006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517041558008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 27 09:25:57 2018 " "Processing started: Sat Jan 27 09:25:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517041558008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517041558008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map VHDL_reklama -c VHDL_reklama --generate_functional_sim_netlist " "Command: quartus_map VHDL_reklama -c VHDL_reklama --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517041558009 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1517041558176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL_reklama.vhd 6 3 " "Found 6 design units, including 3 entities, in source file VHDL_reklama.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_reklama-strukturalna " "Found design unit 1: VHDL_reklama-strukturalna" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 char7seg-strukturalna " "Found design unit 2: char7seg-strukturalna" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux3bit_8to1-strukturalna " "Found design unit 3: mux3bit_8to1-strukturalna" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_reklama " "Found entity 1: VHDL_reklama" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""} { "Info" "ISGN_ENTITY_NAME" "2 char7seg " "Found entity 2: char7seg" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux3bit_8to1 " "Found entity 3: mux3bit_8to1" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517041558586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDL_reklama " "Elaborating entity \"VHDL_reklama\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1517041558643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3bit_8to1 mux3bit_8to1:MUX0 " "Elaborating entity \"mux3bit_8to1\" for hierarchy \"mux3bit_8to1:MUX0\"" {  } { { "VHDL_reklama.vhd" "MUX0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char7seg char7seg:H0 " "Elaborating entity \"char7seg\" for hierarchy \"char7seg:H0\"" {  } { { "VHDL_reklama.vhd" "H0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558669 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX7\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX7\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX7\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX7\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX7\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX7\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX6\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX6\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX6\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX6\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX6\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX6\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX5\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX5\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX5\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX5\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX5\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX5\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX4\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX4\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX4\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX4\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX4\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX4\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX3\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX3\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX3\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX3\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX3\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX3\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX2\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX2\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX2\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX1\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX1\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX1\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX0\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX0\|Mux0\"" {  } { { "VHDL_reklama.vhd" "Mux0" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX0\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX0\|Mux1\"" {  } { { "VHDL_reklama.vhd" "Mux1" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3bit_8to1:MUX0\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3bit_8to1:MUX0\|Mux2\"" {  } { { "VHDL_reklama.vhd" "Mux2" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558738 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1517041558738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3bit_8to1:MUX7\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"mux3bit_8to1:MUX7\|lpm_mux:Mux0\"" {  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1517041558945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3bit_8to1:MUX7\|lpm_mux:Mux0 " "Instantiated megafunction \"mux3bit_8to1:MUX7\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1517041558945 ""}  } { { "VHDL_reklama.vhd" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/VHDL_reklama.vhd" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1517041558945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "/home/wojtekreg/MEGAsync/polibuda/podstawy_techniki_cyfrowej/projekty/VHDL_reklama/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517041559055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517041559055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517041559170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 27 09:25:59 2018 " "Processing ended: Sat Jan 27 09:25:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517041559170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517041559170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517041559170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517041559170 ""}
