<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="35" Path="/home/johannes/Dokumente/GPU_Project/repo/nyuzi-soc/syn/ZCU102_BD/Vivado/Nyuzi_BD.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="2569b025f40f46d28301cf909d3e9a8f"/>
    <Option Name="Part" Val="xczu9eg-ffvb1156-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="xilinx.com:zcu102:part0:3.1"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip/Nyuzi_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip/AXI_VGA_CONTROLLER_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip/AXI_to_ROM_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../ip/snes_1.0"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="zcu102"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="2"/>
    <Option Name="WTModelSimExportSim" Val="2"/>
    <Option Name="WTQuestaExportSim" Val="2"/>
    <Option Name="WTIesExportSim" Val="2"/>
    <Option Name="WTVcsExportSim" Val="2"/>
    <Option Name="WTRivieraExportSim" Val="2"/>
    <Option Name="WTActivehdlExportSim" Val="2"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../ip/ZCU102_BD/GPU_BD/GPU_BD.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_global_OR_NYUZI_reset_0/GPU_BD_global_OR_NYUZI_reset_0.xci">
          <Proxy FileSetName="GPU_BD_global_OR_NYUZI_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_DDR4_Controller_0/GPU_BD_DDR4_Controller_0.xci">
          <Proxy FileSetName="GPU_BD_DDR4_Controller_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_DDR4_reset_0/GPU_BD_DDR4_reset_0.xci">
          <Proxy FileSetName="GPU_BD_DDR4_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_VGA_reset_0/GPU_BD_VGA_reset_0.xci">
          <Proxy FileSetName="GPU_BD_VGA_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_NYUZI_reset_0/GPU_BD_NYUZI_reset_0.xci">
          <Proxy FileSetName="GPU_BD_NYUZI_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_get_AXI_0/GPU_BD_get_AXI_0.xci">
          <Proxy FileSetName="GPU_BD_get_AXI_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_get_VGA_0/GPU_BD_get_VGA_0.xci">
          <Proxy FileSetName="GPU_BD_get_VGA_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_global_OR_VGA_reset_0/GPU_BD_global_OR_VGA_reset_0.xci">
          <Proxy FileSetName="GPU_BD_global_OR_VGA_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_get_DDR4_0/GPU_BD_get_DDR4_0.xci">
          <Proxy FileSetName="GPU_BD_get_DDR4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_get_NYUZI_0/GPU_BD_get_NYUZI_0.xci">
          <Proxy FileSetName="GPU_BD_get_NYUZI_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_global_OR_ddr4_reset_0/GPU_BD_global_OR_ddr4_reset_0.xci">
          <Proxy FileSetName="GPU_BD_global_OR_ddr4_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_SYSTEM_AXI_reset_0/GPU_BD_SYSTEM_AXI_reset_0.xci">
          <Proxy FileSetName="GPU_BD_SYSTEM_AXI_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_global_OR_AXI_reset_0/GPU_BD_global_OR_AXI_reset_0.xci">
          <Proxy FileSetName="GPU_BD_global_OR_AXI_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_AXI_LITE_reset_0/GPU_BD_AXI_LITE_reset_0.xci">
          <Proxy FileSetName="GPU_BD_AXI_LITE_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_SYSTEM_reset_0/GPU_BD_SYSTEM_reset_0.xci">
          <Proxy FileSetName="GPU_BD_SYSTEM_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_ZYNQ_0/GPU_BD_ZYNQ_0.xci">
          <Proxy FileSetName="GPU_BD_ZYNQ_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_NYUZI_0/GPU_BD_NYUZI_0.xci">
          <Proxy FileSetName="GPU_BD_NYUZI_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_VGA_Controller_0/GPU_BD_VGA_Controller_0.xci">
          <Proxy FileSetName="GPU_BD_VGA_Controller_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_BOOTROM_0/GPU_BD_BOOTROM_0.xci">
          <Proxy FileSetName="GPU_BD_BOOTROM_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_AXI_GPIO_1_0/GPU_BD_AXI_GPIO_1_0.xci">
          <Proxy FileSetName="GPU_BD_AXI_GPIO_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_AXI_GPIO_2_0/GPU_BD_AXI_GPIO_2_0.xci">
          <Proxy FileSetName="GPU_BD_AXI_GPIO_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_AXI_GPIO_0_0/GPU_BD_AXI_GPIO_0_0.xci">
          <Proxy FileSetName="GPU_BD_AXI_GPIO_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_Nyuzi_UART_0/GPU_BD_Nyuzi_UART_0.xci">
          <Proxy FileSetName="GPU_BD_Nyuzi_UART_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_global_OR_Interconnect_reset_0/GPU_BD_global_OR_Interconnect_reset_0.xci">
          <Proxy FileSetName="GPU_BD_global_OR_Interconnect_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_get_Interconnect_0/GPU_BD_get_Interconnect_0.xci">
          <Proxy FileSetName="GPU_BD_get_Interconnect_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_Interconnect_reset_0/GPU_BD_Interconnect_reset_0.xci">
          <Proxy FileSetName="GPU_BD_Interconnect_reset_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_xbar_0/GPU_BD_xbar_0.xci">
          <Proxy FileSetName="GPU_BD_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_xbar_1/GPU_BD_xbar_1.xci">
          <Proxy FileSetName="GPU_BD_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_xbar_2/GPU_BD_xbar_2.xci">
          <Proxy FileSetName="GPU_BD_xbar_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_snes_0_0/GPU_BD_snes_0_0.xci">
          <Proxy FileSetName="GPU_BD_snes_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="GPU_BD.bd" FileRelPathName="ip/GPU_BD_xlconcat_0_0/GPU_BD_xlconcat_0_0.xci">
          <Proxy FileSetName="GPU_BD_xlconcat_0_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PPRDIR/../../../ip/ZCU102_BD/GPU_BD/hdl/GPU_BD_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="GPU_BD_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../pinning/pinning.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/timing.sdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="GPU_BD_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_VGA_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_VGA_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_VGA_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_Nyuzi_UART_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_Nyuzi_UART_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_Nyuzi_UART_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_AXI_GPIO_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_AXI_GPIO_1_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_AXI_GPIO_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_NYUZI_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_NYUZI_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_NYUZI_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_AXI_GPIO_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_AXI_GPIO_2_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_AXI_GPIO_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_AXI_GPIO_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_AXI_GPIO_0_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_AXI_GPIO_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_VGA_Controller_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_VGA_Controller_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_VGA_Controller_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_NYUZI_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_NYUZI_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_NYUZI_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_ZYNQ_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_ZYNQ_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_ZYNQ_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_BOOTROM_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_BOOTROM_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_BOOTROM_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_DDR4_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_DDR4_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_DDR4_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_xbar_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_DDR4_Controller_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_DDR4_Controller_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_DDR4_Controller_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_global_OR_Interconnect_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_global_OR_Interconnect_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_global_OR_Interconnect_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_get_VGA_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_get_VGA_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_get_VGA_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_get_AXI_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_get_AXI_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_get_AXI_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_SYSTEM_AXI_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_SYSTEM_AXI_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_SYSTEM_AXI_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_global_OR_AXI_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_global_OR_AXI_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_global_OR_AXI_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_global_OR_VGA_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_global_OR_VGA_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_global_OR_VGA_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_get_NYUZI_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_get_NYUZI_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_get_NYUZI_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_global_OR_ddr4_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_global_OR_ddr4_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_global_OR_ddr4_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_get_DDR4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_get_DDR4_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_get_DDR4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_AXI_LITE_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_AXI_LITE_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_AXI_LITE_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_global_OR_NYUZI_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_global_OR_NYUZI_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_global_OR_NYUZI_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_SYSTEM_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_SYSTEM_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_SYSTEM_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_Interconnect_reset_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_Interconnect_reset_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_Interconnect_reset_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_get_Interconnect_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_get_Interconnect_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_get_Interconnect_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_xbar_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_xbar_2">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_xbar_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_xbar_1">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="GPU_BD_snes_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/GPU_BD_snes_0_0">
      <Config>
        <Option Name="TopModule" Val="GPU_BD_snes_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design">
          <Option Id="ShregMinSize">5</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_VGA_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_VGA_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_VGA_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_VGA_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_Nyuzi_UART_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_Nyuzi_UART_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_Nyuzi_UART_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_Nyuzi_UART_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_1_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_AXI_GPIO_1_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_1_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_AXI_GPIO_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_NYUZI_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_NYUZI_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_NYUZI_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_NYUZI_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_2_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_AXI_GPIO_2_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_2_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_AXI_GPIO_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_0_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_AXI_GPIO_0_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_AXI_GPIO_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_VGA_Controller_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_VGA_Controller_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_VGA_Controller_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_VGA_Controller_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_NYUZI_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_NYUZI_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_NYUZI_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_NYUZI_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_ZYNQ_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_ZYNQ_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_ZYNQ_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_ZYNQ_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_BOOTROM_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_BOOTROM_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_BOOTROM_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_BOOTROM_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_DDR4_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_DDR4_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_DDR4_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_DDR4_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_xbar_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_DDR4_Controller_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_DDR4_Controller_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_DDR4_Controller_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_DDR4_Controller_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_Interconnect_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_global_OR_Interconnect_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_Interconnect_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_global_OR_Interconnect_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_VGA_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_get_VGA_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_VGA_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_get_VGA_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_AXI_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_get_AXI_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_AXI_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_get_AXI_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_SYSTEM_AXI_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_SYSTEM_AXI_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_SYSTEM_AXI_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_SYSTEM_AXI_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_AXI_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_global_OR_AXI_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_AXI_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_global_OR_AXI_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_VGA_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_global_OR_VGA_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_VGA_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_global_OR_VGA_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_NYUZI_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_get_NYUZI_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_NYUZI_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_get_NYUZI_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_ddr4_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_global_OR_ddr4_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_ddr4_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_global_OR_ddr4_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_DDR4_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_get_DDR4_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_DDR4_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_get_DDR4_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_LITE_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_AXI_LITE_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_LITE_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_AXI_LITE_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_NYUZI_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_global_OR_NYUZI_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_NYUZI_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_global_OR_NYUZI_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_SYSTEM_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_SYSTEM_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_SYSTEM_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_SYSTEM_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_Interconnect_reset_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_Interconnect_reset_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_Interconnect_reset_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_Interconnect_reset_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_Interconnect_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_get_Interconnect_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_Interconnect_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_get_Interconnect_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_2_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_xbar_2" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_2" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_xbar_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_xbar_1" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_xlconcat_0_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xlconcat_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_snes_0_0_synth_1" Type="Ft3:Synth" SrcSet="GPU_BD_snes_0_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_snes_0_0" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" Dir="$PRUNDIR/GPU_BD_snes_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="constrs_1" Description="Includes alternate algorithms for timing-driven optimization" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExtraTimingOpt" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">8</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_VGA_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_VGA_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_VGA_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_Nyuzi_UART_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_Nyuzi_UART_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_Nyuzi_UART_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_1_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_AXI_GPIO_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_NYUZI_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_NYUZI_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_NYUZI_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_2_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_AXI_GPIO_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_GPIO_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_GPIO_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_AXI_GPIO_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_VGA_Controller_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_VGA_Controller_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_VGA_Controller_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_NYUZI_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_NYUZI_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_NYUZI_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_ZYNQ_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_ZYNQ_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_ZYNQ_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_BOOTROM_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_BOOTROM_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_BOOTROM_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_DDR4_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_DDR4_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_DDR4_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_DDR4_Controller_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_DDR4_Controller_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_DDR4_Controller_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_Interconnect_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_Interconnect_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_global_OR_Interconnect_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_VGA_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_VGA_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_get_VGA_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_AXI_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_AXI_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_get_AXI_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_SYSTEM_AXI_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_SYSTEM_AXI_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_SYSTEM_AXI_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_AXI_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_AXI_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_global_OR_AXI_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_VGA_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_VGA_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_global_OR_VGA_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_NYUZI_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_NYUZI_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_get_NYUZI_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_ddr4_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_ddr4_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_global_OR_ddr4_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_DDR4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_DDR4_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_get_DDR4_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_AXI_LITE_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_AXI_LITE_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_AXI_LITE_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_global_OR_NYUZI_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_global_OR_NYUZI_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_global_OR_NYUZI_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_SYSTEM_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_SYSTEM_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_SYSTEM_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_Interconnect_reset_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_Interconnect_reset_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_Interconnect_reset_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_get_Interconnect_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_get_Interconnect_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_get_Interconnect_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_2_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_2" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_xbar_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xbar_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_xlconcat_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="GPU_BD_snes_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="GPU_BD_snes_0_0" Description="Default settings for Implementation." WriteIncrSynthDcp="false" SynthRun="GPU_BD_snes_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
</Project>
