set_property SRC_FILE_INFO {cfile:c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_Timer/Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc rfile:../../../Acquire_Timer.gen/sources_1/bd/Block_Diagram_Timer/ip/Block_Diagram_Timer_clk_wiz_1_2/Block_Diagram_Timer_clk_wiz_1_2.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
current_instance inst
set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.100
