<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4031" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4031{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4031{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4031{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4031{left:122px;bottom:444px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t5_4031{left:122px;bottom:420px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t6_4031{left:122px;bottom:403px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_4031{left:122px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t8_4031{left:122px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t9_4031{left:96px;bottom:345px;}
#ta_4031{left:122px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tb_4031{left:122px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_4031{left:96px;bottom:304px;}
#td_4031{left:122px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#te_4031{left:122px;bottom:287px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tf_4031{left:404px;bottom:294px;}
#tg_4031{left:416px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#th_4031{left:96px;bottom:263px;}
#ti_4031{left:122px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_4031{left:122px;bottom:246px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#tk_4031{left:122px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_4031{left:96px;bottom:205px;}
#tm_4031{left:122px;bottom:205px;letter-spacing:-0.2px;word-spacing:-1.24px;}
#tn_4031{left:185px;bottom:205px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#to_4031{left:549px;bottom:205px;letter-spacing:-0.12px;word-spacing:-1.34px;}
#tp_4031{left:122px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_4031{left:81px;bottom:1025px;}
#tr_4031{left:193px;bottom:1025px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ts_4031{left:81px;bottom:996px;}
#tt_4031{left:193px;bottom:996px;letter-spacing:-0.12px;}
#tu_4031{left:81px;bottom:967px;letter-spacing:-0.14px;}
#tv_4031{left:193px;bottom:967px;letter-spacing:-0.12px;}
#tw_4031{left:81px;bottom:938px;letter-spacing:-0.13px;}
#tx_4031{left:193px;bottom:938px;letter-spacing:-0.12px;}
#ty_4031{left:81px;bottom:909px;letter-spacing:-0.13px;}
#tz_4031{left:193px;bottom:909px;letter-spacing:-0.11px;}
#t10_4031{left:95px;bottom:869px;letter-spacing:0.12px;word-spacing:0.02px;}
#t11_4031{left:181px;bottom:869px;letter-spacing:0.12px;}
#t12_4031{left:81px;bottom:837px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t13_4031{left:193px;bottom:837px;letter-spacing:-0.15px;}
#t14_4031{left:81px;bottom:808px;letter-spacing:-0.13px;}
#t15_4031{left:193px;bottom:808px;}
#t16_4031{left:209px;bottom:808px;letter-spacing:-0.11px;}
#t17_4031{left:193px;bottom:793px;}
#t18_4031{left:209px;bottom:793px;letter-spacing:-0.11px;}
#t19_4031{left:81px;bottom:764px;letter-spacing:-0.12px;}
#t1a_4031{left:193px;bottom:764px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_4031{left:205px;bottom:742px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_4031{left:205px;bottom:726px;}
#t1d_4031{left:218px;bottom:726px;letter-spacing:-0.11px;}
#t1e_4031{left:205px;bottom:709px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_4031{left:205px;bottom:692px;}
#t1g_4031{left:218px;bottom:692px;letter-spacing:-0.11px;}
#t1h_4031{left:205px;bottom:675px;letter-spacing:-0.11px;}
#t1i_4031{left:205px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1j_4031{left:205px;bottom:642px;letter-spacing:-0.11px;}
#t1k_4031{left:205px;bottom:625px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_4031{left:205px;bottom:591px;letter-spacing:-0.12px;}
#t1m_4031{left:81px;bottom:562px;letter-spacing:-0.17px;}
#t1n_4031{left:193px;bottom:562px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1o_4031{left:193px;bottom:545px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1p_4031{left:193px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1q_4031{left:193px;bottom:512px;letter-spacing:-0.11px;}
#t1r_4031{left:81px;bottom:483px;letter-spacing:-0.13px;}
#t1s_4031{left:193px;bottom:483px;letter-spacing:-0.11px;}
#t1t_4031{left:70px;bottom:133px;letter-spacing:-0.13px;}
#t1u_4031{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1v_4031{left:92px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_4031{left:265px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1x_4031{left:350px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1y_4031{left:81px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1z_4031{left:193px;bottom:1054px;letter-spacing:-0.15px;}

.s1_4031{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4031{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4031{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4031{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4031{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4031{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4031{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4031" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4031Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4031" style="-webkit-user-select: none;"><object width="935" height="1210" data="4031/4031.svg" type="image/svg+xml" id="pdf4031" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4031" class="t s1_4031">Vol. 3C </span><span id="t2_4031" class="t s1_4031">28-9 </span>
<span id="t3_4031" class="t s2_4031">VM EXITS </span>
<span id="t4_4031" class="t s3_4031">Bit 12 reports “NMI unblocking due to IRET”; see Section 28.2.3. </span>
<span id="t5_4031" class="t s3_4031">Bit 16 is set for certain accesses that are asynchronous to instruction execution and not part of event </span>
<span id="t6_4031" class="t s3_4031">delivery. These include trace-address pre-translation (TAPT) for Intel PT (see Section 26.5.4), accesses </span>
<span id="t7_4031" class="t s3_4031">related to PEBS on processors with the “EPT-friendly” enhancement (see Section 20.9.5), and accesses as </span>
<span id="t8_4031" class="t s3_4031">part of user-interrupt delivery (see Section 7.4.2). </span>
<span id="t9_4031" class="t s3_4031">— </span><span id="ta_4031" class="t s3_4031">For VM exits caused as part of EOI virtualization (Section 30.1.4), bits 7:0 of the exit qualification are set </span>
<span id="tb_4031" class="t s3_4031">to vector of the virtual interrupt that was dismissed by the EOI virtualization. Bits above bit 7 are cleared. </span>
<span id="tc_4031" class="t s3_4031">— </span><span id="td_4031" class="t s3_4031">For APIC-write VM exits (Section 30.4.3.3), bits 11:0 of the exit qualification are set to the page offset of </span>
<span id="te_4031" class="t s3_4031">the write access that caused the VM exit. </span>
<span id="tf_4031" class="t s4_4031">1 </span>
<span id="tg_4031" class="t s3_4031">Bits above bit 11 are cleared. </span>
<span id="th_4031" class="t s3_4031">— </span><span id="ti_4031" class="t s3_4031">For a VM exit due to a page-modification log-full event (Section 29.3.6), bit 12 of the exit qualification </span>
<span id="tj_4031" class="t s3_4031">reports “NMI unblocking due to IRET” (see Section 28.2.3). Bit 16 is set if the VM exit occurs during TAPT, </span>
<span id="tk_4031" class="t s3_4031">EPT-friendly PEBS, or user-interrupt delivery. All other bits of the exit qualification are undefined. </span>
<span id="tl_4031" class="t s3_4031">— </span><span id="tm_4031" class="t s3_4031">For a VM </span><span id="tn_4031" class="t s3_4031">exit due to an SPP-related event (Section 29.3.4), bit </span><span id="to_4031" class="t s3_4031">11 of the exit qualification indicates the type </span>
<span id="tp_4031" class="t s3_4031">of event: 0 indicates an SPP misconfiguration and 1 indicates an SPP miss. Bit 12 of the exit qualification </span>
<span id="tq_4031" class="t s5_4031">5 </span><span id="tr_4031" class="t s5_4031">REP prefixed (0 = not REP; 1 = REP) </span>
<span id="ts_4031" class="t s5_4031">6 </span><span id="tt_4031" class="t s5_4031">Operand encoding (0 = DX, 1 = immediate) </span>
<span id="tu_4031" class="t s5_4031">15:7 </span><span id="tv_4031" class="t s5_4031">Not currently defined </span>
<span id="tw_4031" class="t s5_4031">31:16 </span><span id="tx_4031" class="t s5_4031">Port number (as specified in DX or in an immediate operand) </span>
<span id="ty_4031" class="t s5_4031">63:32 </span><span id="tz_4031" class="t s5_4031">Not currently defined. These bits exist only on processors that support Intel 64 architecture. </span>
<span id="t10_4031" class="t s6_4031">Table 28-6. </span><span id="t11_4031" class="t s6_4031">Exit Qualification for APIC-Access VM Exits from Linear Accesses and Guest-Physical Accesses </span>
<span id="t12_4031" class="t s7_4031">Bit Position(s) </span><span id="t13_4031" class="t s7_4031">Contents </span>
<span id="t14_4031" class="t s5_4031">11:0 </span><span id="t15_4031" class="t s5_4031">• </span><span id="t16_4031" class="t s5_4031">If the APIC-access VM exit is due to a linear access, the offset of access within the APIC page. </span>
<span id="t17_4031" class="t s5_4031">• </span><span id="t18_4031" class="t s5_4031">Undefined if the APIC-access VM exit is due a guest-physical access </span>
<span id="t19_4031" class="t s5_4031">15:12 </span><span id="t1a_4031" class="t s5_4031">Access type: </span>
<span id="t1b_4031" class="t s5_4031">0 = linear access for a data read during instruction execution </span>
<span id="t1c_4031" class="t s5_4031">1 </span><span id="t1d_4031" class="t s5_4031">= linear access for a data write during instruction execution </span>
<span id="t1e_4031" class="t s5_4031">2 = linear access for an instruction fetch </span>
<span id="t1f_4031" class="t s5_4031">3 </span><span id="t1g_4031" class="t s5_4031">= linear access (read or write) during event delivery </span>
<span id="t1h_4031" class="t s5_4031">4 = linear access for monitoring </span>
<span id="t1i_4031" class="t s5_4031">10 = guest-physical access during event delivery </span>
<span id="t1j_4031" class="t s5_4031">11 = guest-physical access for monitoring or trace </span>
<span id="t1k_4031" class="t s5_4031">15 = guest-physical access for an instruction fetch or during instruction execution </span>
<span id="t1l_4031" class="t s5_4031">Other values not used </span>
<span id="t1m_4031" class="t s5_4031">16 </span><span id="t1n_4031" class="t s5_4031">This bit is set for certain accesses that are asynchronous to instruction execution and not part of event delivery. </span>
<span id="t1o_4031" class="t s5_4031">These includes guest-physical accesses related to trace output by Intel PT (see Section 26.5.4), accesses related </span>
<span id="t1p_4031" class="t s5_4031">to PEBS on processors with the “EPT-friendly” enhancement (see Section 20.9.5), and accesses that occur during </span>
<span id="t1q_4031" class="t s5_4031">user-interrupt delivery (see Section 7.4.2). </span>
<span id="t1r_4031" class="t s5_4031">63:17 </span><span id="t1s_4031" class="t s5_4031">Not currently defined. Bits 63:32 exist only on processors that support Intel 64 architecture. </span>
<span id="t1t_4031" class="t s5_4031">1. </span><span id="t1u_4031" class="t s5_4031">Execution of WRMSR with ECX = 83FH (self-IPI MSR) can lead to an APIC-write VM exit; the exit qualification for such an APIC-write </span>
<span id="t1v_4031" class="t s5_4031">VM exit is 3F0H. </span>
<span id="t1w_4031" class="t s6_4031">Table 28-5. </span><span id="t1x_4031" class="t s6_4031">Exit Qualification for I/O Instructions (Contd.) </span>
<span id="t1y_4031" class="t s7_4031">Bit Position(s) </span><span id="t1z_4031" class="t s7_4031">Contents </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
