{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:39:56 2023 " "Info: Processing started: Wed May 24 20:39:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Robot -c Robot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Robot.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Robot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Robot " "Info: Found entity 1: Robot" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Big_Count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Big_Count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_count-SYN " "Info: Found design unit 1: big_count-SYN" {  } { { "Big_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Big_Count.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Big_Count " "Info: Found entity 1: Big_Count" {  } { { "Big_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Big_Count.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_Count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_count-SYN " "Info: Found design unit 1: display_count-SYN" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_Count " "Info: Found entity 1: Display_Count" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-SYN " "Info: Found design unit 1: mux4to1-SYN" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Display_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_mux-SYN " "Info: Found design unit 1: display_mux-SYN" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Display_mux " "Info: Found entity 1: Display_mux" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode2to4-SYN " "Info: Found design unit 1: decode2to4-SYN" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decode2to4 " "Info: Found entity 1: decode2to4" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data4-SYN " "Info: Found design unit 1: data4-SYN" {  } { { "data4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/data4.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 data4 " "Info: Found entity 1: data4" {  } { { "data4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/data4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wheel_Count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Wheel_Count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wheel_count-SYN " "Info: Found design unit 1: wheel_count-SYN" {  } { { "Wheel_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wheel_Count.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Wheel_Count " "Info: Found entity 1: Wheel_Count" {  } { { "Wheel_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wheel_Count.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Music Synthesizer.bdf " "Warning: Can't analyze file -- file C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Music Synthesizer.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Motor_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Motor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor_mux-SYN " "Info: Found design unit 1: motor_mux-SYN" {  } { { "Motor_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Motor_mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Motor_mux " "Info: Found entity 1: Motor_mux" {  } { { "Motor_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Motor_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-SYN " "Info: Found design unit 1: mux_2to1-SYN" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux_2to1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Info: Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux_2to1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Motor Controller.bdf " "Warning: Can't analyze file -- file C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Motor Controller.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Music_Synthesizer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Music_Synthesizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Synthesizer " "Info: Found entity 1: Music_Synthesizer" {  } { { "Music_Synthesizer.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Music_Synthesizer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Motor_Controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Motor_Controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Motor_Controller " "Info: Found entity 1: Motor_Controller" {  } { { "Motor_Controller.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Motor_Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Note_Frequency_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Note_Frequency_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 note_frequency_counter-SYN " "Info: Found design unit 1: note_frequency_counter-SYN" {  } { { "Note_Frequency_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Frequency_Counter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Note_Frequency_Counter " "Info: Found entity 1: Note_Frequency_Counter" {  } { { "Note_Frequency_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Frequency_Counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Note_Duration_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Note_Duration_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 note_duration_counter-SYN " "Info: Found design unit 1: note_duration_counter-SYN" {  } { { "Note_Duration_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Duration_Counter.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Note_Duration_Counter " "Info: Found entity 1: Note_Duration_Counter" {  } { { "Note_Duration_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Duration_Counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Note_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Note_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 note_counter-SYN " "Info: Found design unit 1: note_counter-SYN" {  } { { "Note_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Counter.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Note_Counter " "Info: Found entity 1: Note_Counter" {  } { { "Note_Counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Note_Counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Octave_Mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Octave_Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 octave_mux-SYN " "Info: Found design unit 1: octave_mux-SYN" {  } { { "Octave_Mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Octave_Mux.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Octave_Mux " "Info: Found entity 1: Octave_Mux" {  } { { "Octave_Mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Octave_Mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rest_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Rest_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest_compare-SYN " "Info: Found design unit 1: rest_compare-SYN" {  } { { "Rest_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Rest_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Rest_Compare " "Info: Found entity 1: Rest_Compare" {  } { { "Rest_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Rest_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rest_Between_Notes_Check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Rest_Between_Notes_Check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rest_between_notes_check-SYN " "Info: Found design unit 1: rest_between_notes_check-SYN" {  } { { "Rest_Between_Notes_Check.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Rest_Between_Notes_Check.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Rest_Between_Notes_Check " "Info: Found entity 1: Rest_Between_Notes_Check" {  } { { "Rest_Between_Notes_Check.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Rest_Between_Notes_Check.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/fsm.vhd " "Warning: Can't analyze file -- file C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/fsm.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR_Mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR_Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir_mux-SYN " "Info: Found design unit 1: ir_mux-SYN" {  } { { "IR_Mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/IR_Mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 IR_Mux " "Info: Found entity 1: IR_Mux" {  } { { "IR_Mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/IR_Mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Turn_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Turn_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turn_compare-SYN " "Info: Found design unit 1: turn_compare-SYN" {  } { { "Turn_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Turn_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Turn_Compare " "Info: Found entity 1: Turn_Compare" {  } { { "Turn_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Turn_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Distance_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Distance_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distance_compare-SYN " "Info: Found design unit 1: distance_compare-SYN" {  } { { "Distance_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Distance_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Distance_Compare " "Info: Found entity 1: Distance_Compare" {  } { { "Distance_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Distance_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wall_Far_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Wall_Far_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wall_far_compare-SYN " "Info: Found design unit 1: wall_far_compare-SYN" {  } { { "Wall_Far_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Far_Compare.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Far_Compare " "Info: Found entity 1: Wall_Far_Compare" {  } { { "Wall_Far_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Far_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1by8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to1by8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1by8-SYN " "Info: Found design unit 1: mux2to1by8-SYN" {  } { { "mux2to1by8.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1by8 " "Info: Found entity 1: mux2to1by8" {  } { { "mux2to1by8.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wall_Close_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Wall_Close_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wall_close_compare-SYN " "Info: Found design unit 1: wall_close_compare-SYN" {  } { { "Wall_Close_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Close_Compare.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Close_Compare " "Info: Found entity 1: Wall_Close_Compare" {  } { { "Wall_Close_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Close_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1by2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to1by2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1by2-SYN " "Info: Found design unit 1: mux2to1by2-SYN" {  } { { "mux2to1by2.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by2.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1by2 " "Info: Found entity 1: mux2to1by2" {  } { { "mux2to1by2.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "March_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file March_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 march_compare-SYN " "Info: Found design unit 1: march_compare-SYN" {  } { { "March_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/March_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 March_Compare " "Info: Found entity 1: March_Compare" {  } { { "March_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/March_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wall_Too_Far_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Wall_Too_Far_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wall_too_far_compare-SYN " "Info: Found design unit 1: wall_too_far_compare-SYN" {  } { { "Wall_Too_Far_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Too_Far_Compare.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Wall_Too_Far_Compare " "Info: Found entity 1: Wall_Too_Far_Compare" {  } { { "Wall_Too_Far_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Wall_Too_Far_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_fsm-behavior " "Info: Found design unit 1: state_fsm-behavior" {  } { { "state_fsm.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_fsm.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 state_fsm " "Info: Found entity 1: state_fsm" {  } { { "state_fsm.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Song_Done_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Song_Done_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 song_done_compare-SYN " "Info: Found design unit 1: song_done_compare-SYN" {  } { { "Song_Done_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Song_Done_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Song_Done_Compare " "Info: Found entity 1: Song_Done_Compare" {  } { { "Song_Done_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Song_Done_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1by4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2to1by4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1by4-SYN " "Info: Found design unit 1: mux2to1by4-SYN" {  } { { "mux2to1by4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by4.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1by4 " "Info: Found entity 1: mux2to1by4" {  } { { "mux2to1by4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux2to1by4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_counter-SYN " "Info: Found design unit 1: state_counter-SYN" {  } { { "state_counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_counter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 state_counter " "Info: Found entity 1: state_counter" {  } { { "state_counter.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_decoder-SYN " "Info: Found design unit 1: state_decoder-SYN" {  } { { "state_decoder.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_decoder.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 state_decoder " "Info: Found entity 1: state_decoder" {  } { { "state_decoder.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_decoder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1by1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux16to1by1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1by1-SYN " "Info: Found design unit 1: mux16to1by1-SYN" {  } { { "mux16to1by1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux16to1by1.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1by1 " "Info: Found entity 1: mux16to1by1" {  } { { "mux16to1by1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux16to1by1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Master_Controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Master_Controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master_Controller " "Info: Found entity 1: Master_Controller" {  } { { "Master_Controller.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Master_Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1by2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4to1by2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1by2-SYN " "Info: Found design unit 1: mux4to1by2-SYN" {  } { { "mux4to1by2.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1by2.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1by2 " "Info: Found entity 1: mux4to1by2" {  } { { "mux4to1by2.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1by2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "close_close.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file close_close.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 close_close-SYN " "Info: Found design unit 1: close_close-SYN" {  } { { "close_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/close_close.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 close_close " "Info: Found entity 1: close_close" {  } { { "close_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/close_close.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "close_far.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file close_far.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 close_far-SYN " "Info: Found design unit 1: close_far-SYN" {  } { { "close_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/close_far.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 close_far " "Info: Found entity 1: close_far" {  } { { "close_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/close_far.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "far_far.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file far_far.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 far_far-SYN " "Info: Found design unit 1: far_far-SYN" {  } { { "far_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/far_far.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 far_far " "Info: Found entity 1: far_far" {  } { { "far_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/far_far.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "far_close.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file far_close.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 far_close-SYN " "Info: Found design unit 1: far_close-SYN" {  } { { "far_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/far_close.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 far_close " "Info: Found entity 1: far_close" {  } { { "far_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/far_close.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "very_far_close.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file very_far_close.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 very_far_close-SYN " "Info: Found design unit 1: very_far_close-SYN" {  } { { "very_far_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/very_far_close.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 very_far_close " "Info: Found entity 1: very_far_close" {  } { { "very_far_close.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/very_far_close.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "very_far_far.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file very_far_far.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 very_far_far-SYN " "Info: Found design unit 1: very_far_far-SYN" {  } { { "very_far_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/very_far_far.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 very_far_far " "Info: Found entity 1: very_far_far" {  } { { "very_far_far.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/very_far_far.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_to_load.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_to_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_to_load-SYN " "Info: Found design unit 1: state_to_load-SYN" {  } { { "state_to_load.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_to_load.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 state_to_load " "Info: Found entity 1: state_to_load" {  } { { "state_to_load.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/state_to_load.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pivot_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Pivot_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pivot_compare-SYN " "Info: Found design unit 1: pivot_compare-SYN" {  } { { "Pivot_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Pivot_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Pivot_Compare " "Info: Found entity 1: Pivot_Compare" {  } { { "Pivot_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Pivot_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Diagonal_Compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Diagonal_Compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diagonal_compare-SYN " "Info: Found design unit 1: diagonal_compare-SYN" {  } { { "Diagonal_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Diagonal_Compare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Diagonal_Compare " "Info: Found entity 1: Diagonal_Compare" {  } { { "Diagonal_Compare.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Diagonal_Compare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Robot " "Info: Elaborating entity \"Robot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Button_1 " "Warning: Pin \"Button_1\" not connected" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 320 32 200 336 "Button_1" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Button_2 " "Warning: Pin \"Button_2\" not connected" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 352 32 200 368 "Button_2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "Dip " "Warning: Pin \"Dip\" not connected" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 248 248 296 280 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "JKFF inst3 " "Warning: Primitive \"JKFF\" of instance \"inst3\" not used" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 304 376 440 384 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Warning: Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 312 232 280 344 "inst4" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Warning: Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 344 232 280 376 "inst5" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Seven_Seg_Driver.vhd 2 1 " "Warning: Using design file Seven_Seg_Driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Driver-Structure " "Info: Found design unit 1: Seven_Seg_Driver-Structure" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Driver " "Info: Found entity 1: Seven_Seg_Driver" {  } { { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Driver Seven_Seg_Driver:inst18 " "Info: Elaborating entity \"Seven_Seg_Driver\" for hierarchy \"Seven_Seg_Driver:inst18\"" {  } { { "Robot.bdf" "inst18" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 288 912 1080 384 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_mux Display_mux:inst16 " "Info: Elaborating entity \"Display_mux\" for hierarchy \"Display_mux:inst16\"" {  } { { "Robot.bdf" "inst16" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 768 904 368 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "lpm_mux_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\"" {  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_mux:inst16\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Display_mux.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_mux.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vld " "Info: Found entity 1: mux_vld" {  } { { "db/mux_vld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_vld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vld Display_mux:inst16\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated " "Info: Elaborating entity \"mux_vld\" for hierarchy \"Display_mux:inst16\|LPM_MUX:lpm_mux_component\|mux_vld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Count Display_Count:inst14 " "Info: Elaborating entity \"Display_Count\" for hierarchy \"Display_Count:inst14\"" {  } { { "Robot.bdf" "inst14" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 448 632 776 512 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Display_Count:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "Display_Count.vhd" "lpm_counter_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Display_Count:inst14\|lpm_counter:lpm_counter_component\"" {  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Count:inst14\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Display_Count:inst14\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Display_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Display_Count.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f7h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f7h " "Info: Found entity 1: cntr_f7h" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f7h Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated " "Info: Elaborating entity \"cntr_f7h\" for hierarchy \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode2to4 decode2to4:inst19 " "Info: Elaborating entity \"decode2to4\" for hierarchy \"decode2to4:inst19\"" {  } { { "Robot.bdf" "inst19" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 440 1256 1384 552 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"decode2to4:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "decode2to4.vhd" "lpm_decode_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"decode2to4:inst19\|lpm_decode:lpm_decode_component\"" {  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode2to4:inst19\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"decode2to4:inst19\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "decode2to4.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/decode2to4.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ndf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ndf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ndf " "Info: Found entity 1: decode_ndf" {  } { { "db/decode_ndf.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ndf decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated " "Info: Elaborating entity \"decode_ndf\" for hierarchy \"decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:inst15 " "Info: Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:inst15\"" {  } { { "Robot.bdf" "inst15" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 368 1160 1248 480 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "lpm_mux_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\"" {  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux4to1:inst15\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "mux4to1.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/mux4to1.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sld.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sld " "Info: Found entity 1: mux_sld" {  } { { "db/mux_sld.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/mux_sld.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sld mux4to1:inst15\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated " "Info: Elaborating entity \"mux_sld\" for hierarchy \"mux4to1:inst15\|LPM_MUX:lpm_mux_component\|mux_sld:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Big_Count Big_Count:inst9 " "Info: Elaborating entity \"Big_Count\" for hierarchy \"Big_Count:inst9\"" {  } { { "Robot.bdf" "inst9" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 176 216 360 240 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Big_Count:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Big_Count:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "Big_Count.vhd" "lpm_counter_component" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Big_Count.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Big_Count:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Big_Count:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "Big_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Big_Count.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Big_Count:inst9\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Big_Count:inst9\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Info: Parameter \"lpm_width\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Big_Count.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Big_Count.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09h " "Info: Found entity 1: cntr_09h" {  } { { "db/cntr_09h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_09h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_09h Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated " "Info: Elaborating entity \"cntr_09h\" for hierarchy \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Left GND " "Warning (13410): Pin \"LED_Left\" is stuck at GND" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 224 1400 1576 240 "LED_Left" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Center GND " "Warning (13410): Pin \"LED_Center\" is stuck at GND" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 240 1400 1576 256 "LED_Center" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED_Right VCC " "Warning (13410): Pin \"LED_Right\" is stuck at VCC" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 1400 1576 272 "LED_Right" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 30 " "Info: 30 registers lost all their fanouts during netlist optimizations. The first 30 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[1\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[2\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[3\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[4\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[5\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[6\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[8\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[9\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[10\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[11\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[12\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[13\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[14\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[15\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[16\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[17\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[18\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[19\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[20\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[21\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[22\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[23\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[24\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[25\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[26\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[27\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[28\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[29\] " "Info: Register \"Big_Count:inst9\|lpm_counter:lpm_counter_component\|cntr_09h:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button_1 " "Warning (15610): No output dependent on input pin \"Button_1\"" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 320 32 200 336 "Button_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button_2 " "Warning (15610): No output dependent on input pin \"Button_2\"" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 352 32 200 368 "Button_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[2\] " "Warning (15610): No output dependent on input pin \"Dip\[2\]\"" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[1\] " "Warning (15610): No output dependent on input pin \"Dip\[1\]\"" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Dip\[0\] " "Warning (15610): No output dependent on input pin \"Dip\[0\]\"" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 32 200 272 "Dip\[2..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:39:58 2023 " "Info: Processing ended: Wed May 24 20:39:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:39:58 2023 " "Info: Processing started: Wed May 24 20:39:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Robot -c Robot " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Robot EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Robot\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_50MHZ Global clock in PIN 64 " "Info: Automatically promoted signal \"Clk_50MHZ\" to use Global clock in PIN 64" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Button_3 " "Warning: Ignored I/O standard assignment to node \"Button_3\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button_3" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Button_4 " "Warning: Ignored I/O standard assignment to node \"Button_4\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button_4" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MotorA1 " "Warning: Ignored I/O standard assignment to node \"MotorA1\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorA1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MotorA2 " "Warning: Ignored I/O standard assignment to node \"MotorA2\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorA2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MotorB1 " "Warning: Ignored I/O standard assignment to node \"MotorB1\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorB1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "MotorB2 " "Warning: Ignored I/O standard assignment to node \"MotorB2\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorB2" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Speaker_A " "Warning: Ignored I/O standard assignment to node \"Speaker_A\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Speaker_A" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "Speaker_B " "Warning: Ignored I/O standard assignment to node \"Speaker_B\"" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Speaker_B" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Button_3 " "Warning: Node \"Button_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button_3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Button_4 " "Warning: Node \"Button_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button_4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Front_IR_Sensor " "Warning: Node \"Front_IR_Sensor\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Front_IR_Sensor" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Left_IR_Sensor " "Warning: Node \"Left_IR_Sensor\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_IR_Sensor" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Left_Wheel_A " "Warning: Node \"Left_Wheel_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_Wheel_A" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Left_Wheel_B " "Warning: Node \"Left_Wheel_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Left_Wheel_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MotorA1 " "Warning: Node \"MotorA1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorA1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MotorA2 " "Warning: Node \"MotorA2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorA2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MotorB1 " "Warning: Node \"MotorB1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorB1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MotorB2 " "Warning: Node \"MotorB2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MotorB2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Right_IR_Sensor " "Warning: Node \"Right_IR_Sensor\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_IR_Sensor" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Right_Wheel_A " "Warning: Node \"Right_Wheel_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_Wheel_A" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Right_Wheel_B " "Warning: Node \"Right_Wheel_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Right_Wheel_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Speaker_A " "Warning: Node \"Speaker_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Speaker_A" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Speaker_B " "Warning: Node \"Speaker_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Speaker_B" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.001 ns register pin " "Info: Estimated most critical path is register to pin delay of 6.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 1 REG LAB_X3_Y1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X3_Y1; Fanout = 6; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.740 ns) 1.356 ns decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\] 2 COMB LAB_X3_Y1 1 " "Info: 2: + IC(0.616 ns) + CELL(0.740 ns) = 1.356 ns; Loc. = LAB_X3_Y1; Fanout = 1; COMB Node = 'decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode1w\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_ndf.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf" 34 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.323 ns) + CELL(2.322 ns) 6.001 ns Digit_1 3 PIN PIN_44 0 " "Info: 3: + IC(2.323 ns) + CELL(2.322 ns) = 6.001 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'Digit_1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.645 ns" { decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2] Digit_1 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 464 1400 1576 480 "Digit_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 51.02 % ) " "Info: Total cell delay = 3.062 ns ( 51.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.939 ns ( 48.98 % ) " "Info: Total interconnect delay = 2.939 ns ( 48.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2] Digit_1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Left GND " "Info: Pin LED_Left has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LED_Left } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Left" } } } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 224 1400 1576 240 "LED_Left" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Left } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Center GND " "Info: Pin LED_Center has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LED_Center } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Center" } } } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 240 1400 1576 256 "LED_Center" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Center } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED_Right VCC " "Info: Pin LED_Right has VCC driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LED_Right } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_Right" } } } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 256 1400 1576 272 "LED_Right" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_Right } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:39:58 2023 " "Info: Processing ended: Wed May 24 20:39:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:39:59 2023 " "Info: Processing started: Wed May 24 20:39:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Robot -c Robot " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:39:59 2023 " "Info: Processing ended: Wed May 24 20:39:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:40:00 2023 " "Info: Processing started: Wed May 24 20:40:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] register Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 267.31 MHz 3.741 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 267.31 MHz between source register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" and destination register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]\" (period= 3.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.032 ns + Longest register register " "Info: + Longest register to register delay is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X3_Y1_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.978 ns) 1.871 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|counter_cella0~COUT 2 COMB LC_X3_Y1_N6 1 " "Info: 2: + IC(0.893 ns) + CELL(0.978 ns) = 1.871 ns; Loc. = LC_X3_Y1_N6; Fanout = 1; COMB Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 3.032 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 3 REG LC_X3_Y1_N7 6 " "Info: 3: + IC(0.000 ns) + CELL(1.161 ns) = 3.032 ns; Loc. = LC_X3_Y1_N7; Fanout = 6; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 70.55 % ) " "Info: Total cell delay = 2.139 ns ( 70.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 29.45 % ) " "Info: Total interconnect delay = 0.893 ns ( 29.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.893ns 0.000ns } { 0.000ns 0.978ns 1.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 2 REG LC_X3_Y1_N7 6 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N7; Fanout = 6; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 2 REG LC_X3_Y1_N6 8 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.893ns 0.000ns } { 0.000ns 0.978ns 1.161ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Digit_2 Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 10.047 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Digit_2\" through register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" is 10.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 2 REG LC_X3_Y1_N6 8 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.213 ns + Longest register pin " "Info: + Longest register to pin delay is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X3_Y1_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.200 ns) 1.603 ns decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode22w\[2\]~30 2 COMB LC_X3_Y1_N0 1 " "Info: 2: + IC(1.403 ns) + CELL(0.200 ns) = 1.603 ns; Loc. = LC_X3_Y1_N0; Fanout = 1; COMB Node = 'decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode22w\[2\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 } "NODE_NAME" } } { "db/decode_ndf.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(2.322 ns) 6.213 ns Digit_2 3 PIN PIN_43 0 " "Info: 3: + IC(2.288 ns) + CELL(2.322 ns) = 6.213 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'Digit_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.610 ns" { decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 480 1400 1576 496 "Digit_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 40.59 % ) " "Info: Total cell delay = 2.522 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.41 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 {} Digit_2 {} } { 0.000ns 1.403ns 2.288ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 {} Digit_2 {} } { 0.000ns 1.403ns 2.288ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "data1 Seg_B 8.639 ns Longest " "Info: Longest tpd from source pin \"data1\" to destination pin \"Seg_B\" is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data1 1 PIN PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_17; Fanout = 7; PIN Node = 'data1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 480 40 208 496 "data1" "" } { 280 632 769 296 "data3, data2, data1, data0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.511 ns) 4.123 ns Seven_Seg_Driver:inst18\|Mux1~3 2 COMB LC_X4_Y1_N1 1 " "Info: 2: + IC(2.480 ns) + CELL(0.511 ns) = 4.123 ns; Loc. = LC_X4_Y1_N1; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux1~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { data1 Seven_Seg_Driver:inst18|Mux1~3 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(2.322 ns) 8.639 ns Seg_B 3 PIN PIN_47 0 " "Info: 3: + IC(2.194 ns) + CELL(2.322 ns) = 8.639 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Seg_B'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { Seven_Seg_Driver:inst18|Mux1~3 Seg_B } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 320 1400 1576 336 "Seg_B" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 45.90 % ) " "Info: Total cell delay = 3.965 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 54.10 % ) " "Info: Total interconnect delay = 4.674 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { data1 Seven_Seg_Driver:inst18|Mux1~3 Seg_B } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { data1 {} data1~combout {} Seven_Seg_Driver:inst18|Mux1~3 {} Seg_B {} } { 0.000ns 0.000ns 2.480ns 2.194ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:40:00 2023 " "Info: Processing ended: Wed May 24 20:40:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Info: Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
