{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 707, "design__instance__area": 6695.17, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1, "power__internal__total": 0.00025334570091217756, "power__switching__total": 7.553766045020893e-05, "power__leakage__total": 5.2810200656949746e-08, "power__total": 0.00032893617753870785, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25747224525626666, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2571820329494219, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.8220281354947304, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.00418154411821, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.822028, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.123968, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26175504171718644, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2614754875516795, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.857552608752177, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.609838863335872, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.857553, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.206247, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25623989766407956, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2559821593816235, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.4523581637310334, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.268571061880614, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.452358, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.36097, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 5, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 4, "clock__skew__worst_hold": -0.2550441319215885, "clock__skew__worst_setup": 0.25484678977338016, "timing__hold__ws": 0.4438223247870953, "timing__setup__ws": 12.367923035785042, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.443822, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.171883, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9667, "design__instance__area__stdcell": 17905.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.0273121, "design__instance__utilization__stdcell": 0.0273121, "design__rows": 1278, "design__rows:unithd": 1278, "design__sites": 523980, "design__sites:unithd": 523980, "design__instance__count__class:inverter": 97, "design__instance__area__class:inverter": 369.104, "design__instance__count__class:sequential_cell": 84, "design__instance__area__class:sequential_cell": 2113.28, "design__instance__count__class:multi_input_combinational_cell": 257, "design__instance__area__class:multi_input_combinational_cell": 1863.04, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 193, "design__instance__area__class:timing_repair_buffer": 1898.07, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 22259.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 10, "design__instance__area__class:clock_buffer": 238.979, "design__instance__count__class:clock_inverter": 6, "design__instance__area__class:clock_inverter": 62.56, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 173, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "design__instance__count__class:antenna_cell": 60, "design__instance__area__class:antenna_cell": 150.144, "antenna_diodes_count": 0, "route__net": 653, "route__net__special": 2, "route__drc_errors__iter:0": 132, "route__wirelength__iter:0": 22736, "route__drc_errors__iter:1": 36, "route__wirelength__iter:1": 22576, "route__drc_errors__iter:2": 26, "route__wirelength__iter:2": 22585, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 22582, "route__drc_errors": 0, "route__wirelength": 22582, "route__vias": 3804, "route__vias__singlecut": 3804, "route__vias__multicut": 0, "design__disconnected_pin__count": 11, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1860.09, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25614297519128865, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.255950462513374, "timing__hold__ws__corner:min_tt_025C_1v80": 0.8173927321912172, "timing__setup__ws__corner:min_tt_025C_1v80": 16.123993263610586, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.817393, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.138969, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.259924061853191, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2597379884690013, "timing__hold__ws__corner:min_ss_100C_1v60": 1.8506723344293825, "timing__setup__ws__corner:min_ss_100C_1v60": 12.815002755018513, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.850672, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.237638, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2550441319215885, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25484678977338016, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.4438223247870953, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.367961782569697, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.443822, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.371237, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 4, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2602712286028098, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2596923583013987, "timing__hold__ws__corner:max_tt_025C_1v80": 0.8271080721098757, "timing__setup__ws__corner:max_tt_025C_1v80": 15.847489102883149, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.827108, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.104275, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 29, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 4, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26489297616273383, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.264327428537995, "timing__hold__ws__corner:max_ss_100C_1v60": 1.8684789799803467, "timing__setup__ws__corner:max_ss_100C_1v60": 12.367923035785042, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.868479, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.171883, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 29, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 4, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25893635191139885, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25849814687118605, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.4624417646373751, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.141661020257242, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.462442, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.347099, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 29, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 29, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.79991, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 9.19596e-05, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 9.18928e-05, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 5.6743e-07, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 9.18928e-05, "design_powergrid__voltage__worst": 9.18928e-05, "design_powergrid__voltage__worst__net:vccd1": 1.79991, "design_powergrid__drop__worst": 9.19596e-05, "design_powergrid__drop__worst__net:vccd1": 9.19596e-05, "design_powergrid__voltage__worst__net:vssd1": 9.18928e-05, "design_powergrid__drop__worst__net:vssd1": 9.18928e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.18e-07, "ir__drop__worst": 9.2e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}