<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1038' type='bool llvm::TargetInstrInfo::expandPostRAPseudo(llvm::MachineInstr &amp; MI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1032'>/// This function is called for all pseudo instructions
  /// that remain after register allocation. Many pseudo instructions are
  /// created to help register allocation. This is the place to convert them
  /// into real instructions. The target can edit MI in place, or it can insert
  /// new instructions and erase MI. The function should return true if
  /// anything was changed.</doc>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='204' u='c' c='_ZN12_GLOBAL__N_112ExpandPostRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='1720' c='_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1001' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1592' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1596' u='c' c='_ZNK4llvm11SIInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1653' c='_ZNK4llvm16ARMBaseInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFInstrInfo.cpp' l='115' c='_ZNK4llvm12BPFInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1002' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='119' c='_ZNK4llvm14LanaiInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='142' c='_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='403' c='_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2969' c='_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='493' c='_ZNK4llvm14SparcInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1333' c='_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4661' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
