Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Apr 03 22:11:18 2015
| Host         : Jeronimo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Ex61_aula6_control_sets_placed.rpt
| Design       : Ex61_aula6
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |     4 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             556 |          150 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------+------------------+------------------+----------------+
|        Clock Signal        |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+-------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG             |                         | btnC_IBUF        |                3 |              8 |
|  clk_IBUF_BUFG             | sort/n_0_arr[0][31]_i_1 | btnC_IBUF        |                7 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[1][31]_i_1 | btnC_IBUF        |               10 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[2][31]_i_1 | btnC_IBUF        |               13 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[3][31]_i_1 | btnC_IBUF        |               12 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[4][31]_i_1 | btnC_IBUF        |               13 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[5][31]_i_1 | btnC_IBUF        |               10 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[6][31]_i_1 | btnC_IBUF        |               10 |             32 |
|  clk_IBUF_BUFG             | sort/n_0_arr[7][31]_i_1 | btnC_IBUF        |                6 |             32 |
|  clk_IBUF_BUFG             |                         |                  |               12 |             44 |
|  btnU_IBUF_BUFG            |                         |                  |               83 |            256 |
|  n_0_rand_tmp_reg[255]_i_1 |                         |                  |               55 |            256 |
+----------------------------+-------------------------+------------------+------------------+----------------+


