Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/14435/Desktop/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sync
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Adder4
Compiling module xil_defaultlib.Add_9
Compiling module xil_defaultlib.Reg_8
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.Multiplier_toplevel_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
