=====
SETUP
-3.139
6.743
3.604
DVI_RX/dvi2rgb_inst/vs_r_s0
3.652
4.034
AHBDMA/n4_s1
5.377
5.665
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0
6.743
=====
SETUP
-2.382
5.959
3.577
DVI_RX/dvi2rgb_inst/vs_r_s0
3.652
4.034
AHBDMA/n4_s1
5.377
5.665
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1
5.959
=====
SETUP
-1.722
7.908
6.186
DVI_RX/dvi2rgb_inst/vs_r_s0
3.652
4.034
AHBDMA/n4_s1
5.377
5.665
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0
7.619
7.908
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0
7.908
=====
SETUP
-1.722
7.908
6.186
DVI_RX/dvi2rgb_inst/vs_r_s0
3.652
4.034
AHBDMA/n4_s1
5.377
5.665
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0
7.908
=====
SETUP
-1.124
7.282
6.158
DVI_RX/dvi2rgb_inst/dr_r_4_s0
3.642
4.025
AHBVI/vi_data_12_s
6.993
7.282
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0
7.282
=====
SETUP
-0.986
7.145
6.158
DVI_RX/dvi2rgb_inst/dr_r_3_s0
3.642
4.025
AHBVI/vi_data_11_s
6.577
7.145
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0
7.145
=====
SETUP
-0.930
7.089
6.158
DVI_RX/dvi2rgb_inst/dr_r_7_s0
3.656
4.039
AHBVI/vi_data_15_s
6.800
7.089
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0
7.089
=====
SETUP
-0.923
7.081
6.158
DVI_RX/dvi2rgb_inst/dr_r_6_s0
3.642
4.025
AHBVI/vi_data_14_s
6.573
7.081
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0
7.081
=====
SETUP
-0.844
16.699
15.854
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21
13.929
14.476
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s22
14.651
15.219
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s17
15.600
15.919
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s14
16.125
16.699
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_13_s0
16.699
=====
SETUP
-0.737
6.896
6.158
DVI_RX/dvi2rgb_inst/dg_r_7_s0
3.627
4.009
AHBVI/vi_data_10_s
6.388
6.896
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0
6.896
=====
SETUP
-0.696
16.541
15.845
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21
13.929
14.476
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s16
15.074
15.621
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s15
15.624
16.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s12
16.252
16.541
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_11_s0
16.541
=====
SETUP
-0.637
6.786
6.149
DVI_RX/dvi2rgb_inst/dg_r_5_s0
3.627
4.009
AHBVI/vi_data_8_s
6.218
6.786
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0
6.786
=====
SETUP
-0.592
6.744
6.152
DVI_RX/dvi2rgb_inst/db_r_6_s0
3.646
4.028
AHBVI/vi_data_3_s
6.237
6.744
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0
6.744
=====
SETUP
-0.575
6.733
6.158
DVI_RX/dvi2rgb_inst/dr_r_5_s0
3.642
4.025
AHBVI/vi_data_13_s
6.445
6.733
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0
6.733
=====
SETUP
-0.538
6.687
6.149
DVI_RX/dvi2rgb_inst/dg_r_6_s0
3.627
4.009
AHBVI/vi_data_9_s
6.179
6.687
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0
6.687
=====
SETUP
-0.535
6.687
6.152
DVI_RX/dvi2rgb_inst/db_r_5_s0
3.646
4.028
AHBVI/vi_data_2_s
6.179
6.687
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0
6.687
=====
SETUP
-0.501
16.326
15.826
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s15
14.140
14.596
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_8_s9
15.747
16.326
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_8_s0
16.326
=====
SETUP
-0.437
6.340
5.903
DVI_RX/dvi2rgb_inst/dr_r_6_s0
3.642
4.025
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0
6.340
=====
SETUP
-0.421
6.298
5.877
DVI_RX/dvi2rgb_inst/dr_r_4_s0
3.642
4.025
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
6.298
=====
SETUP
-0.386
16.234
15.847
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s21
13.929
14.476
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s13
15.074
15.652
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_10_s11
15.655
16.234
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_10_s0
16.234
=====
SETUP
-0.364
6.526
6.162
DVI_RX/dvi2rgb_inst/dg_r_4_s0
3.646
4.028
AHBVI/vi_data_7_s
6.237
6.526
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0
6.526
=====
SETUP
-0.348
6.497
6.149
DVI_RX/dvi2rgb_inst/dg_r_3_s0
3.646
4.028
AHBVI/vi_data_6_s
5.989
6.497
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0
6.497
=====
SETUP
-0.286
16.136
15.850
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_11_s13
13.929
14.502
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s11
14.889
15.396
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10
15.569
16.136
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0
16.136
=====
SETUP
-0.277
16.122
15.845
gw_gao_inst_0/tck_ibuf
0.000
0.683
gw_gao_inst_0/u_gw_jtag
0.683
1.365
gw_gao_inst_0/u_la0_top/capture_windows_num_11_s0
9.464
9.846
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_7_s12
11.219
11.510
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_13_s18
12.380
12.959
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s20
14.294
14.801
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s15
14.974
15.541
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_12_s13
15.544
16.122
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_12_s0
16.122
=====
SETUP
-0.276
6.170
5.894
DVI_RX/dvi2rgb_inst/dr_r_5_s0
3.642
4.025
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0
6.170
=====
HOLD
-1.458
3.339
4.797
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1
2.774
2.918
gw_gao_inst_0/u_la0_top/n1340_s1
3.133
3.339
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
3.339
=====
HOLD
-0.768
1.735
2.503
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1
1.402
1.546
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1
1.735
=====
HOLD
-0.763
1.736
2.499
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1
1.403
1.547
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1
1.736
=====
HOLD
-0.763
1.740
2.503
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1
1.407
1.551
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1
1.740
=====
HOLD
-0.720
2.082
2.802
DVI_RX/dvi2rgb_inst/de_r_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_12_s0
2.082
=====
HOLD
-0.688
1.811
2.499
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1
1.403
1.547
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1
1.811
=====
HOLD
-0.680
1.815
2.495
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1
1.407
1.551
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1
1.815
=====
HOLD
-0.651
1.927
2.578
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1
1.402
1.546
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1
1.927
=====
HOLD
-0.601
2.198
2.798
DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_0_s0
1.418
1.562
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_1_s0
2.198
=====
HOLD
-0.599
1.974
2.573
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0
1.408
1.553
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1
1.974
=====
HOLD
-0.589
1.910
2.499
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1
1.406
1.550
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1
1.910
=====
HOLD
-0.542
2.251
2.793
DVI_RX/dvi2rgb_inst/dr_r_2_s0
1.398
1.542
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_6_s0
2.251
=====
HOLD
-0.533
2.253
2.785
DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_2_s0
1.414
1.558
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_3_s0
2.253
=====
HOLD
-0.484
2.314
2.798
DVI_RX/dvi2rgb_inst/dr_r_5_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_9_s0
2.314
=====
HOLD
-0.464
2.121
2.585
DVI_RX/dvi2rgb_inst/db_r_3_s0
1.410
1.554
AHBVI/vi_data_0_s
1.968
2.121
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0
2.121
=====
HOLD
-0.444
2.341
2.785
DVI_RX/dvi2rgb_inst/dr_r_0_s0
1.398
1.542
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_4_s0
2.341
=====
HOLD
-0.438
2.347
2.785
DVI_RX/dvi2rgb_inst/dr_r_1_s0
1.398
1.542
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_5_s0
2.347
=====
HOLD
-0.398
2.404
2.802
DVI_RX/dvi2rgb_inst/dr_r_6_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_10_s0
2.404
=====
HOLD
-0.381
2.421
2.802
DVI_RX/dvi2rgb_inst/dr_r_7_s0
1.411
1.555
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_11_s0
2.421
=====
HOLD
-0.373
2.416
2.789
DVI_RX/dvi2rgb_inst/dr_r_3_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0
2.416
=====
HOLD
-0.362
2.458
2.820
DVI_RX/dvi2rgb_inst/de_r_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
2.458
=====
HOLD
-0.327
2.258
2.585
DVI_RX/dvi2rgb_inst/db_r_4_s0
1.410
1.554
AHBVI/vi_data_1_s
2.052
2.258
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0
2.258
=====
HOLD
-0.298
2.491
2.789
DVI_RX/dvi2rgb_inst/dr_r_4_s0
1.406
1.550
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s0
2.491
=====
HOLD
-0.203
2.583
2.785
DVI_RX/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/psda_1_s0
1.418
1.562
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_2_s0
2.583
=====
HOLD
-0.178
2.407
2.585
DVI_RX/dvi2rgb_inst/de_r_s0
1.406
1.550
AHBVI/vi_de_s
2.159
2.407
AHBDMA/Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0
2.407
