{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708381306665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708381306666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 16:21:46 2024 " "Processing started: Mon Feb 19 16:21:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708381306666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381306666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador4bits -c Sumador4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador4bits -c Sumador4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381306666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708381307479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708381307479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_medio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_medio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_medio-Behavioral " "Found design unit 1: sumador_medio-Behavioral" {  } { { "sumador_medio.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador_medio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329706 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_medio " "Found entity 1: sumador_medio" {  } { { "sumador_medio.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador_medio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381329706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador_completo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329708 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador_completo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381329708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador4bits-Behavioral " "Found design unit 1: sumador4bits-Behavioral" {  } { { "sumador4bits.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329715 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador4bits " "Found entity 1: sumador4bits" {  } { { "sumador4bits.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381329715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador4bits_tb-testbench " "Found design unit 1: sumador4bits_tb-testbench" {  } { { "sumador4bits_tb.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329717 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador4bits_tb " "Found entity 1: sumador4bits_tb" {  } { { "sumador4bits_tb.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708381329717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381329717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador4bits " "Elaborating entity \"sumador4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708381329791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_medio sumador_medio:Inst_sumador_medio " "Elaborating entity \"sumador_medio\" for hierarchy \"sumador_medio:Inst_sumador_medio\"" {  } { { "sumador4bits.vhd" "Inst_sumador_medio" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708381329796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo sumador_completo:Inst_sumador_completo1 " "Elaborating entity \"sumador_completo\" for hierarchy \"sumador_completo:Inst_sumador_completo1\"" {  } { { "sumador4bits.vhd" "Inst_sumador_completo1" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708381329799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida7seg1\[1\] GND " "Pin \"salida7seg1\[1\]\" is stuck at GND" {  } { { "sumador4bits.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708381330633 "|sumador4bits|salida7seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida7seg1\[2\] GND " "Pin \"salida7seg1\[2\]\" is stuck at GND" {  } { { "sumador4bits.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708381330633 "|sumador4bits|salida7seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida7seg1\[6\] VCC " "Pin \"salida7seg1\[6\]\" is stuck at VCC" {  } { { "sumador4bits.vhd" "" { Text "C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/Problema2/sumador4bits.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708381330633 "|sumador4bits|salida7seg1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708381330633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708381330816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708381331341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708381331341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708381331405 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708381331405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708381331405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708381331405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708381331437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 16:22:11 2024 " "Processing ended: Mon Feb 19 16:22:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708381331437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708381331437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708381331437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708381331437 ""}
