Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 16:26:41 2024
| Host         : DESKTOP-N21QB96 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ELE_432_Top_Module_timing_summary_routed.rpt -pb ELE_432_Top_Module_timing_summary_routed.pb -rpx ELE_432_Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : ELE_432_Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12212)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25161)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12212)
----------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 12165 register/latch pins with no clock driven by root clock pin: Div_Clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25161)
----------------------------------------------------
 There are 25161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                25184          inf        0.000                      0                25184           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         25184 Endpoints
Min Delay         25184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[129][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.593ns  (logic 0.642ns (1.244%)  route 50.951ns (98.756%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.951    51.469    FFT/state__0[0]
    SLICE_X31Y181        LUT5 (Prop_lut5_I3_O)        0.124    51.593 r  FFT/real_reg[129][13]_i_1/O
                         net (fo=1, routed)           0.000    51.593    FFT/real_reg[129][13]_i_1_n_0
    SLICE_X31Y181        FDRE                                         r  FFT/real_reg_reg[129][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[101][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.574ns  (logic 0.642ns (1.245%)  route 50.932ns (98.755%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.932    51.450    FFT/state__0[0]
    SLICE_X35Y183        LUT5 (Prop_lut5_I3_O)        0.124    51.574 r  FFT/real_reg[101][12]_i_1/O
                         net (fo=1, routed)           0.000    51.574    FFT/real_reg[101][12]_i_1_n_0
    SLICE_X35Y183        FDRE                                         r  FFT/real_reg_reg[101][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[131][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.534ns  (logic 0.642ns (1.246%)  route 50.892ns (98.754%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.892    51.410    FFT/state__0[0]
    SLICE_X33Y178        LUT5 (Prop_lut5_I3_O)        0.124    51.534 r  FFT/real_reg[131][11]_i_1/O
                         net (fo=1, routed)           0.000    51.534    FFT/real_reg[131][11]_i_1_n_0
    SLICE_X33Y178        FDRE                                         r  FFT/real_reg_reg[131][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[142][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.507ns  (logic 0.642ns (1.246%)  route 50.865ns (98.754%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.865    51.383    FFT/state__0[0]
    SLICE_X34Y179        LUT5 (Prop_lut5_I3_O)        0.124    51.507 r  FFT/real_reg[142][9]_i_1/O
                         net (fo=1, routed)           0.000    51.507    FFT/real_reg[142][9]_i_1_n_0
    SLICE_X34Y179        FDRE                                         r  FFT/real_reg_reg[142][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[141][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.369ns  (logic 0.642ns (1.250%)  route 50.727ns (98.750%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.727    51.245    FFT/state__0[0]
    SLICE_X35Y177        LUT5 (Prop_lut5_I3_O)        0.124    51.369 r  FFT/real_reg[141][15]_i_2/O
                         net (fo=1, routed)           0.000    51.369    FFT/real_reg[141][15]_i_2_n_0
    SLICE_X35Y177        FDRE                                         r  FFT/real_reg_reg[141][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[220][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.362ns  (logic 0.642ns (1.250%)  route 50.720ns (98.750%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.720    51.238    FFT/state__0[0]
    SLICE_X28Y182        LUT5 (Prop_lut5_I3_O)        0.124    51.362 r  FFT/real_reg[220][15]_i_2/O
                         net (fo=1, routed)           0.000    51.362    FFT/real_reg[220][15]_i_2_n_0
    SLICE_X28Y182        FDRE                                         r  FFT/real_reg_reg[220][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[141][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.348ns  (logic 0.642ns (1.250%)  route 50.706ns (98.750%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.706    51.224    FFT/state__0[0]
    SLICE_X29Y182        LUT5 (Prop_lut5_I3_O)        0.124    51.348 r  FFT/real_reg[141][13]_i_1/O
                         net (fo=1, routed)           0.000    51.348    FFT/real_reg[141][13]_i_1_n_0
    SLICE_X29Y182        FDRE                                         r  FFT/real_reg_reg[141][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/Imag_reg_reg[205][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.286ns  (logic 0.642ns (1.252%)  route 50.644ns (98.748%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.644    51.162    FFT/state__0[0]
    SLICE_X21Y157        LUT5 (Prop_lut5_I3_O)        0.124    51.286 r  FFT/Imag_reg[205][11]_i_1/O
                         net (fo=1, routed)           0.000    51.286    FFT/Imag_reg[205][11]_i_1_n_0
    SLICE_X21Y157        FDRE                                         r  FFT/Imag_reg_reg[205][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[209][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.246ns  (logic 0.642ns (1.253%)  route 50.604ns (98.747%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.604    51.122    FFT/state__0[0]
    SLICE_X31Y183        LUT5 (Prop_lut5_I3_O)        0.124    51.246 r  FFT/real_reg[209][15]_i_2/O
                         net (fo=1, routed)           0.000    51.246    FFT/real_reg[209][15]_i_2_n_0
    SLICE_X31Y183        FDRE                                         r  FFT/real_reg_reg[209][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT/real_reg_reg[197][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.223ns  (logic 0.642ns (1.253%)  route 50.581ns (98.747%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  FFT/FSM_sequential_state_reg[0]/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FFT/FSM_sequential_state_reg[0]/Q
                         net (fo=8481, routed)       50.581    51.099    FFT/state__0[0]
    SLICE_X10Y183        LUT5 (Prop_lut5_I3_O)        0.124    51.223 r  FFT/real_reg[197][11]_i_1/O
                         net (fo=1, routed)           0.000    51.223    FFT/real_reg[197][11]_i_1_n_0
    SLICE_X10Y183        FDRE                                         r  FFT/real_reg_reg[197][11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT/ibar_72_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_72_imag_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE                         0.000     0.000 r  FFT/ibar_72_reg[1]/C
    SLICE_X4Y150         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/ibar_72_reg[1]/Q
                         net (fo=1, routed)           0.059     0.187    VGA/bar_72_imag_reg_reg[6]_0[1]
    SLICE_X5Y150         FDRE                                         r  VGA/bar_72_imag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_80_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_80_imag_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE                         0.000     0.000 r  FFT/ibar_80_reg[3]/C
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/ibar_80_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    VGA/bar_80_imag_reg_reg[6]_0[3]
    SLICE_X80Y134        FDRE                                         r  VGA/bar_80_imag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_27_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_27_real_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y190        FDRE                         0.000     0.000 r  FFT/bar_27_reg[0]/C
    SLICE_X20Y190        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_27_reg[0]/Q
                         net (fo=1, routed)           0.051     0.192    VGA/bar_27_real_reg_reg[6]_0[0]
    SLICE_X21Y190        FDRE                                         r  VGA/bar_27_real_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_125_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_125_real_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y182        FDRE                         0.000     0.000 r  FFT/bar_125_reg[2]/C
    SLICE_X73Y182        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_125_reg[2]/Q
                         net (fo=1, routed)           0.058     0.199    VGA/bar_125_real[2]
    SLICE_X72Y182        FDRE                                         r  VGA/bar_125_real_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_23_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_23_imag_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y151         FDRE                         0.000     0.000 r  FFT/ibar_23_reg[1]/C
    SLICE_X6Y151         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FFT/ibar_23_reg[1]/Q
                         net (fo=1, routed)           0.050     0.214    VGA/bar_23_imag_reg_reg[6]_0[1]
    SLICE_X7Y151         FDRE                                         r  VGA/bar_23_imag_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_41_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_41_real_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.408%)  route 0.085ns (37.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y186        FDRE                         0.000     0.000 r  FFT/bar_41_reg[4]/C
    SLICE_X52Y186        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_41_reg[4]/Q
                         net (fo=1, routed)           0.085     0.226    VGA/bar_41_real_reg_reg[6]_0[4]
    SLICE_X53Y186        FDRE                                         r  VGA/bar_41_real_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_63_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_63_real_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.408%)  route 0.085ns (37.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y191        FDRE                         0.000     0.000 r  FFT/bar_63_reg[4]/C
    SLICE_X40Y191        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_63_reg[4]/Q
                         net (fo=1, routed)           0.085     0.226    VGA/bar_63_real[4]
    SLICE_X41Y191        FDRE                                         r  VGA/bar_63_real_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_66_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_66_real_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.408%)  route 0.085ns (37.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y175        FDRE                         0.000     0.000 r  FFT/bar_66_reg[3]/C
    SLICE_X20Y175        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_66_reg[3]/Q
                         net (fo=1, routed)           0.085     0.226    VGA/bar_66_real_reg_reg[6]_0[3]
    SLICE_X21Y175        FDRE                                         r  VGA/bar_66_real_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/bar_104_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_104_real_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y175        FDRE                         0.000     0.000 r  FFT/bar_104_reg[1]/C
    SLICE_X20Y175        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT/bar_104_reg[1]/Q
                         net (fo=1, routed)           0.086     0.227    VGA/bar_104_real[1]
    SLICE_X21Y175        FDRE                                         r  VGA/bar_104_real_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT/ibar_91_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/bar_91_imag_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y161        FDRE                         0.000     0.000 r  FFT/ibar_91_reg[0]/C
    SLICE_X15Y161        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT/ibar_91_reg[0]/Q
                         net (fo=1, routed)           0.103     0.231    VGA/bar_91_imag_reg_reg[6]_0[0]
    SLICE_X13Y160        FDRE                                         r  VGA/bar_91_imag_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





