# my makefile using variables CC, SRC, OBJ, NAME

CC = gcc
SRC = main.c holberton.c 
OBJ = main.o holberton.o
NAME = holberton

all: $(OBJ) 
	$(CC) $(OBJ) -o $(NAME)
