ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Jan 18, 2021 at 14:23:30 CST
ncverilog
	-sv
	testfixture.v
	../src/FFT.v
	../src/fft_butterFly.v
	../src/shifter.v
	../src/twiddle_ROM.v
	../src/sort.v
	+access+r
Recompiling... reason: file '../src/FFT.v' is newer than expected.
	expected: Mon Jan 18 14:15:53 2021
	actual:   Mon Jan 18 14:23:28 2021
file: ../src/FFT.v
	module worklib.FFT:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.FFT:v <0x12aed69f>
			streams:  16, words:  3091
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 13       7
		Registers:               92      50
		Scalar wires:            14       -
		Expanded wires:          64       2
		Vectored wires:          46       -
		Always blocks:           22      16
		Initial blocks:           7       7
		Cont. assignments:       28      22
		Pseudo assignments:       5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture1:v
Loading snapshot worklib.testfixture1:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'FFT.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

-------------------------FINISH------------------------

-----------------------------------------------------

Simulation complete via $finish(1) at time 12 US + 0
./testfixture.v:101     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Jan 18, 2021 at 14:23:36 CST  (total: 00:00:06)
