*******************************************************************

  Device    [APM]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of APM // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 210 # 5400 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 5400 ]
                            <
 
                                TEST_SI0_0                      @[ , 0 +106],
                                INCTRL_0[4]                     @[ , 2 +126],
                                H_0[1 ]                         @[ , 4 +126],
                                X_0[1 ]                         @[ , 6 +126],
                                X_0[19]                         @[ , 8 +126],
                                H_0[19]                         @[ , 10+126],
                                H_0[7 ]                         @[ , 12+126],
                                X_0[7 ]                         @[ , 14+126],
                                TEST_SE0_N_0                    @[ , 0 +164],
                                X_0[9 ]                         @[ , 2 +164],
                                H_0[9 ]                         @[ , 4 +164],
                                H_0[3 ]                         @[ , 6 +164],
                                X_0[3 ]                         @[ , 8 +164],
                                H_0[13]                         @[ , 10+164],
                                X_0[13]                         @[ , 12+164],
                                X_0[15]                         @[ , 2 +200],
                                H_0[15]                         @[ , 4 +200],
                                X_0[11]                         @[ , 6 +200],
                                H_0[11]                         @[ , 8 +200],
                                X_0[21]                         @[ , 10+200],
                                H_0[21]                         @[ , 12+200],
                                H_0[23]                         @[ , 2 +236],
                                X_0[23]                         @[ , 4 +236],
                                X_0[17]                         @[ , 6 +236],
                                H_0[17]                         @[ , 8 +236],
                                H_0[5 ]                         @[ , 10+236],
                                X_0[5 ]                         @[ , 12+236],
                                TEST_RST0_N_0                   @[ , 0 +413],
                                INCTRL_0[0]                     @[ , 0 +415],
                                H_0[0 ]                         @[ , 2 +415],
                                X_0[0 ]                         @[ , 4 +415],
                                H_0[18]                         @[ , 6 +415],
                                X_0[18]                         @[ , 8 +415],
                                X_0[6 ]                         @[ , 10+415],
                                H_0[6 ]                         @[ , 12+415],
                                INCTRL_0[1]                     @[ , 0 +429],
                                H_0[8 ]                         @[ , 2 +429],
                                X_0[8 ]                         @[ , 4 +429],
                                H_0[2 ]                         @[ , 6 +429],
                                X_0[2 ]                         @[ , 8 +429],
                                X_0[12]                         @[ , 10+429],
                                H_0[12]                         @[ , 12+429],
                                INCTRL_0[2]                     @[ , 0 +443],
                                H_0[14]                         @[ , 2 +443],
                                X_0[14]                         @[ , 4 +443],
                                X_0[10]                         @[ , 6 +443],
                                H_0[10]                         @[ , 8 +443],
                                X_0[20]                         @[ , 10+443],
                                H_0[20]                         @[ , 12+443],
                                INCTRL_0[3]                     @[ , 0 +457],
                                X_0[22]                         @[ , 2 +457],
                                H_0[22]                         @[ , 4 +457],
                                X_0[16]                         @[ , 6 +457],
                                H_0[16]                         @[ , 8 +457],
                                H_0[4 ]                         @[ , 10+457],
                                X_0[4 ]                         @[ , 12+457],
                                P_0[23]                         @[ , 2 +520],
                                P_0[22]                         @[ , 4 +520],
                                P_0[21]                         @[ , 6 +520],
                                P_0[20]                         @[ , 8 +520],
                                P_0[19]                         @[ , 10+520],
                                P_0[18]                         @[ , 12+520],
                                P_0[17]                         @[ , 14+520],
                                P_0[16]                         @[ , 16+520],
                                P_0[15]                         @[ , 18+520],
                                P_0[14]                         @[ , 20+520],
                                P_0[13]                         @[ , 22+520],
                                P_0[12]                         @[ , 24+520],
                                P_0[11]                         @[ , 26+520],
                                P_0[10]                         @[ , 28+520],
                                P_0[9 ]                         @[ , 30+520],
                                P_0[8 ]                         @[ , 32+520],
                                P_0[7 ]                         @[ , 34+520],
                                P_0[6 ]                         @[ , 36+520],
                                P_0[5 ]                         @[ , 38+520],
                                P_0[4 ]                         @[ , 40+520],
                                P_0[3 ]                         @[ , 42+520],
                                P_0[2 ]                         @[ , 44+520],
                                P_0[1 ]                         @[ , 46+520],
                                P_0[0 ]                         @[ , 48+520],
//srb4
                                TEST_CLK_0                      @[ , 2 +1300],
                                TEST_SI1_0                      @[ , 4 +1302],
                                MODEZ_0[1]                      @[ , 0 +1328],
                                H_0[24]                         @[ , 2 +1328],
                                X_0[24]                         @[ , 4 +1328],
                                X_0[26]                         @[ , 6 +1328],
                                X_0[27]                         @[ , 8 +1328],
                                X_0[25]                         @[ , 10+1328],
                                Y_0[0 ]                         @[ , 12+1328],
                                MODEZ_0[2]                      @[ , 4 +1360],
                                Y_0[1 ]                         @[ , 6 +1360],
                                Y_0[2 ]                         @[ , 8 +1360],
                                Y_0[3 ]                         @[ , 10+1360],
                                Y_0[4 ]                         @[ , 12+1360],
                                Y_0[5 ]                         @[ , 14+1360],
                                Y_0[6 ]                         @[ , 16+1360],
                                MODEZ_0[3]                      @[ , 16+1384],
                                Y_0[7 ]                         @[ , 18+1384],
                                Y_0[8 ]                         @[ , 20+1384],
                                Y_0[9 ]                         @[ , 22+1384],
                                Y_0[10]                         @[ , 24+1384],
                                Y_0[11]                         @[ , 26+1384],
                                Y_0[12]                         @[ , 28+1384],
                                Y_0[13]                         @[ , 30+1408],
                                Y_0[14]                         @[ , 32+1408],
                                Y_0[15]                         @[ , 34+1408],
                                Y_0[16]                         @[ , 36+1408],
                                Y_0[17]                         @[ , 38+1408],
                                Z_0[0 ]                         @[ , 40+1408],
                                
                                RST_X_0                         @[ , 0 +785],
                                CE_X1_0                         @[ , 2 +785],
                                CE_X2_0                         @[ , 4 +785],
                                CE_X3_0                         @[ , 6 +785],
                                RST_H_0                         @[ , 8 +785],
                                CE_H_0                          @[ , 10+785],
                                RST_Y_0                         @[ , 12+785],
                                CE_Y1_0                         @[ , 14+785],
                                CE_Y2_0                         @[ , 16+785],
                                RST_Z_0                         @[ , 18+785],
                                CE_Z_0                          @[ , 20+785],
                                RST_PRE_0                       @[ , 22+785],
                                CE_PRE_0                        @[ , 24+785],
                                RST_M_0                         @[ , 26+785],
                                CE_M_0                          @[ , 28+785],
                                RST_P_0                         @[ , 30+785],
                                CE_P_0                          @[ , 32+785],
                                RST_MODEY_0                     @[ , 34+785],
                                CE_MODEY_0                      @[ , 36+785],
                                RST_MODEZ_0                     @[ , 38+785],
                                CE_MODEZ_0                      @[ , 40+785],
                                RST_INCTRL_0                    @[ , 42+785],
                                CE_INCTRL_0                     @[ , 44+785],
                                
                                Z_0[47]                         @[ ,-2+1613],
                                CLK_0                           @[ ,0 +1613],
                                MODEY_0[0]                      @[ ,2 +1613],
                                Z_0[1 ]                         @[ ,4 +1613],
                                Z_0[2 ]                         @[ ,6 +1613],
                                Z_0[3 ]                         @[ ,8 +1613],
                                Z_0[4 ]                         @[ ,10+1613],
                                Z_0[5 ]                         @[ ,12+1613],
                                Z_0[6 ]                         @[ ,14+1613],
                                MODEY_0[1]                      @[ ,14+1615],
                                Z_0[7 ]                         @[ ,16+1615],
                                Z_0[8 ]                         @[ ,18+1615],
                                Z_0[9 ]                         @[ ,20+1615],
                                Z_0[10]                         @[ ,22+1615],
                                Z_0[11]                         @[ ,24+1615],
                                Z_0[12]                         @[ ,26+1615],
                                MODEY_0[2]                      @[ ,26+1617],
                                Z_0[13]                         @[ ,28+1617],
                                Z_0[14]                         @[ ,30+1617],
                                Z_0[15]                         @[ ,32+1617],
                                Z_0[16]                         @[ ,34+1617],
                                Z_0[17]                         @[ ,36+1617],
                                Z_0[18]                         @[ ,38+1617],
                                MODEZ_0[0]                      @[ ,38+1619],
                                Z_0[19]                         @[ ,40+1619],
                                Z_0[20]                         @[ ,42+1619],
                                Z_0[21]                         @[ ,44+1619],
                                Z_0[22]                         @[ ,46+1619],
                                Z_0[23]                         @[ ,48+1619],
                                Z_0[24]                         @[ ,50+1619],
                                P_0[47]                         @[ , 2 +1720],
                                P_0[46]                         @[ , 4 +1720],
                                P_0[45]                         @[ , 6 +1720],
                                P_0[44]                         @[ , 8 +1720],
                                P_0[43]                         @[ , 10+1720],
                                P_0[42]                         @[ , 12+1720],
                                P_0[41]                         @[ , 14+1720],
                                P_0[40]                         @[ , 16+1720],
                                P_0[39]                         @[ , 18+1720],
                                P_0[38]                         @[ , 20+1720],
                                P_0[37]                         @[ , 22+1720],
                                P_0[36]                         @[ , 24+1720],
                                P_0[35]                         @[ , 26+1720],
                                P_0[34]                         @[ , 28+1720],
                                P_0[33]                         @[ , 30+1720],
                                P_0[32]                         @[ , 32+1720],
                                P_0[31]                         @[ , 34+1720],
                                P_0[30]                         @[ , 36+1720],
                                P_0[29]                         @[ , 38+1720],
                                P_0[28]                         @[ , 40+1720],
                                P_0[27]                         @[ , 42+1720],
                                P_0[26]                         @[ , 44+1720],
                                P_0[25]                         @[ , 46+1720],
                                P_0[24]                         @[ , 48+1720],
//srb3
                                RST_X_1                         @[ , 2 +2083],
                                CE_X1_1                         @[ , 4 +2083],
                                CE_X2_1                         @[ , 6 +2083],
                                CE_X3_1                         @[ , 8 +2083],
                                RST_H_1                         @[ , 10+2083],
                                CE_H_1                          @[ , 12+2083],
                                RST_Y_1                         @[ , 14+2083],
                                CE_Y1_1                         @[ , 16+2083],
                                CE_Y2_1                         @[ , 18+2083],
                                RST_Z_1                         @[ , 20+2083],
                                CE_Z_1                          @[ , 22+2083],
                                RST_PRE_1                       @[ , 24+2083],
                                CE_PRE_1                        @[ , 26+2083],
                                RST_M_1                         @[ , 28+2083],
                                CE_M_1                          @[ , 30+2083],
                                RST_P_1                         @[ , 32+2083],
                                CE_P_1                          @[ , 34+2083],
                                RST_MODEY_1                     @[ , 36+2083],
                                CE_MODEY_1                      @[ , 38+2083],
                                RST_MODEZ_1                     @[ , 40+2083],
                                CE_MODEZ_1                      @[ , 42+2083],
                                RST_INCTRL_1                    @[ , 44+2083],
                                CE_INCTRL_1                     @[ , 46+2083],
                                
                                TEST_SE1_N                      @[ , 4 +2552+24],
                                Z_0[27]                         @[ , 6 +2552+24],
                                Z_0[28]                         @[ , 8 +2552+24],
                                X_1[7 ]                         @[ , 10+2552+24],
                                H_1[7 ]                         @[ , 12+2552+24],
                                Z_0[31]                         @[ , 14+2552+24],
                                Z_0[32]                         @[ , 16+2552+24],
                                TEST_RST1_N                     @[ , 0 +2564],
                                Z_0[33]                         @[ , 2 +2564],
                                Z_0[34]                         @[ , 4 +2564],
                                Z_0[35]                         @[ , 6 +2564],
                                Z_0[36]                         @[ , 8 +2564],
                                H_1[1 ]                         @[ , 10+2564],
                                X_1[1 ]                         @[ , 12+2564],
                                X_1[3 ]                         @[ , 2 +2600],
                                H_1[3 ]                         @[ , 4 +2600],
                                Z_0[41]                         @[ , 6 +2600],
                                Z_0[42]                         @[ , 8 +2600],
                                X_1[9 ]                         @[ , 10+2600],
                                H_1[9 ]                         @[ , 12+2600],
                                H_1[11]                         @[ , 2 +2636],
                                X_1[11]                         @[ , 4 +2636],
                                X_1[5 ]                         @[ , 6 +2636],
                                H_1[5 ]                         @[ , 8 +2636],
                                Z_0[25]                         @[ , 10+2636],
                                Z_0[26]                         @[ , 12+2636],
                                TEST_MODE_N                     @[ , 2 +2819],
                                Z_0[37]                         @[ , 4 +2819],
                                Z_0[38]                         @[ , 6 +2819],
                                H_1[6 ]                         @[ , 8 +2819],
                                X_1[6 ]                         @[ , 10+2819],
                                Z_0[29]                         @[ , 12+2819],
                                Z_0[30]                         @[ , 14+2819],
                                Z_0[44]                         @[ , 2 +2833],
                                Z_0[43]                         @[ , 4 +2833],
                                Z_0[40]                         @[ , 6 +2833],
                                Z_0[39]                         @[ , 8 +2833],
                                X_1[0 ]                         @[ , 10+2833],
                                H_1[0 ]                         @[ , 12+2833],
                                H_1[2 ]                         @[ , 0 +2847],
                                X_1[2 ]                         @[ , 2 +2847],
                                Z_0[46]                         @[ , 4 +2847],
                                Z_0[45]                         @[ , 6 +2847],
                                X_1[8 ]                         @[ , 8 +2847],
                                H_1[8 ]                         @[ , 10+2847],
                                X_1[10]                         @[ , 2 +2857],
                                H_1[10]                         @[ , 4 +2857],
                                X_1[4 ]                         @[ , 6 +2857],
                                H_1[4 ]                         @[ , 8 +2857],
                                X_0[29]                         @[ , 10+2857],
                                X_0[28]                         @[ , 12+2857],
//srb3                                                                
                                TEST_SO0_0                      @[ , 0 +2944],
                                TEST_SO1_1                      @[ , 2 +2948],
                                TEST_SO1_0                      @[ , 4 +2962],
                                TEST_SO0_1                      @[ , 6 +2962],
                                TEST_CLK_1                      @[ , 2 +3700],
                                TEST_SI1_1                      @[ , 4 +3702],
                                INCTRL_1[4]                     @[ , 0 +3728],
                                H_1[13]                         @[ , 2 +3728],
                                X_1[13]                         @[ , 4 +3728],
                                H_1[23]                         @[ , 6 +3728],
                                X_1[24]                         @[ , 8 +3728],
                                X_1[17]                         @[ , 10+3728],
                                H_1[16]                         @[ , 12+3728],
                                TEST_SE0_N_1                    @[ , 0 +3764],
                                H_1[17]                         @[ , 2 +3764],
                                X_1[18]                         @[ , 4 +3764],
                                H_1[14]                         @[ , 6 +3764],
                                X_1[14]                         @[ , 8 +3764],
                                X_1[20]                         @[ , 10+3764],
                                H_1[19]                         @[ , 12+3764],
                                H_1[20]                         @[ , 2 +3800],
                                X_1[21]                         @[ , 4 +3800],
                                H_1[18]                         @[ , 6 +3800],
                                X_1[19]                         @[ , 8 +3800],
                                H_1[24]                         @[ , 10+3800],
                                X_1[25]                         @[ , 12+3800],
                                X_1[27]                         @[ , 2 +3836],
                                X_1[26]                         @[ , 4 +3836],
                                H_1[21]                         @[ , 6 +3836],
                                X_1[22]                         @[ , 8 +3836],
                                H_1[15]                         @[ , 10+3836],
                                X_1[15]                         @[ , 12+3836],
                                CLK_1                           @[ , 0 +24+3988],
                                TEST_RST0_N_1                   @[ , 2 +24+3988],
                                INCTRL_1[3]                     @[ , 4 +24+3988],
//////////// 
                                INCTRL_1[0]                     @[ , 0 +30+3988],
                                H_1[12]                         @[ , 2 +30+3988],
                                X_1[12]                         @[ , 4 +30+3988],
                                X_1[23]                         @[ , 6 +30+3988],
                                H_1[22]                         @[ , 8 +30+3988],
                                X_1[16]                         @[ , 10+30+3988],
                                Y_1[0 ]                         @[ , 12+30+3988],
                                INCTRL_1[1]                     @[ , 0 +44+3988],
                                Y_1[1 ]                         @[ , 2 +44+3988],
                                Y_1[2 ]                         @[ , 4 +44+3988],
                                Y_1[3 ]                         @[ , 6 +44+3988],
                                Y_1[4 ]                         @[ , 8 +44+3988],
                                Y_1[5 ]                         @[ , 10+44+3988],
                                Y_1[6 ]                         @[ , 12+44+3988],
                                INCTRL_1[2]                     @[ , 14+44+3988],
                                Y_1[7 ]                         @[ , 16+44+3988],
                                Y_1[8 ]                         @[ , 18+44+3988],
                                Y_1[9 ]                         @[ , 20+44+3988],
                                Y_1[10]                         @[ , 22+44+3988],
                                Y_1[11]                         @[ , 24+44+3988],
                                Y_1[12]                         @[ , 26+44+3988],
                                Y_1[13]                         @[ , 28+44+3988],
                                Y_1[14]                         @[ , 30+44+3988],
                                Y_1[15]                         @[ , 32+44+3988],
                                Y_1[16]                         @[ , 34+44+3988],
                                Y_1[17]                         @[ , 36+44+3988],
                                X_1[29]                         @[ , 38+44+3988],
//srb-2
                                P_1[23]                         @[ , 0 +4122],
                                P_1[22]                         @[ , 2 +4122],
                                P_1[21]                         @[ , 4 +4122],
                                P_1[20]                         @[ , 6 +4122],
                                P_1[19]                         @[ , 8 +4122],
                                P_1[18]                         @[ , 10+4122],
                                P_1[17]                         @[ , 2 +4132],
                                P_1[16]                         @[ , 4 +4132],
                                P_1[15]                         @[ , 6 +4132],
                                P_1[14]                         @[ , 8 +4132],
                                P_1[13]                         @[ , 10+4132],
                                P_1[12]                         @[ , 12+4132],
                                P_1[11]                         @[ , 14+4132],
                                P_1[10]                         @[ , 16+4132],
                                P_1[9 ]                         @[ , 18+4132],
                                P_1[8 ]                         @[ , 20+4132],
                                P_1[7 ]                         @[ , 22+4132],
                                P_1[6 ]                         @[ , 24+4132],
                                P_1[5 ]                         @[ , 26+4132],
                                P_1[4 ]                         @[ , 28+4132],
                                P_1[3 ]                         @[ , 30+4132],
                                P_1[2 ]                         @[ , 32+4132],
                                P_1[1 ]                         @[ , 34+4132],
                                P_1[0 ]                         @[ , 36+4132],
//srb-1
                                TEST_SI0_1                      @[ , 2 +4904],
                                MODEZ_1[1]                      @[ , 2 +4926],
                                Z_1[1 ]                         @[ , 4 +4926],
                                Z_1[2 ]                         @[ , 6 +4926],
                                Z_1[3 ]                         @[ , 8 +4926],
                                Z_1[4 ]                         @[ , 10+4926],
                                Z_1[5 ]                         @[ , 12+4926],
                                Z_1[6 ]                         @[ , 14+4926],
                                MODEZ_1[2]                      @[ , 14+4950],
                                Z_1[7 ]                         @[ , 16+4950],
                                Z_1[8 ]                         @[ , 18+4950],
                                Z_1[9 ]                         @[ , 20+4950],
                                Z_1[10]                         @[ , 22+4950],
                                Z_1[11]                         @[ , 24+4950],
                                Z_1[12]                         @[ , 26+4950],
                                MODEZ_1[3]                      @[ , 26+4974],
                                Z_1[13]                         @[ , 28+4974],
                                Z_1[14]                         @[ , 30+4974],
                                Z_1[15]                         @[ , 32+4974],
                                Z_1[16]                         @[ , 34+4974],
                                Z_1[17]                         @[ , 36+4974],
                                Z_1[18]                         @[ , 38+4974],
                                Z_1[19]                         @[ , 40+4998],
                                Z_1[20]                         @[ , 42+4998],
                                Z_1[21]                         @[ , 44+4998],
                                Z_1[22]                         @[ , 46+4998],
                                Z_1[23]                         @[ , 48+4998],
                                Z_1[24]                         @[ , 50+4998],
                                Z_1[47]                         @[ , 6 +6+5200],
                                MODEY_1[0]                      @[ , 8 +6+5200],
                                Z_1[27]                         @[ , 10+6+5200],
                                Z_1[28]                         @[ , 12+6+5200],
                                Z_1[29]                         @[ , 14+6+5200],
                                Z_1[30]                         @[ , 16+6+5200],
                                Z_1[31]                         @[ , 18+6+5200],
                                Z_1[32]                         @[ , 20+6+5200],
                                MODEY_1[1]                      @[ , 22+6+5200],
                                Z_1[33]                         @[ , 24+6+5200],
                                Z_1[34]                         @[ , 26+6+5200],
                                Z_1[35]                         @[ , 28+6+5200],
                                Z_1[36]                         @[ , 30+6+5200],
                                Z_1[37]                         @[ , 32+6+5200],
                                Z_1[38]                         @[ , 34+6+5200],
                                MODEY_1[2]                      @[ , 36+6+5200],
                                Z_1[39]                         @[ , 38+6+5200],
                                Z_1[40]                         @[ , 40+6+5200],
                                Z_1[41]                         @[ , 42+6+5200],
                                Z_1[42]                         @[ , 44+6+5200],
                                Z_1[43]                         @[ , 46+6+5200],
                                Z_1[44]                         @[ , 48+6+5200],
                                MODEZ_1[0]                      @[ , 50+6+5200],
                                Z_1[45]                         @[ , 52+6+5200],
                                Z_1[46]                         @[ , 54+6+5200],
                                Z_1[26]                         @[ , 56+6+5200],
                                Z_1[25]                         @[ , 58+6+5200],
                                Z_1[0 ]                         @[ , 60+6+5200],
                                X_1[28]                         @[ , 62+6+5200],
//SFB                               
//SFB_MUX                                                                
                                P_1[47]                         @[ , 2 +5320],
                                P_1[46]                         @[ , 4 +5320],
                                P_1[45]                         @[ , 6 +5320],
                                P_1[44]                         @[ , 8 +5320],
                                P_1[43]                         @[ , 10+5320],
                                P_1[42]                         @[ , 12+5320],
                                P_1[41]                         @[ , 14+5320],
                                P_1[40]                         @[ , 16+5320],
                                P_1[39]                         @[ , 18+5320],
                                P_1[38]                         @[ , 20+5320],
                                P_1[37]                         @[ , 22+5320],
                                P_1[36]                         @[ , 24+5320],
                                P_1[35]                         @[ , 26+5320],
                                P_1[34]                         @[ , 28+5320],
                                P_1[33]                         @[ , 30+5320],
                                P_1[32]                         @[ , 32+5320],
                                P_1[31]                         @[ , 34+5320],
                                P_1[30]                         @[ , 36+5320],
                                P_1[29]                         @[ , 38+5320],
                                P_1[28]                         @[ , 40+5320],
                                P_1[27]                         @[ , 42+5320],
                                P_1[26]                         @[ , 44+5320],
                                P_1[25]                         @[ , 46+5320],
                                P_1[24]                         @[ , 48+5320]                           
                            >
              ->  [210, ]  
                            <
                                XBI[0 ]                         @[  2, ],
                                XBI[1 ]                         @[  4, ],
                                XBI[2 ]                         @[  6, ],
                                XBI[3 ]                         @[  8, ],
                                XBI[4 ]                         @[ 10, ],
                                XBI[5 ]                         @[ 12, ],
                                XBI[6 ]                         @[ 14, ],
                                XBI[7 ]                         @[ 16, ],
                                XBI[8 ]                         @[ 18, ],
                                XBI[9 ]                         @[ 20, ],
                                XBI[10]                         @[ 22, ],
                                XBI[11]                         @[ 24, ],
                                XBI[12]                         @[ 26, ],
                                XBI[13]                         @[ 28, ],
                                XBI[14]                         @[ 30, ],
                                XBI[15]                         @[ 32, ],
                                XBI[16]                         @[ 34, ],
                                XBI[17]                         @[ 36, ],
                                XBI[18]                         @[ 38, ],
                                XBI[19]                         @[ 40, ],
                                XBI[20]                         @[ 42, ],
                                XBI[21]                         @[ 44, ],
                                XBI[22]                         @[ 46, ],
                                XBI[23]                         @[ 48, ],
                                XBI[24]                         @[ 50, ],
                                XO[0 ]                          @[ 52, ],
                                XO[1 ]                          @[ 54, ],
                                XO[2 ]                          @[ 56, ],
                                XO[3 ]                          @[ 58, ],
                                XO[4 ]                          @[ 60, ],
                                XO[5 ]                          @[ 62, ],
                                XO[6 ]                          @[ 64, ],
                                XO[7 ]                          @[ 66, ],
                                XO[8 ]                          @[ 68, ],
                                XO[9 ]                          @[ 70, ],
                                XO[10]                          @[ 72, ],
                                XO[11]                          @[ 74, ],
                                XO[12]                          @[ 76, ],
                                XO[13]                          @[ 78, ],
                                XO[14]                          @[ 80, ],
                                XO[15]                          @[ 82, ],
                                XO[16]                          @[ 84, ],
                                XO[17]                          @[ 86, ],
                                XO[18]                          @[ 88, ],
                                XO[19]                          @[ 90, ],
                                XO[20]                          @[ 92, ],
                                XO[21]                          @[ 94, ],
                                XO[22]                          @[ 96, ],
                                XO[23]                          @[ 98, ],
                                XO[24]                          @[100, ],
                                XO[25]                          @[102, ],
                                XO[26]                          @[104, ],
                                XO[27]                          @[106, ],
                                XO[28]                          @[108, ],
                                XO[29]                          @[110, ],
                                PO[0 ]                          @[112, ],
                                PO[1 ]                          @[114, ],
                                PO[2 ]                          @[116, ],
                                PO[3 ]                          @[118, ],
                                PO[4 ]                          @[120, ],
                                PO[5 ]                          @[122, ],
                                PO[6 ]                          @[124, ],
                                PO[7 ]                          @[126, ],
                                PO[8 ]                          @[128, ],
                                PO[9 ]                          @[130, ],
                                PO[10]                          @[132, ],
                                PO[11]                          @[134, ],
                                PO[12]                          @[136, ],
                                PO[13]                          @[138, ],
                                PO[14]                          @[140, ],
                                PO[15]                          @[142, ],
                                PO[16]                          @[144, ],
                                PO[17]                          @[146, ],
                                PO[18]                          @[148, ],
                                PO[19]                          @[150, ],
                                PO[20]                          @[152, ],
                                PO[21]                          @[154, ],
                                PO[22]                          @[156, ],
                                PO[23]                          @[158, ],
                                PO[24]                          @[160, ],
                                PO[25]                          @[162, ],
                                PO[26]                          @[164, ],
                                PO[27]                          @[166, ],
                                PO[28]                          @[168, ],
                                PO[29]                          @[170, ],
                                PO[30]                          @[172, ],
                                PO[31]                          @[174, ],
                                PO[32]                          @[176, ],
                                PO[33]                          @[178, ],
                                PO[34]                          @[180, ],
                                PO[35]                          @[182, ],
                                PO[36]                          @[184, ],
                                PO[37]                          @[186, ],
                                PO[38]                          @[188, ],
                                PO[39]                          @[190, ],
                                PO[40]                          @[192, ],
                                PO[41]                          @[194, ],
                                PO[42]                          @[196, ],
                                PO[43]                          @[198, ],
                                PO[44]                          @[200, ],
                                PO[45]                          @[202, ],
                                PO[46]                          @[204, ],
                                PO[47]                          @[206, ],
                                PCO                             @[208, ]                        
                           >
              ->  [ , 0]                              
              ->  [ 0, ] 
                           <
                                XBO[0 ]                         @[  2, ],
                                XBO[1 ]                         @[  4, ],
                                XBO[2 ]                         @[  6, ],
                                XBO[3 ]                         @[  8, ],
                                XBO[4 ]                         @[ 10, ],
                                XBO[5 ]                         @[ 12, ],
                                XBO[6 ]                         @[ 14, ],
                                XBO[7 ]                         @[ 16, ],
                                XBO[8 ]                         @[ 18, ],
                                XBO[9 ]                         @[ 20, ],
                                XBO[10]                         @[ 22, ],
                                XBO[11]                         @[ 24, ],
                                XBO[12]                         @[ 26, ],
                                XBO[13]                         @[ 28, ],
                                XBO[14]                         @[ 30, ],
                                XBO[15]                         @[ 32, ],
                                XBO[16]                         @[ 34, ],
                                XBO[17]                         @[ 36, ],
                                XBO[18]                         @[ 38, ],
                                XBO[19]                         @[ 40, ],
                                XBO[20]                         @[ 42, ],
                                XBO[21]                         @[ 44, ],
                                XBO[22]                         @[ 46, ],
                                XBO[23]                         @[ 48, ],
                                XBO[24]                         @[ 50, ],
                                XI[0 ]                          @[ 52, ],
                                XI[1 ]                          @[ 54, ],
                                XI[2 ]                          @[ 56, ],
                                XI[3 ]                          @[ 58, ],
                                XI[4 ]                          @[ 60, ],
                                XI[5 ]                          @[ 62, ],
                                XI[6 ]                          @[ 64, ],
                                XI[7 ]                          @[ 66, ],
                                XI[8 ]                          @[ 68, ],
                                XI[9 ]                          @[ 70, ],
                                XI[10]                          @[ 72, ],
                                XI[11]                          @[ 74, ],
                                XI[12]                          @[ 76, ],
                                XI[13]                          @[ 78, ],
                                XI[14]                          @[ 80, ],
                                XI[15]                          @[ 82, ],
                                XI[16]                          @[ 84, ],
                                XI[17]                          @[ 86, ],
                                XI[18]                          @[ 88, ],
                                XI[19]                          @[ 90, ],
                                XI[20]                          @[ 92, ],
                                XI[21]                          @[ 94, ],
                                XI[22]                          @[ 96, ],
                                XI[23]                          @[ 98, ],
                                XI[24]                          @[100, ],
                                XI[25]                          @[102, ],
                                XI[26]                          @[104, ],
                                XI[27]                          @[106, ],
                                XI[28]                          @[108, ],
                                XI[29]                          @[110, ],
                                PI[0 ]                          @[112, ],
                                PI[1 ]                          @[114, ],
                                PI[2 ]                          @[116, ],
                                PI[3 ]                          @[118, ],
                                PI[4 ]                          @[120, ],
                                PI[5 ]                          @[122, ],
                                PI[6 ]                          @[124, ],
                                PI[7 ]                          @[126, ],
                                PI[8 ]                          @[128, ],
                                PI[9 ]                          @[130, ],
                                PI[10]                          @[132, ],
                                PI[11]                          @[134, ],
                                PI[12]                          @[136, ],
                                PI[13]                          @[138, ],
                                PI[14]                          @[140, ],
                                PI[15]                          @[142, ],
                                PI[16]                          @[144, ],
                                PI[17]                          @[146, ],
                                PI[18]                          @[148, ],
                                PI[19]                          @[150, ],
                                PI[20]                          @[152, ],
                                PI[21]                          @[154, ],
                                PI[22]                          @[156, ],
                                PI[23]                          @[158, ],
                                PI[24]                          @[160, ],
                                PI[25]                          @[162, ],
                                PI[26]                          @[164, ],
                                PI[27]                          @[166, ],
                                PI[28]                          @[168, ],
                                PI[29]                          @[170, ],
                                PI[30]                          @[172, ],
                                PI[31]                          @[174, ],
                                PI[32]                          @[176, ],
                                PI[33]                          @[178, ],
                                PI[34]                          @[180, ],
                                PI[35]                          @[182, ],
                                PI[36]                          @[184, ],
                                PI[37]                          @[186, ],
                                PI[38]                          @[188, ],
                                PI[39]                          @[190, ],
                                PI[40]                          @[192, ],
                                PI[41]                          @[194, ],
                                PI[42]                          @[196, ],
                                PI[43]                          @[198, ],
                                PI[44]                          @[200, ],
                                PI[45]                          @[202, ],
                                PI[46]                          @[204, ],
                                PI[47]                          @[206, ],
                                PCI                             @[208, ] 
                           >;                                                                            
}; // symbol logsym of APM

schematic schm of APM
{
    generate ( 1500 # 2000 );
    
    unsigned int XAPM_CORE_U_X = 200;
    unsigned int XAPM_CORE_U_Y = 50;
    
    unsigned int XAPM_CORE_D_X = 200;
    unsigned int XAPM_CORE_D_Y = 1000;
    
    device APM_CORE (symbol logsym) XAPM_CORE_U
        @[XAPM_CORE_U_X,XAPM_CORE_U_Y];
    device APM_CORE (symbol logsym) XAPM_CORE_D
        @[XAPM_CORE_D_X,XAPM_CORE_D_Y];
    
    unsigned int PORT_LEFT = 100;  
    unsigned int PORT_RIGHT = 100;
    unsigned int PORT_BOTTOM = 50;
    
    map (
    <instance XAPM_CORE_U> => <instance XAPM_CORE_U of device APM(structure netlist)>, 
    <instance XAPM_CORE_D> => <instance XAPM_CORE_D of device APM(structure netlist)>   
    );

   port P_0[0 ]      @[PORT_RIGHT + <pin P[0 ] of<instance XAPM_CORE_U>>#|,<pin P[0 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[1 ]      @[PORT_RIGHT + <pin P[1 ] of<instance XAPM_CORE_U>>#|,<pin P[1 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[2 ]      @[PORT_RIGHT + <pin P[2 ] of<instance XAPM_CORE_U>>#|,<pin P[2 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[3 ]      @[PORT_RIGHT + <pin P[3 ] of<instance XAPM_CORE_U>>#|,<pin P[3 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[4 ]      @[PORT_RIGHT + <pin P[4 ] of<instance XAPM_CORE_U>>#|,<pin P[4 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[5 ]      @[PORT_RIGHT + <pin P[5 ] of<instance XAPM_CORE_U>>#|,<pin P[5 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[6 ]      @[PORT_RIGHT + <pin P[6 ] of<instance XAPM_CORE_U>>#|,<pin P[6 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[7 ]      @[PORT_RIGHT + <pin P[7 ] of<instance XAPM_CORE_U>>#|,<pin P[7 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[8 ]      @[PORT_RIGHT + <pin P[8 ] of<instance XAPM_CORE_U>>#|,<pin P[8 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[9 ]      @[PORT_RIGHT + <pin P[9 ] of<instance XAPM_CORE_U>>#|,<pin P[9 ] of<instance XAPM_CORE_U>>#-];  
   port P_0[10]      @[PORT_RIGHT + <pin P[10] of<instance XAPM_CORE_U>>#|,<pin P[10] of<instance XAPM_CORE_U>>#-];  
   port P_0[11]      @[PORT_RIGHT + <pin P[11] of<instance XAPM_CORE_U>>#|,<pin P[11] of<instance XAPM_CORE_U>>#-];  
   port P_0[12]      @[PORT_RIGHT + <pin P[12] of<instance XAPM_CORE_U>>#|,<pin P[12] of<instance XAPM_CORE_U>>#-];  
   port P_0[13]      @[PORT_RIGHT + <pin P[13] of<instance XAPM_CORE_U>>#|,<pin P[13] of<instance XAPM_CORE_U>>#-];  
   port P_0[14]      @[PORT_RIGHT + <pin P[14] of<instance XAPM_CORE_U>>#|,<pin P[14] of<instance XAPM_CORE_U>>#-];  
   port P_0[15]      @[PORT_RIGHT + <pin P[15] of<instance XAPM_CORE_U>>#|,<pin P[15] of<instance XAPM_CORE_U>>#-];  
   port P_0[16]      @[PORT_RIGHT + <pin P[16] of<instance XAPM_CORE_U>>#|,<pin P[16] of<instance XAPM_CORE_U>>#-];  
   port P_0[17]      @[PORT_RIGHT + <pin P[17] of<instance XAPM_CORE_U>>#|,<pin P[17] of<instance XAPM_CORE_U>>#-];  
   port P_0[18]      @[PORT_RIGHT + <pin P[18] of<instance XAPM_CORE_U>>#|,<pin P[18] of<instance XAPM_CORE_U>>#-];  
   port P_0[19]      @[PORT_RIGHT + <pin P[19] of<instance XAPM_CORE_U>>#|,<pin P[19] of<instance XAPM_CORE_U>>#-];  
   port P_0[20]      @[PORT_RIGHT + <pin P[20] of<instance XAPM_CORE_U>>#|,<pin P[20] of<instance XAPM_CORE_U>>#-];  
   port P_0[21]      @[PORT_RIGHT + <pin P[21] of<instance XAPM_CORE_U>>#|,<pin P[21] of<instance XAPM_CORE_U>>#-];  
   port P_0[22]      @[PORT_RIGHT + <pin P[22] of<instance XAPM_CORE_U>>#|,<pin P[22] of<instance XAPM_CORE_U>>#-];  
   port P_0[23]      @[PORT_RIGHT + <pin P[23] of<instance XAPM_CORE_U>>#|,<pin P[23] of<instance XAPM_CORE_U>>#-];  
   port P_0[24]      @[PORT_RIGHT + <pin P[24] of<instance XAPM_CORE_U>>#|,<pin P[24] of<instance XAPM_CORE_U>>#-];  
   port P_0[25]      @[PORT_RIGHT + <pin P[25] of<instance XAPM_CORE_U>>#|,<pin P[25] of<instance XAPM_CORE_U>>#-];  
   port P_0[26]      @[PORT_RIGHT + <pin P[26] of<instance XAPM_CORE_U>>#|,<pin P[26] of<instance XAPM_CORE_U>>#-];  
   port P_0[27]      @[PORT_RIGHT + <pin P[27] of<instance XAPM_CORE_U>>#|,<pin P[27] of<instance XAPM_CORE_U>>#-];  
   port P_0[28]      @[PORT_RIGHT + <pin P[28] of<instance XAPM_CORE_U>>#|,<pin P[28] of<instance XAPM_CORE_U>>#-];  
   port P_0[29]      @[PORT_RIGHT + <pin P[29] of<instance XAPM_CORE_U>>#|,<pin P[29] of<instance XAPM_CORE_U>>#-];
   port P_0[30]      @[PORT_RIGHT + <pin P[30] of<instance XAPM_CORE_U>>#|,<pin P[30] of<instance XAPM_CORE_U>>#-];
   port P_0[31]      @[PORT_RIGHT + <pin P[31] of<instance XAPM_CORE_U>>#|,<pin P[31] of<instance XAPM_CORE_U>>#-];
   port P_0[32]      @[PORT_RIGHT + <pin P[32] of<instance XAPM_CORE_U>>#|,<pin P[32] of<instance XAPM_CORE_U>>#-];
   port P_0[33]      @[PORT_RIGHT + <pin P[33] of<instance XAPM_CORE_U>>#|,<pin P[33] of<instance XAPM_CORE_U>>#-];
   port P_0[34]      @[PORT_RIGHT + <pin P[34] of<instance XAPM_CORE_U>>#|,<pin P[34] of<instance XAPM_CORE_U>>#-];
   port P_0[35]      @[PORT_RIGHT + <pin P[35] of<instance XAPM_CORE_U>>#|,<pin P[35] of<instance XAPM_CORE_U>>#-];
   port P_0[36]      @[PORT_RIGHT + <pin P[36] of<instance XAPM_CORE_U>>#|,<pin P[36] of<instance XAPM_CORE_U>>#-];
   port P_0[37]      @[PORT_RIGHT + <pin P[37] of<instance XAPM_CORE_U>>#|,<pin P[37] of<instance XAPM_CORE_U>>#-];
   port P_0[38]      @[PORT_RIGHT + <pin P[38] of<instance XAPM_CORE_U>>#|,<pin P[38] of<instance XAPM_CORE_U>>#-];
   port P_0[39]      @[PORT_RIGHT + <pin P[39] of<instance XAPM_CORE_U>>#|,<pin P[39] of<instance XAPM_CORE_U>>#-];
   port P_0[40]      @[PORT_RIGHT + <pin P[40] of<instance XAPM_CORE_U>>#|,<pin P[40] of<instance XAPM_CORE_U>>#-];
   port P_0[41]      @[PORT_RIGHT + <pin P[41] of<instance XAPM_CORE_U>>#|,<pin P[41] of<instance XAPM_CORE_U>>#-];
   port P_0[42]      @[PORT_RIGHT + <pin P[42] of<instance XAPM_CORE_U>>#|,<pin P[42] of<instance XAPM_CORE_U>>#-];
   port P_0[43]      @[PORT_RIGHT + <pin P[43] of<instance XAPM_CORE_U>>#|,<pin P[43] of<instance XAPM_CORE_U>>#-];
   port P_0[44]      @[PORT_RIGHT + <pin P[44] of<instance XAPM_CORE_U>>#|,<pin P[44] of<instance XAPM_CORE_U>>#-];
   port P_0[45]      @[PORT_RIGHT + <pin P[45] of<instance XAPM_CORE_U>>#|,<pin P[45] of<instance XAPM_CORE_U>>#-];
   port P_0[46]      @[PORT_RIGHT + <pin P[46] of<instance XAPM_CORE_U>>#|,<pin P[46] of<instance XAPM_CORE_U>>#-];
   port P_0[47]      @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_U>>#|,<pin P[47] of<instance XAPM_CORE_U>>#-];

    line lnP_00
        <port P_0[0]> -> <pin P[0] of<instance XAPM_CORE_U>>;
    line lnP_01                                
        <port P_0[1]> -> <pin P[1] of<instance XAPM_CORE_U>>;
    line lnP_02                                
        <port P_0[2]> -> <pin P[2] of<instance XAPM_CORE_U>>;
    line lnP_03                                
        <port P_0[3]> -> <pin P[3] of<instance XAPM_CORE_U>>;
    line lnP_04                                
        <port P_0[4]> -> <pin P[4] of<instance XAPM_CORE_U>>;
    line lnP_05                                
        <port P_0[5]> -> <pin P[5] of<instance XAPM_CORE_U>>;
    line lnP_06                                
        <port P_0[6]> -> <pin P[6] of<instance XAPM_CORE_U>>;
    line lnP_07                                
        <port P_0[7]> -> <pin P[7] of<instance XAPM_CORE_U>>;
    line lnP_08                                
        <port P_0[8]> -> <pin P[8] of<instance XAPM_CORE_U>>;
    line lnP_09                                
        <port P_0[9]> -> <pin P[9] of<instance XAPM_CORE_U>>;
    line lnP_010
        <port P_0[10]> -> <pin P[10] of<instance XAPM_CORE_U>>;
    line lnP_011                                 
        <port P_0[11]> -> <pin P[11] of<instance XAPM_CORE_U>>;
    line lnP_012                                 
        <port P_0[12]> -> <pin P[12] of<instance XAPM_CORE_U>>;
    line lnP_013                                 
        <port P_0[13]> -> <pin P[13] of<instance XAPM_CORE_U>>;
    line lnP_014                                 
        <port P_0[14]> -> <pin P[14] of<instance XAPM_CORE_U>>;
    line lnP_015                                 
        <port P_0[15]> -> <pin P[15] of<instance XAPM_CORE_U>>;
    line lnP_016                                 
        <port P_0[16]> -> <pin P[16] of<instance XAPM_CORE_U>>;
    line lnP_017                                 
        <port P_0[17]> -> <pin P[17] of<instance XAPM_CORE_U>>;
    line lnP_018                                 
        <port P_0[18]> -> <pin P[18] of<instance XAPM_CORE_U>>;
    line lnP_019                                 
        <port P_0[19]> -> <pin P[19] of<instance XAPM_CORE_U>>;
    line lnP_020                                 
        <port P_0[20]> -> <pin P[20] of<instance XAPM_CORE_U>>;
    line lnP_021                                 
        <port P_0[21]> -> <pin P[21] of<instance XAPM_CORE_U>>;
    line lnP_022                                 
        <port P_0[22]> -> <pin P[22] of<instance XAPM_CORE_U>>;
    line lnP_023                                 
        <port P_0[23]> -> <pin P[23] of<instance XAPM_CORE_U>>;
    line lnP_024                                 
        <port P_0[24]> -> <pin P[24] of<instance XAPM_CORE_U>>;
    line lnP_025                                
        <port P_0[25]> -> <pin P[25] of<instance XAPM_CORE_U>>;
    line lnP_026                                
        <port P_0[26]> -> <pin P[26] of<instance XAPM_CORE_U>>;
    line lnP_027
        <port P_0[27]> -> <pin P[27] of<instance XAPM_CORE_U>>;
    line lnP_028                                 
        <port P_0[28]> -> <pin P[28] of<instance XAPM_CORE_U>>;
    line lnP_029                                 
        <port P_0[29]> -> <pin P[29] of<instance XAPM_CORE_U>>;
    line lnP_030                                 
        <port P_0[30]> -> <pin P[30] of<instance XAPM_CORE_U>>;
    line lnP_031                                 
        <port P_0[31]> -> <pin P[31] of<instance XAPM_CORE_U>>;
    line lnP_032                                 
        <port P_0[32]> -> <pin P[32] of<instance XAPM_CORE_U>>;
    line lnP_033                                 
        <port P_0[33]> -> <pin P[33] of<instance XAPM_CORE_U>>;
    line lnP_034                                 
        <port P_0[34]> -> <pin P[34] of<instance XAPM_CORE_U>>;
    line lnP_035                                 
        <port P_0[35]> -> <pin P[35] of<instance XAPM_CORE_U>>;
    line lnP_036                                 
        <port P_0[36]> -> <pin P[36] of<instance XAPM_CORE_U>>;
    line lnP_037                                 
        <port P_0[37]> -> <pin P[37] of<instance XAPM_CORE_U>>;
    line lnP_038                                 
        <port P_0[38]> -> <pin P[38] of<instance XAPM_CORE_U>>;
    line lnP_039                                 
        <port P_0[39]> -> <pin P[39] of<instance XAPM_CORE_U>>;
    line lnP_040                                 
        <port P_0[40]> -> <pin P[40] of<instance XAPM_CORE_U>>;
    line lnP_041                                 
        <port P_0[41]> -> <pin P[41] of<instance XAPM_CORE_U>>;
    line lnP_042                                 
        <port P_0[42]> -> <pin P[42] of<instance XAPM_CORE_U>>;        
    line lnP_043                                 
        <port P_0[43]> -> <pin P[43] of<instance XAPM_CORE_U>>;
    line lnP_044                                 
        <port P_0[44]> -> <pin P[44] of<instance XAPM_CORE_U>>;
    line lnP_045                                 
        <port P_0[45]> -> <pin P[45] of<instance XAPM_CORE_U>>;        
    line lnP_046                                 
        <port P_0[46]> -> <pin P[46] of<instance XAPM_CORE_U>>;  
    line lnP_047                                 
        <port P_0[47]> -> <pin P[47] of<instance XAPM_CORE_U>>;  

   port PO[0 ]      @[<pin PO[0 ] of<instance XAPM_CORE_U>>#|, <pin PO[0 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[1 ]      @[<pin PO[1 ] of<instance XAPM_CORE_U>>#|, <pin PO[1 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[2 ]      @[<pin PO[2 ] of<instance XAPM_CORE_U>>#|, <pin PO[2 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[3 ]      @[<pin PO[3 ] of<instance XAPM_CORE_U>>#|, <pin PO[3 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[4 ]      @[<pin PO[4 ] of<instance XAPM_CORE_U>>#|, <pin PO[4 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[5 ]      @[<pin PO[5 ] of<instance XAPM_CORE_U>>#|, <pin PO[5 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[6 ]      @[<pin PO[6 ] of<instance XAPM_CORE_U>>#|, <pin PO[6 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[7 ]      @[<pin PO[7 ] of<instance XAPM_CORE_U>>#|, <pin PO[7 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[8 ]      @[<pin PO[8 ] of<instance XAPM_CORE_U>>#|, <pin PO[8 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[9 ]      @[<pin PO[9 ] of<instance XAPM_CORE_U>>#|, <pin PO[9 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[10]      @[<pin PO[10] of<instance XAPM_CORE_U>>#|, <pin PO[10] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[11]      @[<pin PO[11] of<instance XAPM_CORE_U>>#|, <pin PO[11] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[12]      @[<pin PO[12] of<instance XAPM_CORE_U>>#|, <pin PO[12] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[13]      @[<pin PO[13] of<instance XAPM_CORE_U>>#|, <pin PO[13] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[14]      @[<pin PO[14] of<instance XAPM_CORE_U>>#|, <pin PO[14] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[15]      @[<pin PO[15] of<instance XAPM_CORE_U>>#|, <pin PO[15] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[16]      @[<pin PO[16] of<instance XAPM_CORE_U>>#|, <pin PO[16] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[17]      @[<pin PO[17] of<instance XAPM_CORE_U>>#|, <pin PO[17] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[18]      @[<pin PO[18] of<instance XAPM_CORE_U>>#|, <pin PO[18] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[19]      @[<pin PO[19] of<instance XAPM_CORE_U>>#|, <pin PO[19] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[20]      @[<pin PO[20] of<instance XAPM_CORE_U>>#|, <pin PO[20] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[21]      @[<pin PO[21] of<instance XAPM_CORE_U>>#|, <pin PO[21] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[22]      @[<pin PO[22] of<instance XAPM_CORE_U>>#|, <pin PO[22] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[23]      @[<pin PO[23] of<instance XAPM_CORE_U>>#|, <pin PO[23] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[24]      @[<pin PO[24] of<instance XAPM_CORE_U>>#|, <pin PO[24] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[25]      @[<pin PO[25] of<instance XAPM_CORE_U>>#|, <pin PO[25] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[26]      @[<pin PO[26] of<instance XAPM_CORE_U>>#|, <pin PO[26] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[27]      @[<pin PO[27] of<instance XAPM_CORE_U>>#|, <pin PO[27] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[28]      @[<pin PO[28] of<instance XAPM_CORE_U>>#|, <pin PO[28] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[29]      @[<pin PO[29] of<instance XAPM_CORE_U>>#|, <pin PO[29] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[30]      @[<pin PO[30] of<instance XAPM_CORE_U>>#|, <pin PO[30] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[31]      @[<pin PO[31] of<instance XAPM_CORE_U>>#|, <pin PO[31] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[32]      @[<pin PO[32] of<instance XAPM_CORE_U>>#|, <pin PO[32] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[33]      @[<pin PO[33] of<instance XAPM_CORE_U>>#|, <pin PO[33] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[34]      @[<pin PO[34] of<instance XAPM_CORE_U>>#|, <pin PO[34] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[35]      @[<pin PO[35] of<instance XAPM_CORE_U>>#|, <pin PO[35] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[36]      @[<pin PO[36] of<instance XAPM_CORE_U>>#|, <pin PO[36] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[37]      @[<pin PO[37] of<instance XAPM_CORE_U>>#|, <pin PO[37] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[38]      @[<pin PO[38] of<instance XAPM_CORE_U>>#|, <pin PO[38] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[39]      @[<pin PO[39] of<instance XAPM_CORE_U>>#|, <pin PO[39] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[40]      @[<pin PO[40] of<instance XAPM_CORE_U>>#|, <pin PO[40] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[41]      @[<pin PO[41] of<instance XAPM_CORE_U>>#|, <pin PO[41] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[42]      @[<pin PO[42] of<instance XAPM_CORE_U>>#|, <pin PO[42] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[43]      @[<pin PO[43] of<instance XAPM_CORE_U>>#|, <pin PO[43] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[44]      @[<pin PO[44] of<instance XAPM_CORE_U>>#|, <pin PO[44] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[45]      @[<pin PO[45] of<instance XAPM_CORE_U>>#|, <pin PO[45] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[46]      @[<pin PO[46] of<instance XAPM_CORE_U>>#|, <pin PO[46] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
   port PO[47]      @[<pin PO[47] of<instance XAPM_CORE_U>>#|, <pin PO[47] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"
        
    line lnPO0                                                      
        <port PO[0]> -> <pin PO[0] of<instance XAPM_CORE_U>>;       
    line lnPO1                                                      
        <port PO[1]> -> <pin PO[1] of<instance XAPM_CORE_U>>;       
    line lnPO2                                                      
        <port PO[2]> -> <pin PO[2] of<instance XAPM_CORE_U>>;       
    line lnPO3                                                      
        <port PO[3]> -> <pin PO[3] of<instance XAPM_CORE_U>>;       
    line lnPO4                                                      
        <port PO[4]> -> <pin PO[4] of<instance XAPM_CORE_U>>;       
    line lnPO5                                                      
        <port PO[5]> -> <pin PO[5] of<instance XAPM_CORE_U>>;       
    line lnPO6                                                      
        <port PO[6]> -> <pin PO[6] of<instance XAPM_CORE_U>>;       
    line lnPO7                                                      
        <port PO[7]> -> <pin PO[7] of<instance XAPM_CORE_U>>;       
    line lnPO8                                                      
        <port PO[8]> -> <pin PO[8] of<instance XAPM_CORE_U>>;       
    line lnPO9                                                      
        <port PO[9]> -> <pin PO[9] of<instance XAPM_CORE_U>>;       
    line lnPO10                                                     
        <port PO[10]> -> <pin PO[10] of<instance XAPM_CORE_U>>;     
    line lnPO11                                                     
        <port PO[11]> -> <pin PO[11] of<instance XAPM_CORE_U>>;     
    line lnPO12                                                     
        <port PO[12]> -> <pin PO[12] of<instance XAPM_CORE_U>>;     
    line lnPO13                                                     
        <port PO[13]> -> <pin PO[13] of<instance XAPM_CORE_U>>;     
    line lnPO14                                                     
        <port PO[14]> -> <pin PO[14] of<instance XAPM_CORE_U>>;     
    line lnPO15                                                     
        <port PO[15]> -> <pin PO[15] of<instance XAPM_CORE_U>>;     
    line lnPO16                                                     
        <port PO[16]> -> <pin PO[16] of<instance XAPM_CORE_U>>;     
    line lnPO17                                                     
        <port PO[17]> -> <pin PO[17] of<instance XAPM_CORE_U>>;     
    line lnPO18                                                     
        <port PO[18]> -> <pin PO[18] of<instance XAPM_CORE_U>>;     
    line lnPO19                                                     
        <port PO[19]> -> <pin PO[19] of<instance XAPM_CORE_U>>;     
    line lnPO20                                                     
        <port PO[20]> -> <pin PO[20] of<instance XAPM_CORE_U>>;     
    line lnPO21                                                     
        <port PO[21]> -> <pin PO[21] of<instance XAPM_CORE_U>>;     
    line lnPO22                                                     
        <port PO[22]> -> <pin PO[22] of<instance XAPM_CORE_U>>;     
    line lnPO23                                                     
        <port PO[23]> -> <pin PO[23] of<instance XAPM_CORE_U>>;     
    line lnPO24                                                     
        <port PO[24]> -> <pin PO[24] of<instance XAPM_CORE_U>>;     
    line lnPO25                                                     
        <port PO[25]> -> <pin PO[25] of<instance XAPM_CORE_U>>;     
    line lnPO26                                                     
        <port PO[26]> -> <pin PO[26] of<instance XAPM_CORE_U>>;     
    line lnPO27                                                     
        <port PO[27]> -> <pin PO[27] of<instance XAPM_CORE_U>>;     
    line lnPO28                                                     
        <port PO[28]> -> <pin PO[28] of<instance XAPM_CORE_U>>;     
    line lnPO29                                                     
        <port PO[29]> -> <pin PO[29] of<instance XAPM_CORE_U>>;     
    line lnPO30                                                     
        <port PO[30]> -> <pin PO[30] of<instance XAPM_CORE_U>>;     
    line lnPO31                                                     
        <port PO[31]> -> <pin PO[31] of<instance XAPM_CORE_U>>;     
    line lnPO32                                                     
        <port PO[32]> -> <pin PO[32] of<instance XAPM_CORE_U>>;     
    line lnPO33                                                     
        <port PO[33]> -> <pin PO[33] of<instance XAPM_CORE_U>>;     
    line lnPO34                                                     
        <port PO[34]> -> <pin PO[34] of<instance XAPM_CORE_U>>;     
    line lnPO35                                                     
        <port PO[35]> -> <pin PO[35] of<instance XAPM_CORE_U>>;     
    line lnPO36                                                     
        <port PO[36]> -> <pin PO[36] of<instance XAPM_CORE_U>>;     
    line lnPO37                                                     
        <port PO[37]> -> <pin PO[37] of<instance XAPM_CORE_U>>;     
    line lnPO38                                                     
        <port PO[38]> -> <pin PO[38] of<instance XAPM_CORE_U>>;     
    line lnPO39                                                     
        <port PO[39]> -> <pin PO[39] of<instance XAPM_CORE_U>>;     
    line lnPO40                                                     
        <port PO[40]> -> <pin PO[40] of<instance XAPM_CORE_U>>;     
    line lnPO41                                                     
        <port PO[41]> -> <pin PO[41] of<instance XAPM_CORE_U>>;     
    line lnPO42                                                     
        <port PO[42]> -> <pin PO[42] of<instance XAPM_CORE_U>>;     
    line lnPO43                                                     
        <port PO[43]> -> <pin PO[43] of<instance XAPM_CORE_U>>;     
    line lnPO44                                                     
        <port PO[44]> -> <pin PO[44] of<instance XAPM_CORE_U>>;     
    line lnPO45                                                     
        <port PO[45]> -> <pin PO[45] of<instance XAPM_CORE_U>>;     
    line lnPO46                                                     
        <port PO[46]> -> <pin PO[46] of<instance XAPM_CORE_U>>;     
    line lnPO47                                                     
        <port PO[47]> -> <pin PO[47] of<instance XAPM_CORE_U>>;  

   port PCO      @[<pin PCO of<instance XAPM_CORE_U>>#|, <pin PCO of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"         

   line lnPCO                                                  
       <port PCO> -> <pin PCO of<instance XAPM_CORE_U>>;
         

   port XO[0 ]      @[<pin XO[0 ] of<instance XAPM_CORE_U>>#|, <pin XO[0 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[1 ]      @[<pin XO[1 ] of<instance XAPM_CORE_U>>#|, <pin XO[1 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[2 ]      @[<pin XO[2 ] of<instance XAPM_CORE_U>>#|, <pin XO[2 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[3 ]      @[<pin XO[3 ] of<instance XAPM_CORE_U>>#|, <pin XO[3 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[4 ]      @[<pin XO[4 ] of<instance XAPM_CORE_U>>#|, <pin XO[4 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[5 ]      @[<pin XO[5 ] of<instance XAPM_CORE_U>>#|, <pin XO[5 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[6 ]      @[<pin XO[6 ] of<instance XAPM_CORE_U>>#|, <pin XO[6 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[7 ]      @[<pin XO[7 ] of<instance XAPM_CORE_U>>#|, <pin XO[7 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[8 ]      @[<pin XO[8 ] of<instance XAPM_CORE_U>>#|, <pin XO[8 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[9 ]      @[<pin XO[9 ] of<instance XAPM_CORE_U>>#|, <pin XO[9 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[10]      @[<pin XO[10] of<instance XAPM_CORE_U>>#|, <pin XO[10] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[11]      @[<pin XO[11] of<instance XAPM_CORE_U>>#|, <pin XO[11] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[12]      @[<pin XO[12] of<instance XAPM_CORE_U>>#|, <pin XO[12] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[13]      @[<pin XO[13] of<instance XAPM_CORE_U>>#|, <pin XO[13] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[14]      @[<pin XO[14] of<instance XAPM_CORE_U>>#|, <pin XO[14] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[15]      @[<pin XO[15] of<instance XAPM_CORE_U>>#|, <pin XO[15] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[16]      @[<pin XO[16] of<instance XAPM_CORE_U>>#|, <pin XO[16] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[17]      @[<pin XO[17] of<instance XAPM_CORE_U>>#|, <pin XO[17] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[18]      @[<pin XO[18] of<instance XAPM_CORE_U>>#|, <pin XO[18] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[19]      @[<pin XO[19] of<instance XAPM_CORE_U>>#|, <pin XO[19] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[20]      @[<pin XO[20] of<instance XAPM_CORE_U>>#|, <pin XO[20] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[21]      @[<pin XO[21] of<instance XAPM_CORE_U>>#|, <pin XO[21] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[22]      @[<pin XO[22] of<instance XAPM_CORE_U>>#|, <pin XO[22] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[23]      @[<pin XO[23] of<instance XAPM_CORE_U>>#|, <pin XO[23] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[24]      @[<pin XO[24] of<instance XAPM_CORE_U>>#|, <pin XO[24] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[25]      @[<pin XO[25] of<instance XAPM_CORE_U>>#|, <pin XO[25] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[26]      @[<pin XO[26] of<instance XAPM_CORE_U>>#|, <pin XO[26] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[27]      @[<pin XO[27] of<instance XAPM_CORE_U>>#|, <pin XO[27] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[28]      @[<pin XO[28] of<instance XAPM_CORE_U>>#|, <pin XO[28] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XO[29]      @[<pin XO[29] of<instance XAPM_CORE_U>>#|, <pin XO[29] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"      
   
   line lnXO0
       <port XO[0]> -> <pin XO[0] of<instance XAPM_CORE_U>>;
   line lnXO1
       <port XO[1]> -> <pin XO[1] of<instance XAPM_CORE_U>>;
   line lnXO2
       <port XO[2]> -> <pin XO[2] of<instance XAPM_CORE_U>>;
   line lnXO3
       <port XO[3]> -> <pin XO[3] of<instance XAPM_CORE_U>>;
   line lnXO4
       <port XO[4]> -> <pin XO[4] of<instance XAPM_CORE_U>>;
   line lnXO5
       <port XO[5]> -> <pin XO[5] of<instance XAPM_CORE_U>>;
   line lnXO6
       <port XO[6]> -> <pin XO[6] of<instance XAPM_CORE_U>>;
   line lnXO7
       <port XO[7]> -> <pin XO[7] of<instance XAPM_CORE_U>>;
   line lnXO8
       <port XO[8]> -> <pin XO[8] of<instance XAPM_CORE_U>>;
   line lnXO9
       <port XO[9]> -> <pin XO[9] of<instance XAPM_CORE_U>>;
   line lnXO10
       <port XO[10]> -> <pin XO[10] of<instance XAPM_CORE_U>>;
   line lnXO11
       <port XO[11]> -> <pin XO[11] of<instance XAPM_CORE_U>>;
   line lnXO12
       <port XO[12]> -> <pin XO[12] of<instance XAPM_CORE_U>>;
   line lnXO13
       <port XO[13]> -> <pin XO[13] of<instance XAPM_CORE_U>>;
   line lnXO14
       <port XO[14]> -> <pin XO[14] of<instance XAPM_CORE_U>>;
   line lnXO15
       <port XO[15]> -> <pin XO[15] of<instance XAPM_CORE_U>>;
   line lnXO16
       <port XO[16]> -> <pin XO[16] of<instance XAPM_CORE_U>>;
   line lnXO17
       <port XO[17]> -> <pin XO[17] of<instance XAPM_CORE_U>>;
   line lnXO18
       <port XO[18]> -> <pin XO[18] of<instance XAPM_CORE_U>>;
   line lnXO19
       <port XO[19]> -> <pin XO[19] of<instance XAPM_CORE_U>>;
   line lnXO20
       <port XO[20]> -> <pin XO[20] of<instance XAPM_CORE_U>>;
   line lnXO21
       <port XO[21]> -> <pin XO[21] of<instance XAPM_CORE_U>>;
   line lnXO22
       <port XO[22]> -> <pin XO[22] of<instance XAPM_CORE_U>>;
   line lnXO23
       <port XO[23]> -> <pin XO[23] of<instance XAPM_CORE_U>>;
   line lnXO24
       <port XO[24]> -> <pin XO[24] of<instance XAPM_CORE_U>>;
   line lnXO25
       <port XO[25]> -> <pin XO[25] of<instance XAPM_CORE_U>>;
   line lnXO26
       <port XO[26]> -> <pin XO[26] of<instance XAPM_CORE_U>>;
   line lnXO27
       <port XO[27]> -> <pin XO[27] of<instance XAPM_CORE_U>>;
   line lnXO28
       <port XO[28]> -> <pin XO[28] of<instance XAPM_CORE_U>>;
   line lnXO29
       <port XO[29]> -> <pin XO[29] of<instance XAPM_CORE_U>>; 


   port XBI[0 ]      @[<pin XBI[0 ] of<instance XAPM_CORE_U>>#|, <pin XBI[0 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[1 ]      @[<pin XBI[1 ] of<instance XAPM_CORE_U>>#|, <pin XBI[1 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[2 ]      @[<pin XBI[2 ] of<instance XAPM_CORE_U>>#|, <pin XBI[2 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[3 ]      @[<pin XBI[3 ] of<instance XAPM_CORE_U>>#|, <pin XBI[3 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[4 ]      @[<pin XBI[4 ] of<instance XAPM_CORE_U>>#|, <pin XBI[4 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[5 ]      @[<pin XBI[5 ] of<instance XAPM_CORE_U>>#|, <pin XBI[5 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[6 ]      @[<pin XBI[6 ] of<instance XAPM_CORE_U>>#|, <pin XBI[6 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[7 ]      @[<pin XBI[7 ] of<instance XAPM_CORE_U>>#|, <pin XBI[7 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[8 ]      @[<pin XBI[8 ] of<instance XAPM_CORE_U>>#|, <pin XBI[8 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[9 ]      @[<pin XBI[9 ] of<instance XAPM_CORE_U>>#|, <pin XBI[9 ] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[10]      @[<pin XBI[10] of<instance XAPM_CORE_U>>#|, <pin XBI[10] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[11]      @[<pin XBI[11] of<instance XAPM_CORE_U>>#|, <pin XBI[11] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[12]      @[<pin XBI[12] of<instance XAPM_CORE_U>>#|, <pin XBI[12] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[13]      @[<pin XBI[13] of<instance XAPM_CORE_U>>#|, <pin XBI[13] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[14]      @[<pin XBI[14] of<instance XAPM_CORE_U>>#|, <pin XBI[14] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[15]      @[<pin XBI[15] of<instance XAPM_CORE_U>>#|, <pin XBI[15] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[16]      @[<pin XBI[16] of<instance XAPM_CORE_U>>#|, <pin XBI[16] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[17]      @[<pin XBI[17] of<instance XAPM_CORE_U>>#|, <pin XBI[17] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[18]      @[<pin XBI[18] of<instance XAPM_CORE_U>>#|, <pin XBI[18] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[19]      @[<pin XBI[19] of<instance XAPM_CORE_U>>#|, <pin XBI[19] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[20]      @[<pin XBI[20] of<instance XAPM_CORE_U>>#|, <pin XBI[20] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[21]      @[<pin XBI[21] of<instance XAPM_CORE_U>>#|, <pin XBI[21] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[22]      @[<pin XBI[22] of<instance XAPM_CORE_U>>#|, <pin XBI[22] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[23]      @[<pin XBI[23] of<instance XAPM_CORE_U>>#|, <pin XBI[23] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
   port XBI[24]      @[<pin XBI[24] of<instance XAPM_CORE_U>>#|, <pin XBI[24] of<instance XAPM_CORE_U>>#- - PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="SOUTH"  
             
   line lnXBI0
       <port XBI[0]> -> <pin XBI[0] of<instance XAPM_CORE_U>>;
   line lnXBI1
       <port XBI[1]> -> <pin XBI[1] of<instance XAPM_CORE_U>>;
   line lnXBI2
       <port XBI[2]> -> <pin XBI[2] of<instance XAPM_CORE_U>>;
   line lnXBI3
       <port XBI[3]> -> <pin XBI[3] of<instance XAPM_CORE_U>>;
   line lnXBI4
       <port XBI[4]> -> <pin XBI[4] of<instance XAPM_CORE_U>>;
   line lnXBI5
       <port XBI[5]> -> <pin XBI[5] of<instance XAPM_CORE_U>>;
   line lnXBI6
       <port XBI[6]> -> <pin XBI[6] of<instance XAPM_CORE_U>>;
   line lnXBI7
       <port XBI[7]> -> <pin XBI[7] of<instance XAPM_CORE_U>>;
   line lnXBI8
       <port XBI[8]> -> <pin XBI[8] of<instance XAPM_CORE_U>>;
   line lnXBI9
       <port XBI[9]> -> <pin XBI[9] of<instance XAPM_CORE_U>>;
   line lnXBI10
       <port XBI[10]> -> <pin XBI[10] of<instance XAPM_CORE_U>>;
   line lnXBI11
       <port XBI[11]> -> <pin XBI[11] of<instance XAPM_CORE_U>>;
   line lnXBI12
       <port XBI[12]> -> <pin XBI[12] of<instance XAPM_CORE_U>>;
   line lnXBI13
       <port XBI[13]> -> <pin XBI[13] of<instance XAPM_CORE_U>>;
   line lnXBI14
       <port XBI[14]> -> <pin XBI[14] of<instance XAPM_CORE_U>>;
   line lnXBI15
       <port XBI[15]> -> <pin XBI[15] of<instance XAPM_CORE_U>>;
   line lnXBI16
       <port XBI[16]> -> <pin XBI[16] of<instance XAPM_CORE_U>>;
   line lnXBI17
       <port XBI[17]> -> <pin XBI[17] of<instance XAPM_CORE_U>>;
   line lnXBI18
       <port XBI[18]> -> <pin XBI[18] of<instance XAPM_CORE_U>>;
   line lnXBI19
       <port XBI[19]> -> <pin XBI[19] of<instance XAPM_CORE_U>>;
   line lnXBI20
       <port XBI[20]> -> <pin XBI[20] of<instance XAPM_CORE_U>>;
   line lnXBI21
       <port XBI[21]> -> <pin XBI[21] of<instance XAPM_CORE_U>>;
   line lnXBI22
       <port XBI[22]> -> <pin XBI[22] of<instance XAPM_CORE_U>>;
   line lnXBI23
       <port XBI[23]> -> <pin XBI[23] of<instance XAPM_CORE_U>>;
   line lnXBI24
       <port XBI[24]> -> <pin XBI[24] of<instance XAPM_CORE_U>>; 
            
    port X_0[0 ]      @[PORT_LEFT,<pin X[0 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[1 ]      @[PORT_LEFT,<pin X[1 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[2 ]      @[PORT_LEFT,<pin X[2 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[3 ]      @[PORT_LEFT,<pin X[3 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[4 ]      @[PORT_LEFT,<pin X[4 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[5 ]      @[PORT_LEFT,<pin X[5 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[6 ]      @[PORT_LEFT,<pin X[6 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[7 ]      @[PORT_LEFT,<pin X[7 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[8 ]      @[PORT_LEFT,<pin X[8 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[9 ]      @[PORT_LEFT,<pin X[9 ] of<instance XAPM_CORE_U>>#-];  
    port X_0[10]      @[PORT_LEFT,<pin X[10] of<instance XAPM_CORE_U>>#-];  
    port X_0[11]      @[PORT_LEFT,<pin X[11] of<instance XAPM_CORE_U>>#-];  
    port X_0[12]      @[PORT_LEFT,<pin X[12] of<instance XAPM_CORE_U>>#-];  
    port X_0[13]      @[PORT_LEFT,<pin X[13] of<instance XAPM_CORE_U>>#-];  
    port X_0[14]      @[PORT_LEFT,<pin X[14] of<instance XAPM_CORE_U>>#-];  
    port X_0[15]      @[PORT_LEFT,<pin X[15] of<instance XAPM_CORE_U>>#-];  
    port X_0[16]      @[PORT_LEFT,<pin X[16] of<instance XAPM_CORE_U>>#-];  
    port X_0[17]      @[PORT_LEFT,<pin X[17] of<instance XAPM_CORE_U>>#-];  
    port X_0[18]      @[PORT_LEFT,<pin X[18] of<instance XAPM_CORE_U>>#-];  
    port X_0[19]      @[PORT_LEFT,<pin X[19] of<instance XAPM_CORE_U>>#-];  
    port X_0[20]      @[PORT_LEFT,<pin X[20] of<instance XAPM_CORE_U>>#-];  
    port X_0[21]      @[PORT_LEFT,<pin X[21] of<instance XAPM_CORE_U>>#-];  
    port X_0[22]      @[PORT_LEFT,<pin X[22] of<instance XAPM_CORE_U>>#-];  
    port X_0[23]      @[PORT_LEFT,<pin X[23] of<instance XAPM_CORE_U>>#-];  
    port X_0[24]      @[PORT_LEFT,<pin X[24] of<instance XAPM_CORE_U>>#-];  
    port X_0[25]      @[PORT_LEFT,<pin X[25] of<instance XAPM_CORE_U>>#-];  
    port X_0[26]      @[PORT_LEFT,<pin X[26] of<instance XAPM_CORE_U>>#-];  
    port X_0[27]      @[PORT_LEFT,<pin X[27] of<instance XAPM_CORE_U>>#-];  
    port X_0[28]      @[PORT_LEFT,<pin X[28] of<instance XAPM_CORE_U>>#-];  
    port X_0[29]      @[PORT_LEFT,<pin X[29] of<instance XAPM_CORE_U>>#-];  
   
    line lnX_00                                                    
        <port X_0[0]> -> <pin X[0] of<instance XAPM_CORE_U>>;      
    line lnX_01                                                    
        <port X_0[1]> -> <pin X[1] of<instance XAPM_CORE_U>>;      
    line lnX_02                                                    
        <port X_0[2]> -> <pin X[2] of<instance XAPM_CORE_U>>;      
    line lnX_03                                                    
        <port X_0[3]> -> <pin X[3] of<instance XAPM_CORE_U>>;      
    line lnX_04                                                    
        <port X_0[4]> -> <pin X[4] of<instance XAPM_CORE_U>>;      
    line lnX_05                                                    
        <port X_0[5]> -> <pin X[5] of<instance XAPM_CORE_U>>;      
    line lnX_06                                                    
        <port X_0[6]> -> <pin X[6] of<instance XAPM_CORE_U>>;      
    line lnX_07                                                    
        <port X_0[7]> -> <pin X[7] of<instance XAPM_CORE_U>>;      
    line lnX_08                                                    
        <port X_0[8]> -> <pin X[8] of<instance XAPM_CORE_U>>;      
    line lnX_09                                                    
        <port X_0[9]> -> <pin X[9] of<instance XAPM_CORE_U>>;      
    line lnX_010                                                   
        <port X_0[10]> -> <pin X[10] of<instance XAPM_CORE_U>>;    
    line lnX_011                                                   
        <port X_0[11]> -> <pin X[11] of<instance XAPM_CORE_U>>;    
    line lnX_012                                                   
        <port X_0[12]> -> <pin X[12] of<instance XAPM_CORE_U>>;    
    line lnX_013                                                   
        <port X_0[13]> -> <pin X[13] of<instance XAPM_CORE_U>>;    
    line lnX_014                                                   
        <port X_0[14]> -> <pin X[14] of<instance XAPM_CORE_U>>;    
    line lnX_015                                                   
        <port X_0[15]> -> <pin X[15] of<instance XAPM_CORE_U>>;    
    line lnX_016                                                   
        <port X_0[16]> -> <pin X[16] of<instance XAPM_CORE_U>>;    
    line lnX_017                                                   
        <port X_0[17]> -> <pin X[17] of<instance XAPM_CORE_U>>;    
    line lnX_018                                                   
        <port X_0[18]> -> <pin X[18] of<instance XAPM_CORE_U>>;    
    line lnX_019                                                   
        <port X_0[19]> -> <pin X[19] of<instance XAPM_CORE_U>>;    
    line lnX_020                                                   
        <port X_0[20]> -> <pin X[20] of<instance XAPM_CORE_U>>;    
    line lnX_021                                                   
        <port X_0[21]> -> <pin X[21] of<instance XAPM_CORE_U>>;    
    line lnX_022                                                   
        <port X_0[22]> -> <pin X[22] of<instance XAPM_CORE_U>>;    
    line lnX_023                                                   
        <port X_0[23]> -> <pin X[23] of<instance XAPM_CORE_U>>;    
    line lnX_024                                                   
        <port X_0[24]> -> <pin X[24] of<instance XAPM_CORE_U>>;    
    line lnX_025                                                   
        <port X_0[25]> -> <pin X[25] of<instance XAPM_CORE_U>>;    
    line lnX_026                                                   
        <port X_0[26]> -> <pin X[26] of<instance XAPM_CORE_U>>;    
    line lnX_027                                                   
        <port X_0[27]> -> <pin X[27] of<instance XAPM_CORE_U>>;    
    line lnX_028                                                   
        <port X_0[28]> -> <pin X[28] of<instance XAPM_CORE_U>>;    
    line lnX_029                                                   
        <port X_0[29]> -> <pin X[29] of<instance XAPM_CORE_U>>;    
 
    port H_0[0 ]       @[PORT_LEFT,<pin H[0 ] of<instance XAPM_CORE_U>>#-];
    port H_0[1 ]       @[PORT_LEFT,<pin H[1 ] of<instance XAPM_CORE_U>>#-];
    port H_0[2 ]       @[PORT_LEFT,<pin H[2 ] of<instance XAPM_CORE_U>>#-];
    port H_0[3 ]       @[PORT_LEFT,<pin H[3 ] of<instance XAPM_CORE_U>>#-];
    port H_0[4 ]       @[PORT_LEFT,<pin H[4 ] of<instance XAPM_CORE_U>>#-];
    port H_0[5 ]       @[PORT_LEFT,<pin H[5 ] of<instance XAPM_CORE_U>>#-];
    port H_0[6 ]       @[PORT_LEFT,<pin H[6 ] of<instance XAPM_CORE_U>>#-];
    port H_0[7 ]       @[PORT_LEFT,<pin H[7 ] of<instance XAPM_CORE_U>>#-];
    port H_0[8 ]       @[PORT_LEFT,<pin H[8 ] of<instance XAPM_CORE_U>>#-];
    port H_0[9 ]       @[PORT_LEFT,<pin H[9 ] of<instance XAPM_CORE_U>>#-];
    port H_0[10]       @[PORT_LEFT,<pin H[10] of<instance XAPM_CORE_U>>#-];
    port H_0[11]       @[PORT_LEFT,<pin H[11] of<instance XAPM_CORE_U>>#-];
    port H_0[12]       @[PORT_LEFT,<pin H[12] of<instance XAPM_CORE_U>>#-];
    port H_0[13]       @[PORT_LEFT,<pin H[13] of<instance XAPM_CORE_U>>#-];
    port H_0[14]       @[PORT_LEFT,<pin H[14] of<instance XAPM_CORE_U>>#-];
    port H_0[15]       @[PORT_LEFT,<pin H[15] of<instance XAPM_CORE_U>>#-];
    port H_0[16]       @[PORT_LEFT,<pin H[16] of<instance XAPM_CORE_U>>#-];
    port H_0[17]       @[PORT_LEFT,<pin H[17] of<instance XAPM_CORE_U>>#-];
    port H_0[18]       @[PORT_LEFT,<pin H[18] of<instance XAPM_CORE_U>>#-];
    port H_0[19]       @[PORT_LEFT,<pin H[19] of<instance XAPM_CORE_U>>#-];
    port H_0[20]       @[PORT_LEFT,<pin H[20] of<instance XAPM_CORE_U>>#-];
    port H_0[21]       @[PORT_LEFT,<pin H[21] of<instance XAPM_CORE_U>>#-];
    port H_0[22]       @[PORT_LEFT,<pin H[22] of<instance XAPM_CORE_U>>#-];
    port H_0[23]       @[PORT_LEFT,<pin H[23] of<instance XAPM_CORE_U>>#-];
    port H_0[24]       @[PORT_LEFT,<pin H[24] of<instance XAPM_CORE_U>>#-]; 
 
    line lnH_00                                                   
        <port H_0[0]> -> <pin H[0] of<instance XAPM_CORE_U>>;     
    line lnH_01                                                   
        <port H_0[1]> -> <pin H[1] of<instance XAPM_CORE_U>>;     
    line lnH_02                                                   
        <port H_0[2]> -> <pin H[2] of<instance XAPM_CORE_U>>;     
    line lnH_03                                                   
        <port H_0[3]> -> <pin H[3] of<instance XAPM_CORE_U>>;     
    line lnH_04                                                   
        <port H_0[4]> -> <pin H[4] of<instance XAPM_CORE_U>>;     
    line lnH_05                                                   
        <port H_0[5]> -> <pin H[5] of<instance XAPM_CORE_U>>;     
    line lnH_06                                                   
        <port H_0[6]> -> <pin H[6] of<instance XAPM_CORE_U>>;     
    line lnH_07                                                   
        <port H_0[7]> -> <pin H[7] of<instance XAPM_CORE_U>>;     
    line lnH_08                                                   
        <port H_0[8]> -> <pin H[8] of<instance XAPM_CORE_U>>;     
    line lnH_09                                                   
        <port H_0[9]> -> <pin H[9] of<instance XAPM_CORE_U>>;     
    line lnH_010                                                  
        <port H_0[10]> -> <pin H[10] of<instance XAPM_CORE_U>>;   
    line lnH_011                                                  
        <port H_0[11]> -> <pin H[11] of<instance XAPM_CORE_U>>;   
    line lnH_012                                                  
        <port H_0[12]> -> <pin H[12] of<instance XAPM_CORE_U>>;   
    line lnH_013                                                  
        <port H_0[13]> -> <pin H[13] of<instance XAPM_CORE_U>>;   
    line lnH_014                                                  
        <port H_0[14]> -> <pin H[14] of<instance XAPM_CORE_U>>;   
    line lnH_015                                                  
        <port H_0[15]> -> <pin H[15] of<instance XAPM_CORE_U>>;   
    line lnH_016                                                  
        <port H_0[16]> -> <pin H[16] of<instance XAPM_CORE_U>>;   
    line lnH_017                                                  
        <port H_0[17]> -> <pin H[17] of<instance XAPM_CORE_U>>;   
    line lnH_018                                                  
        <port H_0[18]> -> <pin H[18] of<instance XAPM_CORE_U>>;   
    line lnH_019                                                  
        <port H_0[19]> -> <pin H[19] of<instance XAPM_CORE_U>>;   
    line lnH_020                                                  
        <port H_0[20]> -> <pin H[20] of<instance XAPM_CORE_U>>;   
    line lnH_021                                                  
        <port H_0[21]> -> <pin H[21] of<instance XAPM_CORE_U>>;   
    line lnH_022                                                  
        <port H_0[22]> -> <pin H[22] of<instance XAPM_CORE_U>>;   
    line lnH_023                                                  
        <port H_0[23]> -> <pin H[23] of<instance XAPM_CORE_U>>;   
    line lnH_024                                                  
        <port H_0[24]> -> <pin H[24] of<instance XAPM_CORE_U>>;   
 
    port Y_0[0 ]       @[PORT_LEFT,<pin Y[0 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[1 ]       @[PORT_LEFT,<pin Y[1 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[2 ]       @[PORT_LEFT,<pin Y[2 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[3 ]       @[PORT_LEFT,<pin Y[3 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[4 ]       @[PORT_LEFT,<pin Y[4 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[5 ]       @[PORT_LEFT,<pin Y[5 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[6 ]       @[PORT_LEFT,<pin Y[6 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[7 ]       @[PORT_LEFT,<pin Y[7 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[8 ]       @[PORT_LEFT,<pin Y[8 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[9 ]       @[PORT_LEFT,<pin Y[9 ] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[10]       @[PORT_LEFT,<pin Y[10] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[11]       @[PORT_LEFT,<pin Y[11] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[12]       @[PORT_LEFT,<pin Y[12] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[13]       @[PORT_LEFT,<pin Y[13] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[14]       @[PORT_LEFT,<pin Y[14] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[15]       @[PORT_LEFT,<pin Y[15] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[16]       @[PORT_LEFT,<pin Y[16] of<instance XAPM_CORE_U>>#-]; 
    port Y_0[17]       @[PORT_LEFT,<pin Y[17] of<instance XAPM_CORE_U>>#-]; 
 
    
    line lnY_00
        <port Y_0[0]> -> <pin Y[0] of<instance XAPM_CORE_U>>;
    line lnY_01                                
        <port Y_0[1]> -> <pin Y[1] of<instance XAPM_CORE_U>>;
    line lnY_02                                
        <port Y_0[2]> -> <pin Y[2] of<instance XAPM_CORE_U>>;
    line lnY_03                                
        <port Y_0[3]> -> <pin Y[3] of<instance XAPM_CORE_U>>;
    line lnY_04                                
        <port Y_0[4]> -> <pin Y[4] of<instance XAPM_CORE_U>>;
    line lnY_05                                
        <port Y_0[5]> -> <pin Y[5] of<instance XAPM_CORE_U>>;
    line lnY_06                                
        <port Y_0[6]> -> <pin Y[6] of<instance XAPM_CORE_U>>;
    line lnY_07                                
        <port Y_0[7]> -> <pin Y[7] of<instance XAPM_CORE_U>>;
    line lnY_08                                
        <port Y_0[8]> -> <pin Y[8] of<instance XAPM_CORE_U>>;
    line lnY_09                                
        <port Y_0[9]> -> <pin Y[9] of<instance XAPM_CORE_U>>;
    line lnY_010
        <port Y_0[10]> -> <pin Y[10] of<instance XAPM_CORE_U>>;
    line lnY_011                                 
        <port Y_0[11]> -> <pin Y[11] of<instance XAPM_CORE_U>>;
    line lnY_012                                 
        <port Y_0[12]> -> <pin Y[12] of<instance XAPM_CORE_U>>;
    line lnY_013                                 
        <port Y_0[13]> -> <pin Y[13] of<instance XAPM_CORE_U>>;
    line lnY_014                                 
        <port Y_0[14]> -> <pin Y[14] of<instance XAPM_CORE_U>>;
    line lnY_015                                 
        <port Y_0[15]> -> <pin Y[15] of<instance XAPM_CORE_U>>;
    line lnY_016                                 
        <port Y_0[16]> -> <pin Y[16] of<instance XAPM_CORE_U>>;
    line lnY_017                                 
        <port Y_0[17]> -> <pin Y[17] of<instance XAPM_CORE_U>>;   
  
    port Z_0[0 ]      @[PORT_LEFT,<pin Z[0 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[1 ]      @[PORT_LEFT,<pin Z[1 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[2 ]      @[PORT_LEFT,<pin Z[2 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[3 ]      @[PORT_LEFT,<pin Z[3 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[4 ]      @[PORT_LEFT,<pin Z[4 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[5 ]      @[PORT_LEFT,<pin Z[5 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[6 ]      @[PORT_LEFT,<pin Z[6 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[7 ]      @[PORT_LEFT,<pin Z[7 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[8 ]      @[PORT_LEFT,<pin Z[8 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[9 ]      @[PORT_LEFT,<pin Z[9 ] of<instance XAPM_CORE_U>>#-];  
    port Z_0[10]      @[PORT_LEFT,<pin Z[10] of<instance XAPM_CORE_U>>#-];  
    port Z_0[11]      @[PORT_LEFT,<pin Z[11] of<instance XAPM_CORE_U>>#-];  
    port Z_0[12]      @[PORT_LEFT,<pin Z[12] of<instance XAPM_CORE_U>>#-];  
    port Z_0[13]      @[PORT_LEFT,<pin Z[13] of<instance XAPM_CORE_U>>#-];  
    port Z_0[14]      @[PORT_LEFT,<pin Z[14] of<instance XAPM_CORE_U>>#-];  
    port Z_0[15]      @[PORT_LEFT,<pin Z[15] of<instance XAPM_CORE_U>>#-];  
    port Z_0[16]      @[PORT_LEFT,<pin Z[16] of<instance XAPM_CORE_U>>#-];  
    port Z_0[17]      @[PORT_LEFT,<pin Z[17] of<instance XAPM_CORE_U>>#-];  
    port Z_0[18]      @[PORT_LEFT,<pin Z[18] of<instance XAPM_CORE_U>>#-];  
    port Z_0[19]      @[PORT_LEFT,<pin Z[19] of<instance XAPM_CORE_U>>#-];  
    port Z_0[20]      @[PORT_LEFT,<pin Z[20] of<instance XAPM_CORE_U>>#-];  
    port Z_0[21]      @[PORT_LEFT,<pin Z[21] of<instance XAPM_CORE_U>>#-];  
    port Z_0[22]      @[PORT_LEFT,<pin Z[22] of<instance XAPM_CORE_U>>#-];  
    port Z_0[23]      @[PORT_LEFT,<pin Z[23] of<instance XAPM_CORE_U>>#-];  
    port Z_0[24]      @[PORT_LEFT,<pin Z[24] of<instance XAPM_CORE_U>>#-];  
    port Z_0[25]      @[PORT_LEFT,<pin Z[25] of<instance XAPM_CORE_U>>#-];  
    port Z_0[26]      @[PORT_LEFT,<pin Z[26] of<instance XAPM_CORE_U>>#-];  
    port Z_0[27]      @[PORT_LEFT,<pin Z[27] of<instance XAPM_CORE_U>>#-];  
    port Z_0[28]      @[PORT_LEFT,<pin Z[28] of<instance XAPM_CORE_U>>#-];  
    port Z_0[29]      @[PORT_LEFT,<pin Z[29] of<instance XAPM_CORE_U>>#-];
    port Z_0[30]      @[PORT_LEFT,<pin Z[30] of<instance XAPM_CORE_U>>#-];
    port Z_0[31]      @[PORT_LEFT,<pin Z[31] of<instance XAPM_CORE_U>>#-];
    port Z_0[32]      @[PORT_LEFT,<pin Z[32] of<instance XAPM_CORE_U>>#-];
    port Z_0[33]      @[PORT_LEFT,<pin Z[33] of<instance XAPM_CORE_U>>#-];
    port Z_0[34]      @[PORT_LEFT,<pin Z[34] of<instance XAPM_CORE_U>>#-];
    port Z_0[35]      @[PORT_LEFT,<pin Z[35] of<instance XAPM_CORE_U>>#-];
    port Z_0[36]      @[PORT_LEFT,<pin Z[36] of<instance XAPM_CORE_U>>#-];
    port Z_0[37]      @[PORT_LEFT,<pin Z[37] of<instance XAPM_CORE_U>>#-];
    port Z_0[38]      @[PORT_LEFT,<pin Z[38] of<instance XAPM_CORE_U>>#-];
    port Z_0[39]      @[PORT_LEFT,<pin Z[39] of<instance XAPM_CORE_U>>#-];
    port Z_0[40]      @[PORT_LEFT,<pin Z[40] of<instance XAPM_CORE_U>>#-];
    port Z_0[41]      @[PORT_LEFT,<pin Z[41] of<instance XAPM_CORE_U>>#-];
    port Z_0[42]      @[PORT_LEFT,<pin Z[42] of<instance XAPM_CORE_U>>#-];
    port Z_0[43]      @[PORT_LEFT,<pin Z[43] of<instance XAPM_CORE_U>>#-];
    port Z_0[44]      @[PORT_LEFT,<pin Z[44] of<instance XAPM_CORE_U>>#-];
    port Z_0[45]      @[PORT_LEFT,<pin Z[45] of<instance XAPM_CORE_U>>#-];
    port Z_0[46]      @[PORT_LEFT,<pin Z[46] of<instance XAPM_CORE_U>>#-];
    port Z_0[47]      @[PORT_LEFT,<pin Z[47] of<instance XAPM_CORE_U>>#-];  
  

   line lnZ_00
        <port Z_0[0]> -> <pin Z[0] of<instance XAPM_CORE_U>>;
    line lnZ_01                                
        <port Z_0[1]> -> <pin Z[1] of<instance XAPM_CORE_U>>;
    line lnZ_02                                
        <port Z_0[2]> -> <pin Z[2] of<instance XAPM_CORE_U>>;
    line lnZ_03                                
        <port Z_0[3]> -> <pin Z[3] of<instance XAPM_CORE_U>>;
    line lnZ_04                                
        <port Z_0[4]> -> <pin Z[4] of<instance XAPM_CORE_U>>;
    line lnZ_05                                
        <port Z_0[5]> -> <pin Z[5] of<instance XAPM_CORE_U>>;
    line lnZ_06                                
        <port Z_0[6]> -> <pin Z[6] of<instance XAPM_CORE_U>>;
    line lnZ_07                                
        <port Z_0[7]> -> <pin Z[7] of<instance XAPM_CORE_U>>;
    line lnZ_08                                
        <port Z_0[8]> -> <pin Z[8] of<instance XAPM_CORE_U>>;
    line lnZ_09                                
        <port Z_0[9]> -> <pin Z[9] of<instance XAPM_CORE_U>>;
    line lnZ_010
        <port Z_0[10]> -> <pin Z[10] of<instance XAPM_CORE_U>>;
    line lnZ_011                                 
        <port Z_0[11]> -> <pin Z[11] of<instance XAPM_CORE_U>>;
    line lnZ_012                                 
        <port Z_0[12]> -> <pin Z[12] of<instance XAPM_CORE_U>>;
    line lnZ_013                                 
        <port Z_0[13]> -> <pin Z[13] of<instance XAPM_CORE_U>>;
    line lnZ_014                                 
        <port Z_0[14]> -> <pin Z[14] of<instance XAPM_CORE_U>>;
    line lnZ_015                                 
        <port Z_0[15]> -> <pin Z[15] of<instance XAPM_CORE_U>>;
    line lnZ_016                                 
        <port Z_0[16]> -> <pin Z[16] of<instance XAPM_CORE_U>>;
    line lnZ_017                                 
        <port Z_0[17]> -> <pin Z[17] of<instance XAPM_CORE_U>>;
    line lnZ_018                                 
        <port Z_0[18]> -> <pin Z[18] of<instance XAPM_CORE_U>>;
    line lnZ_019                                 
        <port Z_0[19]> -> <pin Z[19] of<instance XAPM_CORE_U>>;
    line lnZ_020                                 
        <port Z_0[20]> -> <pin Z[20] of<instance XAPM_CORE_U>>;
    line lnZ_021                                 
        <port Z_0[21]> -> <pin Z[21] of<instance XAPM_CORE_U>>;
    line lnZ_022                                 
        <port Z_0[22]> -> <pin Z[22] of<instance XAPM_CORE_U>>;
    line lnZ_023                                 
        <port Z_0[23]> -> <pin Z[23] of<instance XAPM_CORE_U>>;
    line lnZ_024                                 
        <port Z_0[24]> -> <pin Z[24] of<instance XAPM_CORE_U>>;
    line lnZ_025                                
        <port Z_0[25]> -> <pin Z[25] of<instance XAPM_CORE_U>>;
    line lnZ_026                                
        <port Z_0[26]> -> <pin Z[26] of<instance XAPM_CORE_U>>;
    line lnZ_027
        <port Z_0[27]> -> <pin Z[27] of<instance XAPM_CORE_U>>;
    line lnZ_028                                 
        <port Z_0[28]> -> <pin Z[28] of<instance XAPM_CORE_U>>;
    line lnZ_029                                 
        <port Z_0[29]> -> <pin Z[29] of<instance XAPM_CORE_U>>;
    line lnZ_030                                 
        <port Z_0[30]> -> <pin Z[30] of<instance XAPM_CORE_U>>;
    line lnZ_031                                 
        <port Z_0[31]> -> <pin Z[31] of<instance XAPM_CORE_U>>;
    line lnZ_032                                 
        <port Z_0[32]> -> <pin Z[32] of<instance XAPM_CORE_U>>;
    line lnZ_033                                 
        <port Z_0[33]> -> <pin Z[33] of<instance XAPM_CORE_U>>;
    line lnZ_034                                 
        <port Z_0[34]> -> <pin Z[34] of<instance XAPM_CORE_U>>;
    line lnZ_035                                 
        <port Z_0[35]> -> <pin Z[35] of<instance XAPM_CORE_U>>;
    line lnZ_036                                 
        <port Z_0[36]> -> <pin Z[36] of<instance XAPM_CORE_U>>;
    line lnZ_037                                 
        <port Z_0[37]> -> <pin Z[37] of<instance XAPM_CORE_U>>;
    line lnZ_038                                 
        <port Z_0[38]> -> <pin Z[38] of<instance XAPM_CORE_U>>;
    line lnZ_039                                 
        <port Z_0[39]> -> <pin Z[39] of<instance XAPM_CORE_U>>;
    line lnZ_040                                 
        <port Z_0[40]> -> <pin Z[40] of<instance XAPM_CORE_U>>;
    line lnZ_041                                 
        <port Z_0[41]> -> <pin Z[41] of<instance XAPM_CORE_U>>;
    line lnZ_042                                 
        <port Z_0[42]> -> <pin Z[42] of<instance XAPM_CORE_U>>;        
    line lnZ_043                                 
        <port Z_0[43]> -> <pin Z[43] of<instance XAPM_CORE_U>>;
    line lnZ_044                                 
        <port Z_0[44]> -> <pin Z[44] of<instance XAPM_CORE_U>>;
    line lnZ_045                                 
        <port Z_0[45]> -> <pin Z[45] of<instance XAPM_CORE_U>>;        
    line lnZ_046                                 
        <port Z_0[46]> -> <pin Z[46] of<instance XAPM_CORE_U>>;  
    line lnZ_047                                 
        <port Z_0[47]> -> <pin Z[47] of<instance XAPM_CORE_U>>;  
    
  

    
    port MODEY_0[0 ]      @[PORT_LEFT,<pin MODEY[0 ] of<instance XAPM_CORE_U>>#-];  
    port MODEY_0[1 ]      @[PORT_LEFT,<pin MODEY[1 ] of<instance XAPM_CORE_U>>#-];  
    port MODEY_0[2 ]      @[PORT_LEFT,<pin MODEY[2 ] of<instance XAPM_CORE_U>>#-];
    
    port MODEZ_0[0 ]      @[PORT_LEFT,<pin MODEZ[0 ] of<instance XAPM_CORE_U>>#-];  
    port MODEZ_0[1 ]      @[PORT_LEFT,<pin MODEZ[1 ] of<instance XAPM_CORE_U>>#-];  
    port MODEZ_0[2 ]      @[PORT_LEFT,<pin MODEZ[2 ] of<instance XAPM_CORE_U>>#-];
    port MODEZ_0[3 ]      @[PORT_LEFT,<pin MODEZ[3 ] of<instance XAPM_CORE_U>>#-];
 
    line lnMODEY_00
        <port MODEY_0[0]> -> <pin MODEY[0] of<instance XAPM_CORE_U>>;
    line lnMODEY_01                                
        <port MODEY_0[1]> -> <pin MODEY[1] of<instance XAPM_CORE_U>>;
    line lnMODEY_02                                
        <port MODEY_0[2]> -> <pin MODEY[2] of<instance XAPM_CORE_U>>;
    
    line lnMODEZ_00
        <port MODEZ_0[0]> -> <pin MODEZ[0] of<instance XAPM_CORE_U>>;
    line lnMODEZ_01                                
        <port MODEZ_0[1]> -> <pin MODEZ[1] of<instance XAPM_CORE_U>>;
    line lnMODEZ_02                                
        <port MODEZ_0[2]> -> <pin MODEZ[2] of<instance XAPM_CORE_U>>;
    line lnMODEZ_03                                
        <port MODEZ_0[3]> -> <pin MODEZ[3] of<instance XAPM_CORE_U>>; 
          
    
    port INCTRL_0[0 ]      @[PORT_LEFT,<pin INCTRL[0 ] of<instance XAPM_CORE_U>>#-];  
    port INCTRL_0[1 ]      @[PORT_LEFT,<pin INCTRL[1 ] of<instance XAPM_CORE_U>>#-];  
    port INCTRL_0[2 ]      @[PORT_LEFT,<pin INCTRL[2 ] of<instance XAPM_CORE_U>>#-];
    port INCTRL_0[3 ]      @[PORT_LEFT,<pin INCTRL[3 ] of<instance XAPM_CORE_U>>#-];
    port INCTRL_0[4 ]      @[PORT_LEFT,<pin INCTRL[4 ] of<instance XAPM_CORE_U>>#-];
    
    line lnINCTRL_00                                                      
        <port INCTRL_0[0]> -> <pin INCTRL[0] of<instance XAPM_CORE_U>>;   
    line lnINCTRL_01                                                      
        <port INCTRL_0[1]> -> <pin INCTRL[1] of<instance XAPM_CORE_U>>;   
    line lnINCTRL_02                                                      
        <port INCTRL_0[2]> -> <pin INCTRL[2] of<instance XAPM_CORE_U>>;   
    line lnINCTRL_03                                                      
        <port INCTRL_0[3]> -> <pin INCTRL[3] of<instance XAPM_CORE_U>>;   
    line lnINCTRL_04                                                      
        <port INCTRL_0[4]> -> <pin INCTRL[4] of<instance XAPM_CORE_U>>;   
////     
    port CLK_0      @[PORT_LEFT,<pin CLK of<instance XAPM_CORE_U>>#-];
    
     line lnCLK_0                                                      
        <port CLK_0> -> <pin CLK of<instance XAPM_CORE_U>>; 
           
    port RST_X_0      @[PORT_LEFT,<pin RST_X of<instance XAPM_CORE_U>>#-];
    
     line lnRST_X_0                                                      
        <port RST_X_0> -> <pin RST_X of<instance XAPM_CORE_U>>; 
        

    port CE_X1_0      @[PORT_LEFT,<pin CE_X1 of<instance XAPM_CORE_U>>#-];
    
     line lnCE_X1_0                                                      
        <port CE_X1_0> -> <pin CE_X1 of<instance XAPM_CORE_U>>; 


    port CE_X2_0      @[PORT_LEFT,<pin CE_X2 of<instance XAPM_CORE_U>>#-];
    
     line lnCE_X2_0                                                      
        <port CE_X2_0> -> <pin CE_X2 of<instance XAPM_CORE_U>>;  
        
    port CE_X3_0      @[PORT_LEFT,<pin CE_X3 of<instance XAPM_CORE_U>>#-];
    
     line lnCE_X3_0                                                      
        <port CE_X3_0> -> <pin CE_X3 of<instance XAPM_CORE_U>>;          
                      
    port RST_H_0      @[PORT_LEFT,<pin RST_H of<instance XAPM_CORE_U>>#-];
    
     line lnRST_H_0                                                      
        <port RST_H_0> -> <pin RST_H of<instance XAPM_CORE_U>>; 

     port CE_H_0      @[PORT_LEFT,<pin CE_H of<instance XAPM_CORE_U>>#-];
    
     line lnCE_H_0                                                      
        <port CE_H_0> -> <pin CE_H of<instance XAPM_CORE_U>>; 

     port RST_Y_0      @[PORT_LEFT,<pin RST_Y of<instance XAPM_CORE_U>>#-];
    
     line lnRST_Y_0                                                      
        <port RST_Y_0> -> <pin RST_Y of<instance XAPM_CORE_U>>;  


     port CE_Y1_0      @[PORT_LEFT,<pin CE_Y1 of<instance XAPM_CORE_U>>#-];
    
     line lnCE_Y1_0                                                      
        <port CE_Y1_0> -> <pin CE_Y1 of<instance XAPM_CORE_U>>;  

     port CE_Y2_0      @[PORT_LEFT,<pin CE_Y2 of<instance XAPM_CORE_U>>#-];
    
     line lnCE_Y2_0                                                      
        <port CE_Y2_0> -> <pin CE_Y2 of<instance XAPM_CORE_U>>;     


     port RST_Z_0      @[PORT_LEFT,<pin RST_Z of<instance XAPM_CORE_U>>#-];
    
     line lnRST_Z_0                                                      
        <port RST_Z_0> -> <pin RST_Z of<instance XAPM_CORE_U>>;                               
 
     port CE_Z_0      @[PORT_LEFT,<pin CE_Z of<instance XAPM_CORE_U>>#-];
    
     line lnCE_Z_0                                                      
        <port CE_Z_0> -> <pin CE_Z of<instance XAPM_CORE_U>>; 

     port RST_PRE_0      @[PORT_LEFT,<pin RST_PRE of<instance XAPM_CORE_U>>#-];
    
     line lnRST_PRE_0                                                      
        <port RST_PRE_0> -> <pin RST_PRE of<instance XAPM_CORE_U>>; 
        
     port CE_PRE_0      @[PORT_LEFT,<pin CE_PRE of<instance XAPM_CORE_U>>#-];
    
     line lnCE_PRE_0                                                      
        <port CE_PRE_0> -> <pin CE_PRE of<instance XAPM_CORE_U>>;   
        
     port RST_M_0      @[PORT_LEFT,<pin RST_M of<instance XAPM_CORE_U>>#-];
    
     line lnRST_M_0                                                      
        <port RST_M_0> -> <pin RST_M of<instance XAPM_CORE_U>>;    

     port CE_M_0      @[PORT_LEFT,<pin CE_M of<instance XAPM_CORE_U>>#-];
    
     line lnCE_M_0                                                      
        <port CE_M_0> -> <pin CE_M of<instance XAPM_CORE_U>>;    

     port RST_P_0      @[PORT_LEFT,<pin RST_P of<instance XAPM_CORE_U>>#-];
    
     line lnRST_P_0                                                      
        <port RST_P_0> -> <pin RST_P of<instance XAPM_CORE_U>>; 
        
     port CE_P_0      @[PORT_LEFT,<pin CE_P of<instance XAPM_CORE_U>>#-];
    
     line lnCE_P_0                                                      
        <port CE_P_0> -> <pin CE_P of<instance XAPM_CORE_U>>;  
        
     port RST_MODEY_0      @[PORT_LEFT,<pin RST_MODEY of<instance XAPM_CORE_U>>#-];
    
     line lnRST_MODEY_0                                                      
        <port RST_MODEY_0> -> <pin RST_MODEY of<instance XAPM_CORE_U>>;  
        
     port CE_MODEY_0      @[PORT_LEFT,<pin CE_MODEY of<instance XAPM_CORE_U>>#-];
    
     line lnCE_MODEY_0                                                      
        <port CE_MODEY_0> -> <pin CE_MODEY of<instance XAPM_CORE_U>>;   
 
     port RST_MODEZ_0      @[PORT_LEFT,<pin RST_MODEZ of<instance XAPM_CORE_U>>#-];
    
     line lnRST_MODEZ_0                                                      
        <port RST_MODEZ_0> -> <pin RST_MODEZ of<instance XAPM_CORE_U>>;    
        
     port CE_MODEZ_0      @[PORT_LEFT,<pin CE_MODEZ of<instance XAPM_CORE_U>>#-];
    
     line lnCE_MODEZ_0                                                      
        <port CE_MODEZ_0> -> <pin CE_MODEZ of<instance XAPM_CORE_U>>;
  
    port RST_INCTRL_0 @[PORT_LEFT,<pin RST_INCTRL of<instance XAPM_CORE_U>>#-];  
     line lnRST_INCTRL_0                                                     
        <port RST_INCTRL_0> -> <pin RST_INCTRL of<instance XAPM_CORE_U>>;
        
    port CE_INCTRL_0  @[PORT_LEFT,<pin CE_INCTRL of<instance XAPM_CORE_U>>#-];        
     line lnCE_INCTRL_0                                                    
        <port CE_INCTRL_0> -> <pin CE_INCTRL of<instance XAPM_CORE_U>>;
 
    port TEST_CLK_0   @[PORT_LEFT,<pin TEST_CLK of<instance XAPM_CORE_U>>#-];   
     line lnTEST_CLK_0                                                    
        <port TEST_CLK_0> -> <pin TEST_CLK of<instance XAPM_CORE_U>>;
                                                                                    
//    port TEST_MODE_N  @[PORT_LEFT,<pin TEST_MODE_N of<instance XAPM_CORE_U>>#-];  
//     line lnTEST_MODE_N                                                    
//       <port TEST_MODE_N> -> <pin TEST_MODE_N of<instance XAPM_CORE_U>>;
                                                                                                                                                                                                             
//    port TEST_SE1_N @[PORT_LEFT,<pin TEST_SE1_N of<instance XAPM_CORE_U>>#-];
//     line lnTEST_SE1_N                                                    
//        <port TEST_SE1_N> -> <pin TEST_SE1_N of<instance XAPM_CORE_U>>;
            
    port TEST_SE0_N_0 @[PORT_LEFT,<pin TEST_SE0_N of<instance XAPM_CORE_U>>#-];   
     line lnTEST_SE0_N_0                                                  
        <port TEST_SE0_N_0> -> <pin TEST_SE0_N of<instance XAPM_CORE_U>>;
     
//    port TEST_RST1_N @[PORT_LEFT,<pin TEST_RST1_N of<instance XAPM_CORE_U>>#-];
//     line lnTEST_RST1_N                                                  
//        <port TEST_RST1_N> -> <pin TEST_RST1_N of<instance XAPM_CORE_U>>;
            
    port TEST_RST0_N_0 @[PORT_LEFT,<pin TEST_RST0_N of<instance XAPM_CORE_U>>#-];
     line lnTEST_RST0_N_0                                                  
        <port TEST_RST0_N_0> -> <pin TEST_RST0_N of<instance XAPM_CORE_U>>;
            
    port TEST_SI1_0 @[PORT_LEFT,<pin TEST_SI1 of<instance XAPM_CORE_U>>#-];
     line lnTEST_SI1_0                                                  
        <port TEST_SI1_0> -> <pin TEST_SI1 of<instance XAPM_CORE_U>>;
            
    port TEST_SI0_0 @[PORT_LEFT,<pin TEST_SI0 of<instance XAPM_CORE_U>>#-];
     line lnTEST_SI0_0                                                  
        <port TEST_SI0_0> -> <pin TEST_SI0 of<instance XAPM_CORE_U>>;
            
    port TEST_SO1_0 @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_U>>#|,<pin TEST_SO1 of<instance XAPM_CORE_U>>#-];
     line lnTEST_SO1_0                                                  
        <port TEST_SO1_0> -> <pin TEST_SO1 of<instance XAPM_CORE_U>>;
            
    port TEST_SO0_0 @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_U>>#|,<pin TEST_SO0 of<instance XAPM_CORE_U>>#-];   
     line lnTEST_SO0_0                                                  
        <port TEST_SO0_0> -> <pin TEST_SO0 of<instance XAPM_CORE_U>>;       





    ////line from port
    line lnXBI00                                                 
        <pin XBO[0] of<instance XAPM_CORE_U>> -> <pin XBI[0] of<instance XAPM_CORE_D>>;   
    line lnXBI01                                                 
        <pin XBO[1] of<instance XAPM_CORE_U>> -> <pin XBI[1] of<instance XAPM_CORE_D>>;   
    line lnXBI02                                                 
        <pin XBO[2] of<instance XAPM_CORE_U>> -> <pin XBI[2] of<instance XAPM_CORE_D>>;   
    line lnXBI03                                                 
        <pin XBO[3] of<instance XAPM_CORE_U>> -> <pin XBI[3] of<instance XAPM_CORE_D>>;      
    line lnXBI04                                                                             
        <pin XBO[4] of<instance XAPM_CORE_U>> -> <pin XBI[4] of<instance XAPM_CORE_D>>;      
    line lnXBI05                                                                             
        <pin XBO[5] of<instance XAPM_CORE_U>> -> <pin XBI[5] of<instance XAPM_CORE_D>>;      
    line lnXBI06                                                                             
        <pin XBO[6] of<instance XAPM_CORE_U>> -> <pin XBI[6] of<instance XAPM_CORE_D>>;      
    line lnXBI07                                                                             
        <pin XBO[7] of<instance XAPM_CORE_U>> -> <pin XBI[7] of<instance XAPM_CORE_D>>;      
    line lnXBI08                                                                             
        <pin XBO[8] of<instance XAPM_CORE_U>> -> <pin XBI[8] of<instance XAPM_CORE_D>>;      
    line lnXBI09                                                                             
        <pin XBO[9] of<instance XAPM_CORE_U>> -> <pin XBI[9] of<instance XAPM_CORE_D>>;      
    line lnXBI010                                                                            
        <pin XBO[10] of<instance XAPM_CORE_U>> -> <pin XBI[10] of<instance XAPM_CORE_D>>;    
    line lnXBI011                                                                            
        <pin XBO[11] of<instance XAPM_CORE_U>> -> <pin XBI[11] of<instance XAPM_CORE_D>>;    
    line lnXBI012                                                                            
        <pin XBO[12] of<instance XAPM_CORE_U>> -> <pin XBI[12] of<instance XAPM_CORE_D>>;    
    line lnXBI013                                                                            
        <pin XBO[13] of<instance XAPM_CORE_U>> -> <pin XBI[13] of<instance XAPM_CORE_D>>;    
    line lnXBI014                                                                            
        <pin XBO[14] of<instance XAPM_CORE_U>> -> <pin XBI[14] of<instance XAPM_CORE_D>>;    
    line lnXBI015                                                                            
        <pin XBO[15] of<instance XAPM_CORE_U>> -> <pin XBI[15] of<instance XAPM_CORE_D>>;    
    line lnXBI016                                                                            
        <pin XBO[16] of<instance XAPM_CORE_U>> -> <pin XBI[16] of<instance XAPM_CORE_D>>;    
    line lnXBI017                                                                            
        <pin XBO[17] of<instance XAPM_CORE_U>> -> <pin XBI[17] of<instance XAPM_CORE_D>>;    
    line lnXBI018                                                                            
        <pin XBO[18] of<instance XAPM_CORE_U>> -> <pin XBI[18] of<instance XAPM_CORE_D>>;    
    line lnXBI019                                                                            
        <pin XBO[19] of<instance XAPM_CORE_U>> -> <pin XBI[19] of<instance XAPM_CORE_D>>;    
    line lnXBI020                                                                            
        <pin XBO[20] of<instance XAPM_CORE_U>> -> <pin XBI[20] of<instance XAPM_CORE_D>>;    
    line lnXBI021                                                                            
        <pin XBO[21] of<instance XAPM_CORE_U>> -> <pin XBI[21] of<instance XAPM_CORE_D>>;    
    line lnXBI022                                                                            
        <pin XBO[22] of<instance XAPM_CORE_U>> -> <pin XBI[22] of<instance XAPM_CORE_D>>;    
    line lnXBI023                                                                            
        <pin XBO[23] of<instance XAPM_CORE_U>> -> <pin XBI[23] of<instance XAPM_CORE_D>>;    
    line lnXBI024                                                                            
        <pin XBO[24] of<instance XAPM_CORE_U>> -> <pin XBI[24] of<instance XAPM_CORE_D>>;      
  
    line lnXI00                                                 
        <pin XO[0] of<instance XAPM_CORE_D>> -> <pin XI[0] of<instance XAPM_CORE_U>>;   
    line lnXI01                                                 
        <pin XO[1] of<instance XAPM_CORE_D>> -> <pin XI[1] of<instance XAPM_CORE_U>>;   
    line lnXI02                                                 
        <pin XO[2] of<instance XAPM_CORE_D>> -> <pin XI[2] of<instance XAPM_CORE_U>>;   
    line lnXI03                                                 
        <pin XO[3] of<instance XAPM_CORE_D>> -> <pin XI[3] of<instance XAPM_CORE_U>>;   
    line lnXI04                                                 
        <pin XO[4] of<instance XAPM_CORE_D>> -> <pin XI[4] of<instance XAPM_CORE_U>>;   
    line lnXI05                                                 
        <pin XO[5] of<instance XAPM_CORE_D>> -> <pin XI[5] of<instance XAPM_CORE_U>>;   
    line lnXI06                                                 
        <pin XO[6] of<instance XAPM_CORE_D>> -> <pin XI[6] of<instance XAPM_CORE_U>>;   
    line lnXI07                                                 
        <pin XO[7] of<instance XAPM_CORE_D>> -> <pin XI[7] of<instance XAPM_CORE_U>>;   
    line lnXI08                                                 
        <pin XO[8] of<instance XAPM_CORE_D>> -> <pin XI[8] of<instance XAPM_CORE_U>>;   
    line lnXI09                                                 
        <pin XO[9] of<instance XAPM_CORE_D>> -> <pin XI[9] of<instance XAPM_CORE_U>>;   
    line lnXI010                                                
        <pin XO[10] of<instance XAPM_CORE_D>> -> <pin XI[10] of<instance XAPM_CORE_U>>; 
    line lnXI011                                                
        <pin XO[11] of<instance XAPM_CORE_D>> -> <pin XI[11] of<instance XAPM_CORE_U>>; 
    line lnXI012                                                
        <pin XO[12] of<instance XAPM_CORE_D>> -> <pin XI[12] of<instance XAPM_CORE_U>>; 
    line lnXI013                                                
        <pin XO[13] of<instance XAPM_CORE_D>> -> <pin XI[13] of<instance XAPM_CORE_U>>; 
    line lnXI014                                                
        <pin XO[14] of<instance XAPM_CORE_D>> -> <pin XI[14] of<instance XAPM_CORE_U>>; 
    line lnXI015                                                
        <pin XO[15] of<instance XAPM_CORE_D>> -> <pin XI[15] of<instance XAPM_CORE_U>>; 
    line lnXI016                                                
        <pin XO[16] of<instance XAPM_CORE_D>> -> <pin XI[16] of<instance XAPM_CORE_U>>; 
    line lnXI017                                                
        <pin XO[17] of<instance XAPM_CORE_D>> -> <pin XI[17] of<instance XAPM_CORE_U>>; 
    line lnXI018                                                
        <pin XO[18] of<instance XAPM_CORE_D>> -> <pin XI[18] of<instance XAPM_CORE_U>>; 
    line lnXI019                                                
        <pin XO[19] of<instance XAPM_CORE_D>> -> <pin XI[19] of<instance XAPM_CORE_U>>; 
    line lnXI020                                                
        <pin XO[20] of<instance XAPM_CORE_D>> -> <pin XI[20] of<instance XAPM_CORE_U>>; 
    line lnXI021                                                
        <pin XO[21] of<instance XAPM_CORE_D>> -> <pin XI[21] of<instance XAPM_CORE_U>>; 
    line lnXI022                                                
        <pin XO[22] of<instance XAPM_CORE_D>> -> <pin XI[22] of<instance XAPM_CORE_U>>; 
    line lnXI023                                                
        <pin XO[23] of<instance XAPM_CORE_D>> -> <pin XI[23] of<instance XAPM_CORE_U>>; 
    line lnXI024                                                
        <pin XO[24] of<instance XAPM_CORE_D>> -> <pin XI[24] of<instance XAPM_CORE_U>>;
    line lnXI025                                                
        <pin XO[25] of<instance XAPM_CORE_D>> -> <pin XI[25] of<instance XAPM_CORE_U>>; 
    line lnXI026                                                
        <pin XO[26] of<instance XAPM_CORE_D>> -> <pin XI[26] of<instance XAPM_CORE_U>>; 
    line lnXI027                                                
        <pin XO[27] of<instance XAPM_CORE_D>> -> <pin XI[27] of<instance XAPM_CORE_U>>; 
    line lnXI028                                                
        <pin XO[28] of<instance XAPM_CORE_D>> -> <pin XI[28] of<instance XAPM_CORE_U>>; 
    line lnXI029                                                
        <pin XO[29] of<instance XAPM_CORE_D>> -> <pin XI[29] of<instance XAPM_CORE_U>>; 
     
     line lnPI00                                                 
        <pin PO[0] of<instance XAPM_CORE_D>> -> <pin PI[0] of<instance XAPM_CORE_U>>;   
    line lnPI01                                                 
        <pin PO[1] of<instance XAPM_CORE_D>> -> <pin PI[1] of<instance XAPM_CORE_U>>;   
    line lnPI02                                                 
        <pin PO[2] of<instance XAPM_CORE_D>> -> <pin PI[2] of<instance XAPM_CORE_U>>;   
    line lnPI03                                                 
        <pin PO[3] of<instance XAPM_CORE_D>> -> <pin PI[3] of<instance XAPM_CORE_U>>;   
    line lnPI04                                                 
        <pin PO[4] of<instance XAPM_CORE_D>> -> <pin PI[4] of<instance XAPM_CORE_U>>;   
    line lnPI05                                                 
        <pin PO[5] of<instance XAPM_CORE_D>> -> <pin PI[5] of<instance XAPM_CORE_U>>;   
    line lnPI06                                                 
        <pin PO[6] of<instance XAPM_CORE_D>> -> <pin PI[6] of<instance XAPM_CORE_U>>;   
    line lnPI07                                                 
        <pin PO[7] of<instance XAPM_CORE_D>> -> <pin PI[7] of<instance XAPM_CORE_U>>;   
    line lnPI08                                                 
        <pin PO[8] of<instance XAPM_CORE_D>> -> <pin PI[8] of<instance XAPM_CORE_U>>;   
    line lnPI09                                                 
        <pin PO[9] of<instance XAPM_CORE_D>> -> <pin PI[9] of<instance XAPM_CORE_U>>;   
    line lnPI010                                                
        <pin PO[10] of<instance XAPM_CORE_D>> -> <pin PI[10] of<instance XAPM_CORE_U>>; 
    line lnPI011                                                
        <pin PO[11] of<instance XAPM_CORE_D>> -> <pin PI[11] of<instance XAPM_CORE_U>>; 
    line lnPI012                                                
        <pin PO[12] of<instance XAPM_CORE_D>> -> <pin PI[12] of<instance XAPM_CORE_U>>; 
    line lnPI013                                                
        <pin PO[13] of<instance XAPM_CORE_D>> -> <pin PI[13] of<instance XAPM_CORE_U>>; 
    line lnPI014                                                
        <pin PO[14] of<instance XAPM_CORE_D>> -> <pin PI[14] of<instance XAPM_CORE_U>>; 
    line lnPI015                                                
        <pin PO[15] of<instance XAPM_CORE_D>> -> <pin PI[15] of<instance XAPM_CORE_U>>; 
    line lnPI016                                                
        <pin PO[16] of<instance XAPM_CORE_D>> -> <pin PI[16] of<instance XAPM_CORE_U>>; 
    line lnPI017                                                
        <pin PO[17] of<instance XAPM_CORE_D>> -> <pin PI[17] of<instance XAPM_CORE_U>>; 
    line lnPI018                                                
        <pin PO[18] of<instance XAPM_CORE_D>> -> <pin PI[18] of<instance XAPM_CORE_U>>; 
    line lnPI019                                                
        <pin PO[19] of<instance XAPM_CORE_D>> -> <pin PI[19] of<instance XAPM_CORE_U>>; 
    line lnPI020                                                
        <pin PO[20] of<instance XAPM_CORE_D>> -> <pin PI[20] of<instance XAPM_CORE_U>>; 
    line lnPI021                                                
        <pin PO[21] of<instance XAPM_CORE_D>> -> <pin PI[21] of<instance XAPM_CORE_U>>; 
    line lnPI022                                                
        <pin PO[22] of<instance XAPM_CORE_D>> -> <pin PI[22] of<instance XAPM_CORE_U>>; 
    line lnPI023                                                
        <pin PO[23] of<instance XAPM_CORE_D>> -> <pin PI[23] of<instance XAPM_CORE_U>>; 
    line lnPI024                                                
        <pin PO[24] of<instance XAPM_CORE_D>> -> <pin PI[24] of<instance XAPM_CORE_U>>;   
     line lnPI025                                                                        
        <pin PO[25] of<instance XAPM_CORE_D>> -> <pin PI[25] of<instance XAPM_CORE_U>>;   
    line lnPI026                                                                         
        <pin PO[26] of<instance XAPM_CORE_D>> -> <pin PI[26] of<instance XAPM_CORE_U>>;   
    line lnPI027                                                                         
        <pin PO[27] of<instance XAPM_CORE_D>> -> <pin PI[27] of<instance XAPM_CORE_U>>;   
    line lnPI028                                                                         
        <pin PO[28] of<instance XAPM_CORE_D>> -> <pin PI[28] of<instance XAPM_CORE_U>>;   
    line lnPI029                                                                         
        <pin PO[29] of<instance XAPM_CORE_D>> -> <pin PI[29] of<instance XAPM_CORE_U>>;   
    line lnPI030                                                                         
        <pin PO[30] of<instance XAPM_CORE_D>> -> <pin PI[30] of<instance XAPM_CORE_U>>;   
    line lnPI031                                                                        
        <pin PO[31] of<instance XAPM_CORE_D>> -> <pin PI[31] of<instance XAPM_CORE_U>>;   
    line lnPI032                                                                         
        <pin PO[32] of<instance XAPM_CORE_D>> -> <pin PI[32] of<instance XAPM_CORE_U>>;   
    line lnPI033                                                                         
        <pin PO[33] of<instance XAPM_CORE_D>> -> <pin PI[33] of<instance XAPM_CORE_U>>;   
    line lnPI034                                                                         
        <pin PO[34] of<instance XAPM_CORE_D>> -> <pin PI[34] of<instance XAPM_CORE_U>>;   
    line lnPI035                                                                       
        <pin PO[35] of<instance XAPM_CORE_D>> -> <pin PI[35] of<instance XAPM_CORE_U>>; 
    line lnPI036                                                                        
        <pin PO[36] of<instance XAPM_CORE_D>> -> <pin PI[36] of<instance XAPM_CORE_U>>; 
    line lnPI037                                                                        
        <pin PO[37] of<instance XAPM_CORE_D>> -> <pin PI[37] of<instance XAPM_CORE_U>>; 
    line lnPI038                                                                        
        <pin PO[38] of<instance XAPM_CORE_D>> -> <pin PI[38] of<instance XAPM_CORE_U>>; 
    line lnPI039                                                                        
        <pin PO[39] of<instance XAPM_CORE_D>> -> <pin PI[39] of<instance XAPM_CORE_U>>; 
    line lnPI040                                                                        
        <pin PO[40] of<instance XAPM_CORE_D>> -> <pin PI[40] of<instance XAPM_CORE_U>>; 
    line lnPI041                                                                        
        <pin PO[41] of<instance XAPM_CORE_D>> -> <pin PI[41] of<instance XAPM_CORE_U>>; 
    line lnPI042                                                                        
        <pin PO[42] of<instance XAPM_CORE_D>> -> <pin PI[42] of<instance XAPM_CORE_U>>; 
    line lnPI043                                                                        
        <pin PO[43] of<instance XAPM_CORE_D>> -> <pin PI[43] of<instance XAPM_CORE_U>>; 
    line lnPI044                                                                        
        <pin PO[44] of<instance XAPM_CORE_D>> -> <pin PI[44] of<instance XAPM_CORE_U>>; 
    line lnPI045                                                                        
        <pin PO[45] of<instance XAPM_CORE_D>> -> <pin PI[45] of<instance XAPM_CORE_U>>; 
    line lnPI046                                                                        
        <pin PO[46] of<instance XAPM_CORE_D>> -> <pin PI[46] of<instance XAPM_CORE_U>>; 
    line lnPI047                                                                        
        <pin PO[47] of<instance XAPM_CORE_D>> -> <pin PI[47] of<instance XAPM_CORE_U>>; 
   
    line lnPCI                                                                        
        <pin PCO of<instance XAPM_CORE_D>> -> <pin PCI of<instance XAPM_CORE_U>>;          

    line lnTEST_MODE_N
        <pin TEST_MODE_N of <instance XAPM_CORE_U>> ->
         [PORT_RIGHT - 30, <pin TEST_MODE_N of <instance XAPM_CORE_U>>#-] ->
         [, <pin TEST_MODE_N of <instance XAPM_CORE_D>>#-] ->  
         <pin TEST_MODE_N of<instance XAPM_CORE_D>>;   

    line lnTEST_SE1_N
        <pin TEST_SE1_N of <instance XAPM_CORE_U>> ->
         [PORT_RIGHT - 35, <pin TEST_SE1_N of <instance XAPM_CORE_U>>#-] ->
         [, <pin TEST_SE1_N of <instance XAPM_CORE_D>>#-] ->  
         <pin TEST_SE1_N of<instance XAPM_CORE_D>>;   

    line lnTEST_RST1_N
        <pin TEST_RST1_N of <instance XAPM_CORE_U>> ->
         [PORT_RIGHT - 40, <pin TEST_RST1_N of <instance XAPM_CORE_U>>#-] ->
         [, <pin TEST_RST1_N of <instance XAPM_CORE_D>>#-] ->  
         <pin TEST_RST1_N of<instance XAPM_CORE_D>>;                        
    
////XAPM_CORE_D

   port P_1[0 ]      @[PORT_RIGHT + <pin P[0 ] of<instance XAPM_CORE_D>>#|,<pin P[0 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[1 ]      @[PORT_RIGHT + <pin P[1 ] of<instance XAPM_CORE_D>>#|,<pin P[1 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[2 ]      @[PORT_RIGHT + <pin P[2 ] of<instance XAPM_CORE_D>>#|,<pin P[2 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[3 ]      @[PORT_RIGHT + <pin P[3 ] of<instance XAPM_CORE_D>>#|,<pin P[3 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[4 ]      @[PORT_RIGHT + <pin P[4 ] of<instance XAPM_CORE_D>>#|,<pin P[4 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[5 ]      @[PORT_RIGHT + <pin P[5 ] of<instance XAPM_CORE_D>>#|,<pin P[5 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[6 ]      @[PORT_RIGHT + <pin P[6 ] of<instance XAPM_CORE_D>>#|,<pin P[6 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[7 ]      @[PORT_RIGHT + <pin P[7 ] of<instance XAPM_CORE_D>>#|,<pin P[7 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[8 ]      @[PORT_RIGHT + <pin P[8 ] of<instance XAPM_CORE_D>>#|,<pin P[8 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[9 ]      @[PORT_RIGHT + <pin P[9 ] of<instance XAPM_CORE_D>>#|,<pin P[9 ] of<instance XAPM_CORE_D>>#-];  
   port P_1[10]      @[PORT_RIGHT + <pin P[10] of<instance XAPM_CORE_D>>#|,<pin P[10] of<instance XAPM_CORE_D>>#-];  
   port P_1[11]      @[PORT_RIGHT + <pin P[11] of<instance XAPM_CORE_D>>#|,<pin P[11] of<instance XAPM_CORE_D>>#-];  
   port P_1[12]      @[PORT_RIGHT + <pin P[12] of<instance XAPM_CORE_D>>#|,<pin P[12] of<instance XAPM_CORE_D>>#-];  
   port P_1[13]      @[PORT_RIGHT + <pin P[13] of<instance XAPM_CORE_D>>#|,<pin P[13] of<instance XAPM_CORE_D>>#-];  
   port P_1[14]      @[PORT_RIGHT + <pin P[14] of<instance XAPM_CORE_D>>#|,<pin P[14] of<instance XAPM_CORE_D>>#-];  
   port P_1[15]      @[PORT_RIGHT + <pin P[15] of<instance XAPM_CORE_D>>#|,<pin P[15] of<instance XAPM_CORE_D>>#-];  
   port P_1[16]      @[PORT_RIGHT + <pin P[16] of<instance XAPM_CORE_D>>#|,<pin P[16] of<instance XAPM_CORE_D>>#-];  
   port P_1[17]      @[PORT_RIGHT + <pin P[17] of<instance XAPM_CORE_D>>#|,<pin P[17] of<instance XAPM_CORE_D>>#-];  
   port P_1[18]      @[PORT_RIGHT + <pin P[18] of<instance XAPM_CORE_D>>#|,<pin P[18] of<instance XAPM_CORE_D>>#-];  
   port P_1[19]      @[PORT_RIGHT + <pin P[19] of<instance XAPM_CORE_D>>#|,<pin P[19] of<instance XAPM_CORE_D>>#-];  
   port P_1[20]      @[PORT_RIGHT + <pin P[20] of<instance XAPM_CORE_D>>#|,<pin P[20] of<instance XAPM_CORE_D>>#-];  
   port P_1[21]      @[PORT_RIGHT + <pin P[21] of<instance XAPM_CORE_D>>#|,<pin P[21] of<instance XAPM_CORE_D>>#-];  
   port P_1[22]      @[PORT_RIGHT + <pin P[22] of<instance XAPM_CORE_D>>#|,<pin P[22] of<instance XAPM_CORE_D>>#-];  
   port P_1[23]      @[PORT_RIGHT + <pin P[23] of<instance XAPM_CORE_D>>#|,<pin P[23] of<instance XAPM_CORE_D>>#-];  
   port P_1[24]      @[PORT_RIGHT + <pin P[24] of<instance XAPM_CORE_D>>#|,<pin P[24] of<instance XAPM_CORE_D>>#-];  
   port P_1[25]      @[PORT_RIGHT + <pin P[25] of<instance XAPM_CORE_D>>#|,<pin P[25] of<instance XAPM_CORE_D>>#-];  
   port P_1[26]      @[PORT_RIGHT + <pin P[26] of<instance XAPM_CORE_D>>#|,<pin P[26] of<instance XAPM_CORE_D>>#-];  
   port P_1[27]      @[PORT_RIGHT + <pin P[27] of<instance XAPM_CORE_D>>#|,<pin P[27] of<instance XAPM_CORE_D>>#-];  
   port P_1[28]      @[PORT_RIGHT + <pin P[28] of<instance XAPM_CORE_D>>#|,<pin P[28] of<instance XAPM_CORE_D>>#-];  
   port P_1[29]      @[PORT_RIGHT + <pin P[29] of<instance XAPM_CORE_D>>#|,<pin P[29] of<instance XAPM_CORE_D>>#-];
   port P_1[30]      @[PORT_RIGHT + <pin P[30] of<instance XAPM_CORE_D>>#|,<pin P[30] of<instance XAPM_CORE_D>>#-];
   port P_1[31]      @[PORT_RIGHT + <pin P[31] of<instance XAPM_CORE_D>>#|,<pin P[31] of<instance XAPM_CORE_D>>#-];
   port P_1[32]      @[PORT_RIGHT + <pin P[32] of<instance XAPM_CORE_D>>#|,<pin P[32] of<instance XAPM_CORE_D>>#-];
   port P_1[33]      @[PORT_RIGHT + <pin P[33] of<instance XAPM_CORE_D>>#|,<pin P[33] of<instance XAPM_CORE_D>>#-];
   port P_1[34]      @[PORT_RIGHT + <pin P[34] of<instance XAPM_CORE_D>>#|,<pin P[34] of<instance XAPM_CORE_D>>#-];
   port P_1[35]      @[PORT_RIGHT + <pin P[35] of<instance XAPM_CORE_D>>#|,<pin P[35] of<instance XAPM_CORE_D>>#-];
   port P_1[36]      @[PORT_RIGHT + <pin P[36] of<instance XAPM_CORE_D>>#|,<pin P[36] of<instance XAPM_CORE_D>>#-];
   port P_1[37]      @[PORT_RIGHT + <pin P[37] of<instance XAPM_CORE_D>>#|,<pin P[37] of<instance XAPM_CORE_D>>#-];
   port P_1[38]      @[PORT_RIGHT + <pin P[38] of<instance XAPM_CORE_D>>#|,<pin P[38] of<instance XAPM_CORE_D>>#-];
   port P_1[39]      @[PORT_RIGHT + <pin P[39] of<instance XAPM_CORE_D>>#|,<pin P[39] of<instance XAPM_CORE_D>>#-];
   port P_1[40]      @[PORT_RIGHT + <pin P[40] of<instance XAPM_CORE_D>>#|,<pin P[40] of<instance XAPM_CORE_D>>#-];
   port P_1[41]      @[PORT_RIGHT + <pin P[41] of<instance XAPM_CORE_D>>#|,<pin P[41] of<instance XAPM_CORE_D>>#-];
   port P_1[42]      @[PORT_RIGHT + <pin P[42] of<instance XAPM_CORE_D>>#|,<pin P[42] of<instance XAPM_CORE_D>>#-];
   port P_1[43]      @[PORT_RIGHT + <pin P[43] of<instance XAPM_CORE_D>>#|,<pin P[43] of<instance XAPM_CORE_D>>#-];
   port P_1[44]      @[PORT_RIGHT + <pin P[44] of<instance XAPM_CORE_D>>#|,<pin P[44] of<instance XAPM_CORE_D>>#-];
   port P_1[45]      @[PORT_RIGHT + <pin P[45] of<instance XAPM_CORE_D>>#|,<pin P[45] of<instance XAPM_CORE_D>>#-];
   port P_1[46]      @[PORT_RIGHT + <pin P[46] of<instance XAPM_CORE_D>>#|,<pin P[46] of<instance XAPM_CORE_D>>#-];
   port P_1[47]      @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_D>>#|,<pin P[47] of<instance XAPM_CORE_D>>#-];

    line lnP_10
        <port P_1[0]> -> <pin P[0] of<instance XAPM_CORE_D>>;
    line lnP_11                                
        <port P_1[1]> -> <pin P[1] of<instance XAPM_CORE_D>>;
    line lnP_12                                
        <port P_1[2]> -> <pin P[2] of<instance XAPM_CORE_D>>;
    line lnP_13                                
        <port P_1[3]> -> <pin P[3] of<instance XAPM_CORE_D>>;
    line lnP_14                                
        <port P_1[4]> -> <pin P[4] of<instance XAPM_CORE_D>>;
    line lnP_15                                
        <port P_1[5]> -> <pin P[5] of<instance XAPM_CORE_D>>;
    line lnP_16                                
        <port P_1[6]> -> <pin P[6] of<instance XAPM_CORE_D>>;
    line lnP_17                                
        <port P_1[7]> -> <pin P[7] of<instance XAPM_CORE_D>>;
    line lnP_18                                
        <port P_1[8]> -> <pin P[8] of<instance XAPM_CORE_D>>;
    line lnP_19                                
        <port P_1[9]> -> <pin P[9] of<instance XAPM_CORE_D>>;
    line lnP_110
        <port P_1[10]> -> <pin P[10] of<instance XAPM_CORE_D>>;
    line lnP_111                                 
        <port P_1[11]> -> <pin P[11] of<instance XAPM_CORE_D>>;
    line lnP_112                                 
        <port P_1[12]> -> <pin P[12] of<instance XAPM_CORE_D>>;
    line lnP_113                                 
        <port P_1[13]> -> <pin P[13] of<instance XAPM_CORE_D>>;
    line lnP_114                                 
        <port P_1[14]> -> <pin P[14] of<instance XAPM_CORE_D>>;
    line lnP_115                                 
        <port P_1[15]> -> <pin P[15] of<instance XAPM_CORE_D>>;
    line lnP_116                                 
        <port P_1[16]> -> <pin P[16] of<instance XAPM_CORE_D>>;
    line lnP_117                                 
        <port P_1[17]> -> <pin P[17] of<instance XAPM_CORE_D>>;
    line lnP_118                                 
        <port P_1[18]> -> <pin P[18] of<instance XAPM_CORE_D>>;
    line lnP_119                                 
        <port P_1[19]> -> <pin P[19] of<instance XAPM_CORE_D>>;
    line lnP_120                                 
        <port P_1[20]> -> <pin P[20] of<instance XAPM_CORE_D>>;
    line lnP_121                                 
        <port P_1[21]> -> <pin P[21] of<instance XAPM_CORE_D>>;
    line lnP_122                                 
        <port P_1[22]> -> <pin P[22] of<instance XAPM_CORE_D>>;
    line lnP_123                                 
        <port P_1[23]> -> <pin P[23] of<instance XAPM_CORE_D>>;
    line lnP_124                                 
        <port P_1[24]> -> <pin P[24] of<instance XAPM_CORE_D>>;
    line lnP_125                                
        <port P_1[25]> -> <pin P[25] of<instance XAPM_CORE_D>>;
    line lnP_126                                
        <port P_1[26]> -> <pin P[26] of<instance XAPM_CORE_D>>;
    line lnP_127
        <port P_1[27]> -> <pin P[27] of<instance XAPM_CORE_D>>;
    line lnP_128                                 
        <port P_1[28]> -> <pin P[28] of<instance XAPM_CORE_D>>;
    line lnP_129                                 
        <port P_1[29]> -> <pin P[29] of<instance XAPM_CORE_D>>;
    line lnP_130                                 
        <port P_1[30]> -> <pin P[30] of<instance XAPM_CORE_D>>;
    line lnP_131                                 
        <port P_1[31]> -> <pin P[31] of<instance XAPM_CORE_D>>;
    line lnP_132                                 
        <port P_1[32]> -> <pin P[32] of<instance XAPM_CORE_D>>;
    line lnP_133                                 
        <port P_1[33]> -> <pin P[33] of<instance XAPM_CORE_D>>;
    line lnP_134                                 
        <port P_1[34]> -> <pin P[34] of<instance XAPM_CORE_D>>;
    line lnP_135                                 
        <port P_1[35]> -> <pin P[35] of<instance XAPM_CORE_D>>;
    line lnP_136                                 
        <port P_1[36]> -> <pin P[36] of<instance XAPM_CORE_D>>;
    line lnP_137                                 
        <port P_1[37]> -> <pin P[37] of<instance XAPM_CORE_D>>;
    line lnP_138                                 
        <port P_1[38]> -> <pin P[38] of<instance XAPM_CORE_D>>;
    line lnP_139                                 
        <port P_1[39]> -> <pin P[39] of<instance XAPM_CORE_D>>;
    line lnP_140                                 
        <port P_1[40]> -> <pin P[40] of<instance XAPM_CORE_D>>;
    line lnP_141                                 
        <port P_1[41]> -> <pin P[41] of<instance XAPM_CORE_D>>;
    line lnP_142                                 
        <port P_1[42]> -> <pin P[42] of<instance XAPM_CORE_D>>;        
    line lnP_143                                 
        <port P_1[43]> -> <pin P[43] of<instance XAPM_CORE_D>>;
    line lnP_144                                 
        <port P_1[44]> -> <pin P[44] of<instance XAPM_CORE_D>>;
    line lnP_145                                 
        <port P_1[45]> -> <pin P[45] of<instance XAPM_CORE_D>>;        
    line lnP_146                                 
        <port P_1[46]> -> <pin P[46] of<instance XAPM_CORE_D>>;  
    line lnP_147                                 
        <port P_1[47]> -> <pin P[47] of<instance XAPM_CORE_D>>;

    port X_1[0 ]      @[PORT_LEFT,<pin X[0 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[1 ]      @[PORT_LEFT,<pin X[1 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[2 ]      @[PORT_LEFT,<pin X[2 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[3 ]      @[PORT_LEFT,<pin X[3 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[4 ]      @[PORT_LEFT,<pin X[4 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[5 ]      @[PORT_LEFT,<pin X[5 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[6 ]      @[PORT_LEFT,<pin X[6 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[7 ]      @[PORT_LEFT,<pin X[7 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[8 ]      @[PORT_LEFT,<pin X[8 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[9 ]      @[PORT_LEFT,<pin X[9 ] of<instance XAPM_CORE_D>>#-];  
    port X_1[10]      @[PORT_LEFT,<pin X[10] of<instance XAPM_CORE_D>>#-];  
    port X_1[11]      @[PORT_LEFT,<pin X[11] of<instance XAPM_CORE_D>>#-];  
    port X_1[12]      @[PORT_LEFT,<pin X[12] of<instance XAPM_CORE_D>>#-];  
    port X_1[13]      @[PORT_LEFT,<pin X[13] of<instance XAPM_CORE_D>>#-];  
    port X_1[14]      @[PORT_LEFT,<pin X[14] of<instance XAPM_CORE_D>>#-];  
    port X_1[15]      @[PORT_LEFT,<pin X[15] of<instance XAPM_CORE_D>>#-];  
    port X_1[16]      @[PORT_LEFT,<pin X[16] of<instance XAPM_CORE_D>>#-];  
    port X_1[17]      @[PORT_LEFT,<pin X[17] of<instance XAPM_CORE_D>>#-];  
    port X_1[18]      @[PORT_LEFT,<pin X[18] of<instance XAPM_CORE_D>>#-];  
    port X_1[19]      @[PORT_LEFT,<pin X[19] of<instance XAPM_CORE_D>>#-];  
    port X_1[20]      @[PORT_LEFT,<pin X[20] of<instance XAPM_CORE_D>>#-];  
    port X_1[21]      @[PORT_LEFT,<pin X[21] of<instance XAPM_CORE_D>>#-];  
    port X_1[22]      @[PORT_LEFT,<pin X[22] of<instance XAPM_CORE_D>>#-];  
    port X_1[23]      @[PORT_LEFT,<pin X[23] of<instance XAPM_CORE_D>>#-];  
    port X_1[24]      @[PORT_LEFT,<pin X[24] of<instance XAPM_CORE_D>>#-];  
    port X_1[25]      @[PORT_LEFT,<pin X[25] of<instance XAPM_CORE_D>>#-];  
    port X_1[26]      @[PORT_LEFT,<pin X[26] of<instance XAPM_CORE_D>>#-];  
    port X_1[27]      @[PORT_LEFT,<pin X[27] of<instance XAPM_CORE_D>>#-];  
    port X_1[28]      @[PORT_LEFT,<pin X[28] of<instance XAPM_CORE_D>>#-];  
    port X_1[29]      @[PORT_LEFT,<pin X[29] of<instance XAPM_CORE_D>>#-];  
   
    line lnX_10                                                    
        <port X_1[0]> -> <pin X[0] of<instance XAPM_CORE_D>>;      
    line lnX_11                                                    
        <port X_1[1]> -> <pin X[1] of<instance XAPM_CORE_D>>;      
    line lnX_12                                                    
        <port X_1[2]> -> <pin X[2] of<instance XAPM_CORE_D>>;      
    line lnX_13                                                    
        <port X_1[3]> -> <pin X[3] of<instance XAPM_CORE_D>>;      
    line lnX_14                                                    
        <port X_1[4]> -> <pin X[4] of<instance XAPM_CORE_D>>;      
    line lnX_15                                                    
        <port X_1[5]> -> <pin X[5] of<instance XAPM_CORE_D>>;      
    line lnX_16                                                    
        <port X_1[6]> -> <pin X[6] of<instance XAPM_CORE_D>>;      
    line lnX_17                                                    
        <port X_1[7]> -> <pin X[7] of<instance XAPM_CORE_D>>;      
    line lnX_18                                                    
        <port X_1[8]> -> <pin X[8] of<instance XAPM_CORE_D>>;      
    line lnX_19                                                    
        <port X_1[9]> -> <pin X[9] of<instance XAPM_CORE_D>>;      
    line lnX_110                                                   
        <port X_1[10]> -> <pin X[10] of<instance XAPM_CORE_D>>;    
    line lnX_111                                                   
        <port X_1[11]> -> <pin X[11] of<instance XAPM_CORE_D>>;    
    line lnX_112                                                   
        <port X_1[12]> -> <pin X[12] of<instance XAPM_CORE_D>>;    
    line lnX_113                                                   
        <port X_1[13]> -> <pin X[13] of<instance XAPM_CORE_D>>;    
    line lnX_114                                                   
        <port X_1[14]> -> <pin X[14] of<instance XAPM_CORE_D>>;    
    line lnX_115                                                   
        <port X_1[15]> -> <pin X[15] of<instance XAPM_CORE_D>>;    
    line lnX_116                                                   
        <port X_1[16]> -> <pin X[16] of<instance XAPM_CORE_D>>;    
    line lnX_117                                                   
        <port X_1[17]> -> <pin X[17] of<instance XAPM_CORE_D>>;    
    line lnX_118                                                   
        <port X_1[18]> -> <pin X[18] of<instance XAPM_CORE_D>>;    
    line lnX_119                                                   
        <port X_1[19]> -> <pin X[19] of<instance XAPM_CORE_D>>;    
    line lnX_120                                                   
        <port X_1[20]> -> <pin X[20] of<instance XAPM_CORE_D>>;    
    line lnX_121                                                   
        <port X_1[21]> -> <pin X[21] of<instance XAPM_CORE_D>>;    
    line lnX_122                                                   
        <port X_1[22]> -> <pin X[22] of<instance XAPM_CORE_D>>;    
    line lnX_123                                                   
        <port X_1[23]> -> <pin X[23] of<instance XAPM_CORE_D>>;    
    line lnX_124                                                   
        <port X_1[24]> -> <pin X[24] of<instance XAPM_CORE_D>>;    
    line lnX_125                                                   
        <port X_1[25]> -> <pin X[25] of<instance XAPM_CORE_D>>;    
    line lnX_126                                                   
        <port X_1[26]> -> <pin X[26] of<instance XAPM_CORE_D>>;    
    line lnX_127                                                   
        <port X_1[27]> -> <pin X[27] of<instance XAPM_CORE_D>>;    
    line lnX_128                                                   
        <port X_1[28]> -> <pin X[28] of<instance XAPM_CORE_D>>;    
    line lnX_129                                                   
        <port X_1[29]> -> <pin X[29] of<instance XAPM_CORE_D>>;  


   port XBO[0 ]      @[<pin XBO[0 ] of<instance XAPM_CORE_D>>#|, <pin XBO[0 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[1 ]      @[<pin XBO[1 ] of<instance XAPM_CORE_D>>#|, <pin XBO[1 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[2 ]      @[<pin XBO[2 ] of<instance XAPM_CORE_D>>#|, <pin XBO[2 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[3 ]      @[<pin XBO[3 ] of<instance XAPM_CORE_D>>#|, <pin XBO[3 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[4 ]      @[<pin XBO[4 ] of<instance XAPM_CORE_D>>#|, <pin XBO[4 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[5 ]      @[<pin XBO[5 ] of<instance XAPM_CORE_D>>#|, <pin XBO[5 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[6 ]      @[<pin XBO[6 ] of<instance XAPM_CORE_D>>#|, <pin XBO[6 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[7 ]      @[<pin XBO[7 ] of<instance XAPM_CORE_D>>#|, <pin XBO[7 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[8 ]      @[<pin XBO[8 ] of<instance XAPM_CORE_D>>#|, <pin XBO[8 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[9 ]      @[<pin XBO[9 ] of<instance XAPM_CORE_D>>#|, <pin XBO[9 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[10]      @[<pin XBO[10] of<instance XAPM_CORE_D>>#|, <pin XBO[10] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[11]      @[<pin XBO[11] of<instance XAPM_CORE_D>>#|, <pin XBO[11] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[12]      @[<pin XBO[12] of<instance XAPM_CORE_D>>#|, <pin XBO[12] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[13]      @[<pin XBO[13] of<instance XAPM_CORE_D>>#|, <pin XBO[13] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[14]      @[<pin XBO[14] of<instance XAPM_CORE_D>>#|, <pin XBO[14] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[15]      @[<pin XBO[15] of<instance XAPM_CORE_D>>#|, <pin XBO[15] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[16]      @[<pin XBO[16] of<instance XAPM_CORE_D>>#|, <pin XBO[16] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[17]      @[<pin XBO[17] of<instance XAPM_CORE_D>>#|, <pin XBO[17] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[18]      @[<pin XBO[18] of<instance XAPM_CORE_D>>#|, <pin XBO[18] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[19]      @[<pin XBO[19] of<instance XAPM_CORE_D>>#|, <pin XBO[19] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[20]      @[<pin XBO[20] of<instance XAPM_CORE_D>>#|, <pin XBO[20] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[21]      @[<pin XBO[21] of<instance XAPM_CORE_D>>#|, <pin XBO[21] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[22]      @[<pin XBO[22] of<instance XAPM_CORE_D>>#|, <pin XBO[22] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[23]      @[<pin XBO[23] of<instance XAPM_CORE_D>>#|, <pin XBO[23] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XBO[24]      @[<pin XBO[24] of<instance XAPM_CORE_D>>#|, <pin XBO[24] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
             
   line lnXBO0
       <port XBO[0]> -> <pin XBO[0] of<instance XAPM_CORE_D>>;
   line lnXBO1
       <port XBO[1]> -> <pin XBO[1] of<instance XAPM_CORE_D>>;
   line lnXBO2
       <port XBO[2]> -> <pin XBO[2] of<instance XAPM_CORE_D>>;
   line lnXBO3
       <port XBO[3]> -> <pin XBO[3] of<instance XAPM_CORE_D>>;
   line lnXBO4
       <port XBO[4]> -> <pin XBO[4] of<instance XAPM_CORE_D>>;
   line lnXBO5
       <port XBO[5]> -> <pin XBO[5] of<instance XAPM_CORE_D>>;
   line lnXBO6
       <port XBO[6]> -> <pin XBO[6] of<instance XAPM_CORE_D>>;
   line lnXBO7
       <port XBO[7]> -> <pin XBO[7] of<instance XAPM_CORE_D>>;
   line lnXBO8
       <port XBO[8]> -> <pin XBO[8] of<instance XAPM_CORE_D>>;
   line lnXBO9
       <port XBO[9]> -> <pin XBO[9] of<instance XAPM_CORE_D>>;
   line lnXBO10
       <port XBO[10]> -> <pin XBO[10] of<instance XAPM_CORE_D>>;
   line lnXBO11
       <port XBO[11]> -> <pin XBO[11] of<instance XAPM_CORE_D>>;
   line lnXBO12
       <port XBO[12]> -> <pin XBO[12] of<instance XAPM_CORE_D>>;
   line lnXBO13
       <port XBO[13]> -> <pin XBO[13] of<instance XAPM_CORE_D>>;
   line lnXBO14
       <port XBO[14]> -> <pin XBO[14] of<instance XAPM_CORE_D>>;
   line lnXBO15
       <port XBO[15]> -> <pin XBO[15] of<instance XAPM_CORE_D>>;
   line lnXBO16
       <port XBO[16]> -> <pin XBO[16] of<instance XAPM_CORE_D>>;
   line lnXBO17
       <port XBO[17]> -> <pin XBO[17] of<instance XAPM_CORE_D>>;
   line lnXBO18
       <port XBO[18]> -> <pin XBO[18] of<instance XAPM_CORE_D>>;
   line lnXBO19
       <port XBO[19]> -> <pin XBO[19] of<instance XAPM_CORE_D>>;
   line lnXBO20
       <port XBO[20]> -> <pin XBO[20] of<instance XAPM_CORE_D>>;
   line lnXBO21
       <port XBO[21]> -> <pin XBO[21] of<instance XAPM_CORE_D>>;
   line lnXBO22
       <port XBO[22]> -> <pin XBO[22] of<instance XAPM_CORE_D>>;
   line lnXBO23
       <port XBO[23]> -> <pin XBO[23] of<instance XAPM_CORE_D>>;
   line lnXBO24
       <port XBO[24]> -> <pin XBO[24] of<instance XAPM_CORE_D>>; 

   port XI[0 ]      @[<pin XI[0 ] of<instance XAPM_CORE_D>>#|, <pin XI[0 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[1 ]      @[<pin XI[1 ] of<instance XAPM_CORE_D>>#|, <pin XI[1 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[2 ]      @[<pin XI[2 ] of<instance XAPM_CORE_D>>#|, <pin XI[2 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[3 ]      @[<pin XI[3 ] of<instance XAPM_CORE_D>>#|, <pin XI[3 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[4 ]      @[<pin XI[4 ] of<instance XAPM_CORE_D>>#|, <pin XI[4 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[5 ]      @[<pin XI[5 ] of<instance XAPM_CORE_D>>#|, <pin XI[5 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[6 ]      @[<pin XI[6 ] of<instance XAPM_CORE_D>>#|, <pin XI[6 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[7 ]      @[<pin XI[7 ] of<instance XAPM_CORE_D>>#|, <pin XI[7 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[8 ]      @[<pin XI[8 ] of<instance XAPM_CORE_D>>#|, <pin XI[8 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[9 ]      @[<pin XI[9 ] of<instance XAPM_CORE_D>>#|, <pin XI[9 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[10]      @[<pin XI[10] of<instance XAPM_CORE_D>>#|, <pin XI[10] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[11]      @[<pin XI[11] of<instance XAPM_CORE_D>>#|, <pin XI[11] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[12]      @[<pin XI[12] of<instance XAPM_CORE_D>>#|, <pin XI[12] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[13]      @[<pin XI[13] of<instance XAPM_CORE_D>>#|, <pin XI[13] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[14]      @[<pin XI[14] of<instance XAPM_CORE_D>>#|, <pin XI[14] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[15]      @[<pin XI[15] of<instance XAPM_CORE_D>>#|, <pin XI[15] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[16]      @[<pin XI[16] of<instance XAPM_CORE_D>>#|, <pin XI[16] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[17]      @[<pin XI[17] of<instance XAPM_CORE_D>>#|, <pin XI[17] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[18]      @[<pin XI[18] of<instance XAPM_CORE_D>>#|, <pin XI[18] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[19]      @[<pin XI[19] of<instance XAPM_CORE_D>>#|, <pin XI[19] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[20]      @[<pin XI[20] of<instance XAPM_CORE_D>>#|, <pin XI[20] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[21]      @[<pin XI[21] of<instance XAPM_CORE_D>>#|, <pin XI[21] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[22]      @[<pin XI[22] of<instance XAPM_CORE_D>>#|, <pin XI[22] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[23]      @[<pin XI[23] of<instance XAPM_CORE_D>>#|, <pin XI[23] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[24]      @[<pin XI[24] of<instance XAPM_CORE_D>>#|, <pin XI[24] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[25]      @[<pin XI[25] of<instance XAPM_CORE_D>>#|, <pin XI[25] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[26]      @[<pin XI[26] of<instance XAPM_CORE_D>>#|, <pin XI[26] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[27]      @[<pin XI[27] of<instance XAPM_CORE_D>>#|, <pin XI[27] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[28]      @[<pin XI[28] of<instance XAPM_CORE_D>>#|, <pin XI[28] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"  
   port XI[29]      @[<pin XI[29] of<instance XAPM_CORE_D>>#|, <pin XI[29] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"      
   
   line lnXI0
       <port XI[0]> -> <pin XI[0] of<instance XAPM_CORE_D>>;
   line lnXI1
       <port XI[1]> -> <pin XI[1] of<instance XAPM_CORE_D>>;
   line lnXI2
       <port XI[2]> -> <pin XI[2] of<instance XAPM_CORE_D>>;
   line lnXI3
       <port XI[3]> -> <pin XI[3] of<instance XAPM_CORE_D>>;
   line lnXI4
       <port XI[4]> -> <pin XI[4] of<instance XAPM_CORE_D>>;
   line lnXI5
       <port XI[5]> -> <pin XI[5] of<instance XAPM_CORE_D>>;
   line lnXI6
       <port XI[6]> -> <pin XI[6] of<instance XAPM_CORE_D>>;
   line lnXI7
       <port XI[7]> -> <pin XI[7] of<instance XAPM_CORE_D>>;
   line lnXI8
       <port XI[8]> -> <pin XI[8] of<instance XAPM_CORE_D>>;
   line lnXI9
       <port XI[9]> -> <pin XI[9] of<instance XAPM_CORE_D>>;
   line lnXI10
       <port XI[10]> -> <pin XI[10] of<instance XAPM_CORE_D>>;
   line lnXI11
       <port XI[11]> -> <pin XI[11] of<instance XAPM_CORE_D>>;
   line lnXI12
       <port XI[12]> -> <pin XI[12] of<instance XAPM_CORE_D>>;
   line lnXI13
       <port XI[13]> -> <pin XI[13] of<instance XAPM_CORE_D>>;
   line lnXI14
       <port XI[14]> -> <pin XI[14] of<instance XAPM_CORE_D>>;
   line lnXI15
       <port XI[15]> -> <pin XI[15] of<instance XAPM_CORE_D>>;
   line lnXI16
       <port XI[16]> -> <pin XI[16] of<instance XAPM_CORE_D>>;
   line lnXI17
       <port XI[17]> -> <pin XI[17] of<instance XAPM_CORE_D>>;
   line lnXI18
       <port XI[18]> -> <pin XI[18] of<instance XAPM_CORE_D>>;
   line lnXI19
       <port XI[19]> -> <pin XI[19] of<instance XAPM_CORE_D>>;
   line lnXI20
       <port XI[20]> -> <pin XI[20] of<instance XAPM_CORE_D>>;
   line lnXI21
       <port XI[21]> -> <pin XI[21] of<instance XAPM_CORE_D>>;
   line lnXI22
       <port XI[22]> -> <pin XI[22] of<instance XAPM_CORE_D>>;
   line lnXI23
       <port XI[23]> -> <pin XI[23] of<instance XAPM_CORE_D>>;
   line lnXI24
       <port XI[24]> -> <pin XI[24] of<instance XAPM_CORE_D>>;
   line lnXI25
       <port XI[25]> -> <pin XI[25] of<instance XAPM_CORE_D>>;
   line lnXI26
       <port XI[26]> -> <pin XI[26] of<instance XAPM_CORE_D>>;
   line lnXI27
       <port XI[27]> -> <pin XI[27] of<instance XAPM_CORE_D>>;
   line lnXI28
       <port XI[28]> -> <pin XI[28] of<instance XAPM_CORE_D>>;
   line lnXI29
       <port XI[29]> -> <pin XI[29] of<instance XAPM_CORE_D>>; 

   port PI[0 ]      @[<pin PI[0 ] of<instance XAPM_CORE_D>>#|, <pin PI[0 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[1 ]      @[<pin PI[1 ] of<instance XAPM_CORE_D>>#|, <pin PI[1 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[2 ]      @[<pin PI[2 ] of<instance XAPM_CORE_D>>#|, <pin PI[2 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[3 ]      @[<pin PI[3 ] of<instance XAPM_CORE_D>>#|, <pin PI[3 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[4 ]      @[<pin PI[4 ] of<instance XAPM_CORE_D>>#|, <pin PI[4 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[5 ]      @[<pin PI[5 ] of<instance XAPM_CORE_D>>#|, <pin PI[5 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[6 ]      @[<pin PI[6 ] of<instance XAPM_CORE_D>>#|, <pin PI[6 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[7 ]      @[<pin PI[7 ] of<instance XAPM_CORE_D>>#|, <pin PI[7 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[8 ]      @[<pin PI[8 ] of<instance XAPM_CORE_D>>#|, <pin PI[8 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[9 ]      @[<pin PI[9 ] of<instance XAPM_CORE_D>>#|, <pin PI[9 ] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[10]      @[<pin PI[10] of<instance XAPM_CORE_D>>#|, <pin PI[10] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[11]      @[<pin PI[11] of<instance XAPM_CORE_D>>#|, <pin PI[11] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[12]      @[<pin PI[12] of<instance XAPM_CORE_D>>#|, <pin PI[12] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[13]      @[<pin PI[13] of<instance XAPM_CORE_D>>#|, <pin PI[13] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[14]      @[<pin PI[14] of<instance XAPM_CORE_D>>#|, <pin PI[14] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[15]      @[<pin PI[15] of<instance XAPM_CORE_D>>#|, <pin PI[15] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[16]      @[<pin PI[16] of<instance XAPM_CORE_D>>#|, <pin PI[16] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[17]      @[<pin PI[17] of<instance XAPM_CORE_D>>#|, <pin PI[17] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[18]      @[<pin PI[18] of<instance XAPM_CORE_D>>#|, <pin PI[18] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[19]      @[<pin PI[19] of<instance XAPM_CORE_D>>#|, <pin PI[19] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[20]      @[<pin PI[20] of<instance XAPM_CORE_D>>#|, <pin PI[20] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[21]      @[<pin PI[21] of<instance XAPM_CORE_D>>#|, <pin PI[21] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[22]      @[<pin PI[22] of<instance XAPM_CORE_D>>#|, <pin PI[22] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[23]      @[<pin PI[23] of<instance XAPM_CORE_D>>#|, <pin PI[23] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[24]      @[<pin PI[24] of<instance XAPM_CORE_D>>#|, <pin PI[24] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[25]      @[<pin PI[25] of<instance XAPM_CORE_D>>#|, <pin PI[25] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[26]      @[<pin PI[26] of<instance XAPM_CORE_D>>#|, <pin PI[26] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[27]      @[<pin PI[27] of<instance XAPM_CORE_D>>#|, <pin PI[27] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[28]      @[<pin PI[28] of<instance XAPM_CORE_D>>#|, <pin PI[28] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[29]      @[<pin PI[29] of<instance XAPM_CORE_D>>#|, <pin PI[29] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[30]      @[<pin PI[30] of<instance XAPM_CORE_D>>#|, <pin PI[30] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[31]      @[<pin PI[31] of<instance XAPM_CORE_D>>#|, <pin PI[31] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[32]      @[<pin PI[32] of<instance XAPM_CORE_D>>#|, <pin PI[32] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[33]      @[<pin PI[33] of<instance XAPM_CORE_D>>#|, <pin PI[33] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[34]      @[<pin PI[34] of<instance XAPM_CORE_D>>#|, <pin PI[34] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[35]      @[<pin PI[35] of<instance XAPM_CORE_D>>#|, <pin PI[35] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[36]      @[<pin PI[36] of<instance XAPM_CORE_D>>#|, <pin PI[36] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[37]      @[<pin PI[37] of<instance XAPM_CORE_D>>#|, <pin PI[37] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[38]      @[<pin PI[38] of<instance XAPM_CORE_D>>#|, <pin PI[38] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[39]      @[<pin PI[39] of<instance XAPM_CORE_D>>#|, <pin PI[39] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[40]      @[<pin PI[40] of<instance XAPM_CORE_D>>#|, <pin PI[40] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[41]      @[<pin PI[41] of<instance XAPM_CORE_D>>#|, <pin PI[41] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[42]      @[<pin PI[42] of<instance XAPM_CORE_D>>#|, <pin PI[42] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[43]      @[<pin PI[43] of<instance XAPM_CORE_D>>#|, <pin PI[43] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[44]      @[<pin PI[44] of<instance XAPM_CORE_D>>#|, <pin PI[44] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[45]      @[<pin PI[45] of<instance XAPM_CORE_D>>#|, <pin PI[45] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[46]      @[<pin PI[46] of<instance XAPM_CORE_D>>#|, <pin PI[46] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
   port PI[47]      @[<pin PI[47] of<instance XAPM_CORE_D>>#|, <pin PI[47] of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"
        
    line lnPI0                                                      
        <port PI[0]> -> <pin PI[0] of<instance XAPM_CORE_D>>;       
    line lnPI1                                                      
        <port PI[1]> -> <pin PI[1] of<instance XAPM_CORE_D>>;       
    line lnPI2                                                      
        <port PI[2]> -> <pin PI[2] of<instance XAPM_CORE_D>>;       
    line lnPI3                                                      
        <port PI[3]> -> <pin PI[3] of<instance XAPM_CORE_D>>;       
    line lnPI4                                                      
        <port PI[4]> -> <pin PI[4] of<instance XAPM_CORE_D>>;       
    line lnPI5                                                      
        <port PI[5]> -> <pin PI[5] of<instance XAPM_CORE_D>>;       
    line lnPI6                                                      
        <port PI[6]> -> <pin PI[6] of<instance XAPM_CORE_D>>;       
    line lnPI7                                                      
        <port PI[7]> -> <pin PI[7] of<instance XAPM_CORE_D>>;       
    line lnPI8                                                      
        <port PI[8]> -> <pin PI[8] of<instance XAPM_CORE_D>>;       
    line lnPI9                                                      
        <port PI[9]> -> <pin PI[9] of<instance XAPM_CORE_D>>;       
    line lnPI10                                                     
        <port PI[10]> -> <pin PI[10] of<instance XAPM_CORE_D>>;     
    line lnPI11                                                     
        <port PI[11]> -> <pin PI[11] of<instance XAPM_CORE_D>>;     
    line lnPI12                                                     
        <port PI[12]> -> <pin PI[12] of<instance XAPM_CORE_D>>;     
    line lnPI13                                                     
        <port PI[13]> -> <pin PI[13] of<instance XAPM_CORE_D>>;     
    line lnPI14                                                     
        <port PI[14]> -> <pin PI[14] of<instance XAPM_CORE_D>>;     
    line lnPI15                                                     
        <port PI[15]> -> <pin PI[15] of<instance XAPM_CORE_D>>;     
    line lnPI16                                                     
        <port PI[16]> -> <pin PI[16] of<instance XAPM_CORE_D>>;     
    line lnPI17                                                     
        <port PI[17]> -> <pin PI[17] of<instance XAPM_CORE_D>>;     
    line lnPI18                                                     
        <port PI[18]> -> <pin PI[18] of<instance XAPM_CORE_D>>;     
    line lnPI19                                                     
        <port PI[19]> -> <pin PI[19] of<instance XAPM_CORE_D>>;     
    line lnPI20                                                     
        <port PI[20]> -> <pin PI[20] of<instance XAPM_CORE_D>>;     
    line lnPI21                                                     
        <port PI[21]> -> <pin PI[21] of<instance XAPM_CORE_D>>;     
    line lnPI22                                                     
        <port PI[22]> -> <pin PI[22] of<instance XAPM_CORE_D>>;     
    line lnPI23                                                     
        <port PI[23]> -> <pin PI[23] of<instance XAPM_CORE_D>>;     
    line lnPI24                                                     
        <port PI[24]> -> <pin PI[24] of<instance XAPM_CORE_D>>;     
    line lnPI25                                                     
        <port PI[25]> -> <pin PI[25] of<instance XAPM_CORE_D>>;     
    line lnPI26                                                     
        <port PI[26]> -> <pin PI[26] of<instance XAPM_CORE_D>>;     
    line lnPI27                                                     
        <port PI[27]> -> <pin PI[27] of<instance XAPM_CORE_D>>;     
    line lnPI28                                                     
        <port PI[28]> -> <pin PI[28] of<instance XAPM_CORE_D>>;     
    line lnPI29                                                     
        <port PI[29]> -> <pin PI[29] of<instance XAPM_CORE_D>>;     
    line lnPI30                                                     
        <port PI[30]> -> <pin PI[30] of<instance XAPM_CORE_D>>;     
    line lnPI31                                                     
        <port PI[31]> -> <pin PI[31] of<instance XAPM_CORE_D>>;     
    line lnPI32                                                     
        <port PI[32]> -> <pin PI[32] of<instance XAPM_CORE_D>>;     
    line lnPI33                                                     
        <port PI[33]> -> <pin PI[33] of<instance XAPM_CORE_D>>;     
    line lnPI34                                                     
        <port PI[34]> -> <pin PI[34] of<instance XAPM_CORE_D>>;     
    line lnPI35                                                     
        <port PI[35]> -> <pin PI[35] of<instance XAPM_CORE_D>>;     
    line lnPI36                                                     
        <port PI[36]> -> <pin PI[36] of<instance XAPM_CORE_D>>;     
    line lnPI37                                                     
        <port PI[37]> -> <pin PI[37] of<instance XAPM_CORE_D>>;     
    line lnPI38                                                     
        <port PI[38]> -> <pin PI[38] of<instance XAPM_CORE_D>>;     
    line lnPI39                                                     
        <port PI[39]> -> <pin PI[39] of<instance XAPM_CORE_D>>;     
    line lnPI40                                                     
        <port PI[40]> -> <pin PI[40] of<instance XAPM_CORE_D>>;     
    line lnPI41                                                     
        <port PI[41]> -> <pin PI[41] of<instance XAPM_CORE_D>>;     
    line lnPI42                                                     
        <port PI[42]> -> <pin PI[42] of<instance XAPM_CORE_D>>;     
    line lnPI43                                                     
        <port PI[43]> -> <pin PI[43] of<instance XAPM_CORE_D>>;     
    line lnPI44                                                     
        <port PI[44]> -> <pin PI[44] of<instance XAPM_CORE_D>>;     
    line lnPI45                                                     
        <port PI[45]> -> <pin PI[45] of<instance XAPM_CORE_D>>;     
    line lnPI46                                                     
        <port PI[46]> -> <pin PI[46] of<instance XAPM_CORE_D>>;     
    line lnPI47                                                     
        <port PI[47]> -> <pin PI[47] of<instance XAPM_CORE_D>>;  

   port PCI      @[<pin PCI of<instance XAPM_CORE_D>>#|, <pin PCI of<instance XAPM_CORE_D>>#- + PORT_BOTTOM];// pragma PAP_UI_ORIENTATION="NORTH"         

   line lnPCI_D                                                  
       <port PCI> -> <pin PCI of<instance XAPM_CORE_D>>;
       
    port H_1[0 ]       @[PORT_LEFT,<pin H[0 ] of<instance XAPM_CORE_D>>#-];
    port H_1[1 ]       @[PORT_LEFT,<pin H[1 ] of<instance XAPM_CORE_D>>#-];
    port H_1[2 ]       @[PORT_LEFT,<pin H[2 ] of<instance XAPM_CORE_D>>#-];
    port H_1[3 ]       @[PORT_LEFT,<pin H[3 ] of<instance XAPM_CORE_D>>#-];
    port H_1[4 ]       @[PORT_LEFT,<pin H[4 ] of<instance XAPM_CORE_D>>#-];
    port H_1[5 ]       @[PORT_LEFT,<pin H[5 ] of<instance XAPM_CORE_D>>#-];
    port H_1[6 ]       @[PORT_LEFT,<pin H[6 ] of<instance XAPM_CORE_D>>#-];
    port H_1[7 ]       @[PORT_LEFT,<pin H[7 ] of<instance XAPM_CORE_D>>#-];
    port H_1[8 ]       @[PORT_LEFT,<pin H[8 ] of<instance XAPM_CORE_D>>#-];
    port H_1[9 ]       @[PORT_LEFT,<pin H[9 ] of<instance XAPM_CORE_D>>#-];
    port H_1[10]       @[PORT_LEFT,<pin H[10] of<instance XAPM_CORE_D>>#-];
    port H_1[11]       @[PORT_LEFT,<pin H[11] of<instance XAPM_CORE_D>>#-];
    port H_1[12]       @[PORT_LEFT,<pin H[12] of<instance XAPM_CORE_D>>#-];
    port H_1[13]       @[PORT_LEFT,<pin H[13] of<instance XAPM_CORE_D>>#-];
    port H_1[14]       @[PORT_LEFT,<pin H[14] of<instance XAPM_CORE_D>>#-];
    port H_1[15]       @[PORT_LEFT,<pin H[15] of<instance XAPM_CORE_D>>#-];
    port H_1[16]       @[PORT_LEFT,<pin H[16] of<instance XAPM_CORE_D>>#-];
    port H_1[17]       @[PORT_LEFT,<pin H[17] of<instance XAPM_CORE_D>>#-];
    port H_1[18]       @[PORT_LEFT,<pin H[18] of<instance XAPM_CORE_D>>#-];
    port H_1[19]       @[PORT_LEFT,<pin H[19] of<instance XAPM_CORE_D>>#-];
    port H_1[20]       @[PORT_LEFT,<pin H[20] of<instance XAPM_CORE_D>>#-];
    port H_1[21]       @[PORT_LEFT,<pin H[21] of<instance XAPM_CORE_D>>#-];
    port H_1[22]       @[PORT_LEFT,<pin H[22] of<instance XAPM_CORE_D>>#-];
    port H_1[23]       @[PORT_LEFT,<pin H[23] of<instance XAPM_CORE_D>>#-];
    port H_1[24]       @[PORT_LEFT,<pin H[24] of<instance XAPM_CORE_D>>#-]; 
 
    line lnH_10                                                   
        <port H_1[0]> -> <pin H[0] of<instance XAPM_CORE_D>>;     
    line lnH_11                                                   
        <port H_1[1]> -> <pin H[1] of<instance XAPM_CORE_D>>;     
    line lnH_12                                                   
        <port H_1[2]> -> <pin H[2] of<instance XAPM_CORE_D>>;     
    line lnH_13                                                   
        <port H_1[3]> -> <pin H[3] of<instance XAPM_CORE_D>>;     
    line lnH_14                                                   
        <port H_1[4]> -> <pin H[4] of<instance XAPM_CORE_D>>;     
    line lnH_15                                                   
        <port H_1[5]> -> <pin H[5] of<instance XAPM_CORE_D>>;     
    line lnH_16                                                   
        <port H_1[6]> -> <pin H[6] of<instance XAPM_CORE_D>>;     
    line lnH_17                                                   
        <port H_1[7]> -> <pin H[7] of<instance XAPM_CORE_D>>;     
    line lnH_18                                                   
        <port H_1[8]> -> <pin H[8] of<instance XAPM_CORE_D>>;     
    line lnH_19                                                   
        <port H_1[9]> -> <pin H[9] of<instance XAPM_CORE_D>>;     
    line lnH_110                                                  
        <port H_1[10]> -> <pin H[10] of<instance XAPM_CORE_D>>;   
    line lnH_111                                                  
        <port H_1[11]> -> <pin H[11] of<instance XAPM_CORE_D>>;   
    line lnH_112                                                  
        <port H_1[12]> -> <pin H[12] of<instance XAPM_CORE_D>>;   
    line lnH_113                                                  
        <port H_1[13]> -> <pin H[13] of<instance XAPM_CORE_D>>;   
    line lnH_114                                                  
        <port H_1[14]> -> <pin H[14] of<instance XAPM_CORE_D>>;   
    line lnH_115                                                  
        <port H_1[15]> -> <pin H[15] of<instance XAPM_CORE_D>>;   
    line lnH_116                                                  
        <port H_1[16]> -> <pin H[16] of<instance XAPM_CORE_D>>;   
    line lnH_117                                                  
        <port H_1[17]> -> <pin H[17] of<instance XAPM_CORE_D>>;   
    line lnH_118                                                  
        <port H_1[18]> -> <pin H[18] of<instance XAPM_CORE_D>>;   
    line lnH_119                                                  
        <port H_1[19]> -> <pin H[19] of<instance XAPM_CORE_D>>;   
    line lnH_120                                                  
        <port H_1[20]> -> <pin H[20] of<instance XAPM_CORE_D>>;   
    line lnH_121                                                  
        <port H_1[21]> -> <pin H[21] of<instance XAPM_CORE_D>>;   
    line lnH_122                                                  
        <port H_1[22]> -> <pin H[22] of<instance XAPM_CORE_D>>;   
    line lnH_123                                                  
        <port H_1[23]> -> <pin H[23] of<instance XAPM_CORE_D>>;   
    line lnH_124                                                  
        <port H_1[24]> -> <pin H[24] of<instance XAPM_CORE_D>>;

    port Y_1[0 ]       @[PORT_LEFT,<pin Y[0 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[1 ]       @[PORT_LEFT,<pin Y[1 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[2 ]       @[PORT_LEFT,<pin Y[2 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[3 ]       @[PORT_LEFT,<pin Y[3 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[4 ]       @[PORT_LEFT,<pin Y[4 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[5 ]       @[PORT_LEFT,<pin Y[5 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[6 ]       @[PORT_LEFT,<pin Y[6 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[7 ]       @[PORT_LEFT,<pin Y[7 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[8 ]       @[PORT_LEFT,<pin Y[8 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[9 ]       @[PORT_LEFT,<pin Y[9 ] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[10]       @[PORT_LEFT,<pin Y[10] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[11]       @[PORT_LEFT,<pin Y[11] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[12]       @[PORT_LEFT,<pin Y[12] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[13]       @[PORT_LEFT,<pin Y[13] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[14]       @[PORT_LEFT,<pin Y[14] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[15]       @[PORT_LEFT,<pin Y[15] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[16]       @[PORT_LEFT,<pin Y[16] of<instance XAPM_CORE_D>>#-]; 
    port Y_1[17]       @[PORT_LEFT,<pin Y[17] of<instance XAPM_CORE_D>>#-]; 
 
    
    line lnY_10
        <port Y_1[0]> -> <pin Y[0] of<instance XAPM_CORE_D>>;
    line lnY_11                                
        <port Y_1[1]> -> <pin Y[1] of<instance XAPM_CORE_D>>;
    line lnY_12                                
        <port Y_1[2]> -> <pin Y[2] of<instance XAPM_CORE_D>>;
    line lnY_13                                
        <port Y_1[3]> -> <pin Y[3] of<instance XAPM_CORE_D>>;
    line lnY_14                                
        <port Y_1[4]> -> <pin Y[4] of<instance XAPM_CORE_D>>;
    line lnY_15                                
        <port Y_1[5]> -> <pin Y[5] of<instance XAPM_CORE_D>>;
    line lnY_16                                
        <port Y_1[6]> -> <pin Y[6] of<instance XAPM_CORE_D>>;
    line lnY_17                                
        <port Y_1[7]> -> <pin Y[7] of<instance XAPM_CORE_D>>;
    line lnY_18                                
        <port Y_1[8]> -> <pin Y[8] of<instance XAPM_CORE_D>>;
    line lnY_19                                
        <port Y_1[9]> -> <pin Y[9] of<instance XAPM_CORE_D>>;
    line lnY_110
        <port Y_1[10]> -> <pin Y[10] of<instance XAPM_CORE_D>>;
    line lnY_111                                 
        <port Y_1[11]> -> <pin Y[11] of<instance XAPM_CORE_D>>;
    line lnY_112                                 
        <port Y_1[12]> -> <pin Y[12] of<instance XAPM_CORE_D>>;
    line lnY_113                                 
        <port Y_1[13]> -> <pin Y[13] of<instance XAPM_CORE_D>>;
    line lnY_114                                 
        <port Y_1[14]> -> <pin Y[14] of<instance XAPM_CORE_D>>;
    line lnY_115                                 
        <port Y_1[15]> -> <pin Y[15] of<instance XAPM_CORE_D>>;
    line lnY_116                                 
        <port Y_1[16]> -> <pin Y[16] of<instance XAPM_CORE_D>>;
    line lnY_117                                 
        <port Y_1[17]> -> <pin Y[17] of<instance XAPM_CORE_D>>;  


    port Z_1[0 ]      @[PORT_LEFT,<pin Z[0 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[1 ]      @[PORT_LEFT,<pin Z[1 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[2 ]      @[PORT_LEFT,<pin Z[2 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[3 ]      @[PORT_LEFT,<pin Z[3 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[4 ]      @[PORT_LEFT,<pin Z[4 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[5 ]      @[PORT_LEFT,<pin Z[5 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[6 ]      @[PORT_LEFT,<pin Z[6 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[7 ]      @[PORT_LEFT,<pin Z[7 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[8 ]      @[PORT_LEFT,<pin Z[8 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[9 ]      @[PORT_LEFT,<pin Z[9 ] of<instance XAPM_CORE_D>>#-];  
    port Z_1[10]      @[PORT_LEFT,<pin Z[10] of<instance XAPM_CORE_D>>#-];  
    port Z_1[11]      @[PORT_LEFT,<pin Z[11] of<instance XAPM_CORE_D>>#-];  
    port Z_1[12]      @[PORT_LEFT,<pin Z[12] of<instance XAPM_CORE_D>>#-];  
    port Z_1[13]      @[PORT_LEFT,<pin Z[13] of<instance XAPM_CORE_D>>#-];  
    port Z_1[14]      @[PORT_LEFT,<pin Z[14] of<instance XAPM_CORE_D>>#-];  
    port Z_1[15]      @[PORT_LEFT,<pin Z[15] of<instance XAPM_CORE_D>>#-];  
    port Z_1[16]      @[PORT_LEFT,<pin Z[16] of<instance XAPM_CORE_D>>#-];  
    port Z_1[17]      @[PORT_LEFT,<pin Z[17] of<instance XAPM_CORE_D>>#-];  
    port Z_1[18]      @[PORT_LEFT,<pin Z[18] of<instance XAPM_CORE_D>>#-];  
    port Z_1[19]      @[PORT_LEFT,<pin Z[19] of<instance XAPM_CORE_D>>#-];  
    port Z_1[20]      @[PORT_LEFT,<pin Z[20] of<instance XAPM_CORE_D>>#-];  
    port Z_1[21]      @[PORT_LEFT,<pin Z[21] of<instance XAPM_CORE_D>>#-];  
    port Z_1[22]      @[PORT_LEFT,<pin Z[22] of<instance XAPM_CORE_D>>#-];  
    port Z_1[23]      @[PORT_LEFT,<pin Z[23] of<instance XAPM_CORE_D>>#-];  
    port Z_1[24]      @[PORT_LEFT,<pin Z[24] of<instance XAPM_CORE_D>>#-];  
    port Z_1[25]      @[PORT_LEFT,<pin Z[25] of<instance XAPM_CORE_D>>#-];  
    port Z_1[26]      @[PORT_LEFT,<pin Z[26] of<instance XAPM_CORE_D>>#-];  
    port Z_1[27]      @[PORT_LEFT,<pin Z[27] of<instance XAPM_CORE_D>>#-];  
    port Z_1[28]      @[PORT_LEFT,<pin Z[28] of<instance XAPM_CORE_D>>#-];  
    port Z_1[29]      @[PORT_LEFT,<pin Z[29] of<instance XAPM_CORE_D>>#-];
    port Z_1[30]      @[PORT_LEFT,<pin Z[30] of<instance XAPM_CORE_D>>#-];
    port Z_1[31]      @[PORT_LEFT,<pin Z[31] of<instance XAPM_CORE_D>>#-];
    port Z_1[32]      @[PORT_LEFT,<pin Z[32] of<instance XAPM_CORE_D>>#-];
    port Z_1[33]      @[PORT_LEFT,<pin Z[33] of<instance XAPM_CORE_D>>#-];
    port Z_1[34]      @[PORT_LEFT,<pin Z[34] of<instance XAPM_CORE_D>>#-];
    port Z_1[35]      @[PORT_LEFT,<pin Z[35] of<instance XAPM_CORE_D>>#-];
    port Z_1[36]      @[PORT_LEFT,<pin Z[36] of<instance XAPM_CORE_D>>#-];
    port Z_1[37]      @[PORT_LEFT,<pin Z[37] of<instance XAPM_CORE_D>>#-];
    port Z_1[38]      @[PORT_LEFT,<pin Z[38] of<instance XAPM_CORE_D>>#-];
    port Z_1[39]      @[PORT_LEFT,<pin Z[39] of<instance XAPM_CORE_D>>#-];
    port Z_1[40]      @[PORT_LEFT,<pin Z[40] of<instance XAPM_CORE_D>>#-];
    port Z_1[41]      @[PORT_LEFT,<pin Z[41] of<instance XAPM_CORE_D>>#-];
    port Z_1[42]      @[PORT_LEFT,<pin Z[42] of<instance XAPM_CORE_D>>#-];
    port Z_1[43]      @[PORT_LEFT,<pin Z[43] of<instance XAPM_CORE_D>>#-];
    port Z_1[44]      @[PORT_LEFT,<pin Z[44] of<instance XAPM_CORE_D>>#-];
    port Z_1[45]      @[PORT_LEFT,<pin Z[45] of<instance XAPM_CORE_D>>#-];
    port Z_1[46]      @[PORT_LEFT,<pin Z[46] of<instance XAPM_CORE_D>>#-];
    port Z_1[47]      @[PORT_LEFT,<pin Z[47] of<instance XAPM_CORE_D>>#-];  
  

   line lnZ_10
        <port Z_1[0]> -> <pin Z[0] of<instance XAPM_CORE_D>>;
    line lnZ_11                                
        <port Z_1[1]> -> <pin Z[1] of<instance XAPM_CORE_D>>;
    line lnZ_12                                
        <port Z_1[2]> -> <pin Z[2] of<instance XAPM_CORE_D>>;
    line lnZ_13                                
        <port Z_1[3]> -> <pin Z[3] of<instance XAPM_CORE_D>>;
    line lnZ_14                                
        <port Z_1[4]> -> <pin Z[4] of<instance XAPM_CORE_D>>;
    line lnZ_15                                
        <port Z_1[5]> -> <pin Z[5] of<instance XAPM_CORE_D>>;
    line lnZ_16                                
        <port Z_1[6]> -> <pin Z[6] of<instance XAPM_CORE_D>>;
    line lnZ_17                                
        <port Z_1[7]> -> <pin Z[7] of<instance XAPM_CORE_D>>;
    line lnZ_18                                
        <port Z_1[8]> -> <pin Z[8] of<instance XAPM_CORE_D>>;
    line lnZ_19                                
        <port Z_1[9]> -> <pin Z[9] of<instance XAPM_CORE_D>>;
    line lnZ_110
        <port Z_1[10]> -> <pin Z[10] of<instance XAPM_CORE_D>>;
    line lnZ_111                                 
        <port Z_1[11]> -> <pin Z[11] of<instance XAPM_CORE_D>>;
    line lnZ_112                                 
        <port Z_1[12]> -> <pin Z[12] of<instance XAPM_CORE_D>>;
    line lnZ_113                                 
        <port Z_1[13]> -> <pin Z[13] of<instance XAPM_CORE_D>>;
    line lnZ_114                                 
        <port Z_1[14]> -> <pin Z[14] of<instance XAPM_CORE_D>>;
    line lnZ_115                                 
        <port Z_1[15]> -> <pin Z[15] of<instance XAPM_CORE_D>>;
    line lnZ_116                                 
        <port Z_1[16]> -> <pin Z[16] of<instance XAPM_CORE_D>>;
    line lnZ_117                                 
        <port Z_1[17]> -> <pin Z[17] of<instance XAPM_CORE_D>>;
    line lnZ_118                                 
        <port Z_1[18]> -> <pin Z[18] of<instance XAPM_CORE_D>>;
    line lnZ_119                                 
        <port Z_1[19]> -> <pin Z[19] of<instance XAPM_CORE_D>>;
    line lnZ_120                                 
        <port Z_1[20]> -> <pin Z[20] of<instance XAPM_CORE_D>>;
    line lnZ_121                                 
        <port Z_1[21]> -> <pin Z[21] of<instance XAPM_CORE_D>>;
    line lnZ_122                                 
        <port Z_1[22]> -> <pin Z[22] of<instance XAPM_CORE_D>>;
    line lnZ_123                                 
        <port Z_1[23]> -> <pin Z[23] of<instance XAPM_CORE_D>>;
    line lnZ_124                                 
        <port Z_1[24]> -> <pin Z[24] of<instance XAPM_CORE_D>>;
    line lnZ_125                                
        <port Z_1[25]> -> <pin Z[25] of<instance XAPM_CORE_D>>;
    line lnZ_126                                
        <port Z_1[26]> -> <pin Z[26] of<instance XAPM_CORE_D>>;
    line lnZ_127
        <port Z_1[27]> -> <pin Z[27] of<instance XAPM_CORE_D>>;
    line lnZ_128                                 
        <port Z_1[28]> -> <pin Z[28] of<instance XAPM_CORE_D>>;
    line lnZ_129                                 
        <port Z_1[29]> -> <pin Z[29] of<instance XAPM_CORE_D>>;
    line lnZ_130                                 
        <port Z_1[30]> -> <pin Z[30] of<instance XAPM_CORE_D>>;
    line lnZ_131                                 
        <port Z_1[31]> -> <pin Z[31] of<instance XAPM_CORE_D>>;
    line lnZ_132                                 
        <port Z_1[32]> -> <pin Z[32] of<instance XAPM_CORE_D>>;
    line lnZ_133                                 
        <port Z_1[33]> -> <pin Z[33] of<instance XAPM_CORE_D>>;
    line lnZ_134                                 
        <port Z_1[34]> -> <pin Z[34] of<instance XAPM_CORE_D>>;
    line lnZ_135                                 
        <port Z_1[35]> -> <pin Z[35] of<instance XAPM_CORE_D>>;
    line lnZ_136                                 
        <port Z_1[36]> -> <pin Z[36] of<instance XAPM_CORE_D>>;
    line lnZ_137                                 
        <port Z_1[37]> -> <pin Z[37] of<instance XAPM_CORE_D>>;
    line lnZ_138                                 
        <port Z_1[38]> -> <pin Z[38] of<instance XAPM_CORE_D>>;
    line lnZ_139                                 
        <port Z_1[39]> -> <pin Z[39] of<instance XAPM_CORE_D>>;
    line lnZ_140                                 
        <port Z_1[40]> -> <pin Z[40] of<instance XAPM_CORE_D>>;
    line lnZ_141                                 
        <port Z_1[41]> -> <pin Z[41] of<instance XAPM_CORE_D>>;
    line lnZ_142                                 
        <port Z_1[42]> -> <pin Z[42] of<instance XAPM_CORE_D>>;        
    line lnZ_143                                 
        <port Z_1[43]> -> <pin Z[43] of<instance XAPM_CORE_D>>;
    line lnZ_144                                 
        <port Z_1[44]> -> <pin Z[44] of<instance XAPM_CORE_D>>;
    line lnZ_145                                 
        <port Z_1[45]> -> <pin Z[45] of<instance XAPM_CORE_D>>;        
    line lnZ_146                                 
        <port Z_1[46]> -> <pin Z[46] of<instance XAPM_CORE_D>>;  
    line lnZ_147                                 
        <port Z_1[47]> -> <pin Z[47] of<instance XAPM_CORE_D>>; 

    
    port MODEY_1[0 ]      @[PORT_LEFT,<pin MODEY[0 ] of<instance XAPM_CORE_D>>#-];  
    port MODEY_1[1 ]      @[PORT_LEFT,<pin MODEY[1 ] of<instance XAPM_CORE_D>>#-];  
    port MODEY_1[2 ]      @[PORT_LEFT,<pin MODEY[2 ] of<instance XAPM_CORE_D>>#-];
    
    port MODEZ_1[0 ]      @[PORT_LEFT,<pin MODEZ[0 ] of<instance XAPM_CORE_D>>#-];  
    port MODEZ_1[1 ]      @[PORT_LEFT,<pin MODEZ[1 ] of<instance XAPM_CORE_D>>#-];  
    port MODEZ_1[2 ]      @[PORT_LEFT,<pin MODEZ[2 ] of<instance XAPM_CORE_D>>#-];
    port MODEZ_1[3 ]      @[PORT_LEFT,<pin MODEZ[3 ] of<instance XAPM_CORE_D>>#-];
 
    line lnMODEY_10
        <port MODEY_1[0]> -> <pin MODEY[0] of<instance XAPM_CORE_D>>;
    line lnMODEY_11                                
        <port MODEY_1[1]> -> <pin MODEY[1] of<instance XAPM_CORE_D>>;
    line lnMODEY_12                                
        <port MODEY_1[2]> -> <pin MODEY[2] of<instance XAPM_CORE_D>>;
    
    line lnMODEZ_10
        <port MODEZ_1[0]> -> <pin MODEZ[0] of<instance XAPM_CORE_D>>;
    line lnMODEZ_11                                
        <port MODEZ_1[1]> -> <pin MODEZ[1] of<instance XAPM_CORE_D>>;
    line lnMODEZ_12                                
        <port MODEZ_1[2]> -> <pin MODEZ[2] of<instance XAPM_CORE_D>>;
    line lnMODEZ_13                                
        <port MODEZ_1[3]> -> <pin MODEZ[3] of<instance XAPM_CORE_D>>; 
          
    
    port INCTRL_1[0 ]      @[PORT_LEFT,<pin INCTRL[0 ] of<instance XAPM_CORE_D>>#-];  
    port INCTRL_1[1 ]      @[PORT_LEFT,<pin INCTRL[1 ] of<instance XAPM_CORE_D>>#-];  
    port INCTRL_1[2 ]      @[PORT_LEFT,<pin INCTRL[2 ] of<instance XAPM_CORE_D>>#-];
    port INCTRL_1[3 ]      @[PORT_LEFT,<pin INCTRL[3 ] of<instance XAPM_CORE_D>>#-];
    port INCTRL_1[4 ]      @[PORT_LEFT,<pin INCTRL[4 ] of<instance XAPM_CORE_D>>#-];
    
    line lnINCTRL_10                                                      
        <port INCTRL_1[0]> -> <pin INCTRL[0] of<instance XAPM_CORE_D>>;   
    line lnINCTRL_11                                                      
        <port INCTRL_1[1]> -> <pin INCTRL[1] of<instance XAPM_CORE_D>>;   
    line lnINCTRL_12                                                      
        <port INCTRL_1[2]> -> <pin INCTRL[2] of<instance XAPM_CORE_D>>;   
    line lnINCTRL_13                                                      
        <port INCTRL_1[3]> -> <pin INCTRL[3] of<instance XAPM_CORE_D>>;   
    line lnINCTRL_14                                                      
        <port INCTRL_1[4]> -> <pin INCTRL[4] of<instance XAPM_CORE_D>>;         
 
    port CLK_1      @[PORT_LEFT,<pin CLK of<instance XAPM_CORE_D>>#-];
    
     line lnCLK_1                                                      
        <port CLK_1> -> <pin CLK of<instance XAPM_CORE_D>>; 
           
    port RST_X_1      @[PORT_LEFT,<pin RST_X of<instance XAPM_CORE_D>>#-];
    
     line lnRST_X_1                                                      
        <port RST_X_1> -> <pin RST_X of<instance XAPM_CORE_D>>; 
        

    port CE_X1_1      @[PORT_LEFT,<pin CE_X1 of<instance XAPM_CORE_D>>#-];
    
     line lnCE_X1_1                                                      
        <port CE_X1_1> -> <pin CE_X1 of<instance XAPM_CORE_D>>; 


    port CE_X2_1      @[PORT_LEFT,<pin CE_X2 of<instance XAPM_CORE_D>>#-];
    
     line lnCE_X2_1                                                      
        <port CE_X2_1> -> <pin CE_X2 of<instance XAPM_CORE_D>>;  
        
    port CE_X3_1      @[PORT_LEFT,<pin CE_X3 of<instance XAPM_CORE_D>>#-];
    
     line lnCE_X3_1                                                      
        <port CE_X3_1> -> <pin CE_X3 of<instance XAPM_CORE_D>>;          
                      
    port RST_H_1      @[PORT_LEFT,<pin RST_H of<instance XAPM_CORE_D>>#-];
    
     line lnRST_H_1                                                      
        <port RST_H_1> -> <pin RST_H of<instance XAPM_CORE_D>>; 

     port CE_H_1      @[PORT_LEFT,<pin CE_H of<instance XAPM_CORE_D>>#-];
    
     line lnCE_H_1                                                      
        <port CE_H_1> -> <pin CE_H of<instance XAPM_CORE_D>>; 

     port RST_Y_1      @[PORT_LEFT,<pin RST_Y of<instance XAPM_CORE_D>>#-];
    
     line lnRST_Y_1                                                      
        <port RST_Y_1> -> <pin RST_Y of<instance XAPM_CORE_D>>;  


     port CE_Y1_1      @[PORT_LEFT,<pin CE_Y1 of<instance XAPM_CORE_D>>#-];
    
     line lnCE_Y1_1                                                      
        <port CE_Y1_1> -> <pin CE_Y1 of<instance XAPM_CORE_D>>;  

     port CE_Y2_1      @[PORT_LEFT,<pin CE_Y2 of<instance XAPM_CORE_D>>#-];
    
     line lnCE_Y2_1                                                      
        <port CE_Y2_1> -> <pin CE_Y2 of<instance XAPM_CORE_D>>;     


     port RST_Z_1      @[PORT_LEFT,<pin RST_Z of<instance XAPM_CORE_D>>#-];
    
     line lnRST_Z_1                                                      
        <port RST_Z_1> -> <pin RST_Z of<instance XAPM_CORE_D>>;                               
 
     port CE_Z_1      @[PORT_LEFT,<pin CE_Z of<instance XAPM_CORE_D>>#-];
    
     line lnCE_Z_1                                                      
        <port CE_Z_1> -> <pin CE_Z of<instance XAPM_CORE_D>>; 

     port RST_PRE_1      @[PORT_LEFT,<pin RST_PRE of<instance XAPM_CORE_D>>#-];
    
     line lnRST_PRE_1                                                      
        <port RST_PRE_1> -> <pin RST_PRE of<instance XAPM_CORE_D>>; 
        
     port CE_PRE_1      @[PORT_LEFT,<pin CE_PRE of<instance XAPM_CORE_D>>#-];
    
     line lnCE_PRE_1                                                      
        <port CE_PRE_1> -> <pin CE_PRE of<instance XAPM_CORE_D>>;   
        
     port RST_M_1      @[PORT_LEFT,<pin RST_M of<instance XAPM_CORE_D>>#-];
    
     line lnRST_M_1                                                      
        <port RST_M_1> -> <pin RST_M of<instance XAPM_CORE_D>>;    

     port CE_M_1      @[PORT_LEFT,<pin CE_M of<instance XAPM_CORE_D>>#-];
    
     line lnCE_M_1                                                      
        <port CE_M_1> -> <pin CE_M of<instance XAPM_CORE_D>>;    

     port RST_P_1      @[PORT_LEFT,<pin RST_P of<instance XAPM_CORE_D>>#-];
    
     line lnRST_P_1                                                      
        <port RST_P_1> -> <pin RST_P of<instance XAPM_CORE_D>>; 
        
     port CE_P_1      @[PORT_LEFT,<pin CE_P of<instance XAPM_CORE_D>>#-];
    
     line lnCE_P_1                                                      
        <port CE_P_1> -> <pin CE_P of<instance XAPM_CORE_D>>;  
        
     port RST_MODEY_1      @[PORT_LEFT,<pin RST_MODEY of<instance XAPM_CORE_D>>#-];
    
     line lnRST_MODEY_1                                                      
        <port RST_MODEY_1> -> <pin RST_MODEY of<instance XAPM_CORE_D>>;  
        
     port CE_MODEY_1      @[PORT_LEFT,<pin CE_MODEY of<instance XAPM_CORE_D>>#-];
    
     line lnCE_MODEY_1                                                      
        <port CE_MODEY_1> -> <pin CE_MODEY of<instance XAPM_CORE_D>>;   
 
     port RST_MODEZ_1      @[PORT_LEFT,<pin RST_MODEZ of<instance XAPM_CORE_D>>#-];
    
     line lnRST_MODEZ_1                                                      
        <port RST_MODEZ_1> -> <pin RST_MODEZ of<instance XAPM_CORE_D>>;    
        
     port CE_MODEZ_1      @[PORT_LEFT,<pin CE_MODEZ of<instance XAPM_CORE_D>>#-];
    
     line lnCE_MODEZ_1                                                      
        <port CE_MODEZ_1> -> <pin CE_MODEZ of<instance XAPM_CORE_D>>;
  
    port RST_INCTRL_1 @[PORT_LEFT,<pin RST_INCTRL of<instance XAPM_CORE_D>>#-];  
     line lnRST_INCTRL_1                                                     
        <port RST_INCTRL_1> -> <pin RST_INCTRL of<instance XAPM_CORE_D>>;
        
    port CE_INCTRL_1  @[PORT_LEFT,<pin CE_INCTRL of<instance XAPM_CORE_D>>#-];        
     line lnCE_INCTRL_1                                                    
        <port CE_INCTRL_1> -> <pin CE_INCTRL of<instance XAPM_CORE_D>>;
 
    port TEST_CLK_1   @[PORT_LEFT,<pin TEST_CLK of<instance XAPM_CORE_D>>#-];   
     line lnTEST_CLK_1                                                    
        <port TEST_CLK_1> -> <pin TEST_CLK of<instance XAPM_CORE_D>>;      

            
    port TEST_SE0_N_1 @[PORT_LEFT,<pin TEST_SE0_N of<instance XAPM_CORE_D>>#-];   
     line lnTEST_SE0_N_1                                                  
        <port TEST_SE0_N_1> -> <pin TEST_SE0_N of<instance XAPM_CORE_D>>;
     
            
    port TEST_RST0_N_1 @[PORT_LEFT,<pin TEST_RST0_N of<instance XAPM_CORE_D>>#-];
     line lnTEST_RST0_N_1                                                  
        <port TEST_RST0_N_1> -> <pin TEST_RST0_N of<instance XAPM_CORE_D>>;
            
    port TEST_SI1_1 @[PORT_LEFT,<pin TEST_SI1 of<instance XAPM_CORE_D>>#-];
     line lnTEST_SI1_1                                                  
        <port TEST_SI1_1> -> <pin TEST_SI1 of<instance XAPM_CORE_D>>;
            
    port TEST_SI0_1 @[PORT_LEFT,<pin TEST_SI0 of<instance XAPM_CORE_D>>#-];
     line lnTEST_SI0_1                                                  
        <port TEST_SI0_1> -> <pin TEST_SI0 of<instance XAPM_CORE_D>>;
            
    port TEST_SO1_1 @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_D>>#|,<pin TEST_SO1 of<instance XAPM_CORE_D>>#-];
     line lnTEST_SO1_1                                                  
        <port TEST_SO1_1> -> <pin TEST_SO1 of<instance XAPM_CORE_D>>;
            
    port TEST_SO0_1 @[PORT_RIGHT + <pin P[47] of<instance XAPM_CORE_D>>#|,<pin TEST_SO0 of<instance XAPM_CORE_D>>#-];   
     line lnTEST_SO0_1                                                  
        <port TEST_SO0_1> -> <pin TEST_SO0 of<instance XAPM_CORE_D>>;                    
    map(
       <line lnP_00 > => <wire ntP_0[0 ] of device APM(structure netlist)>,
       <line lnP_01 > => <wire ntP_0[1 ] of device APM(structure netlist)>,
       <line lnP_02 > => <wire ntP_0[2 ] of device APM(structure netlist)>,
       <line lnP_03 > => <wire ntP_0[3 ] of device APM(structure netlist)>,
       <line lnP_04 > => <wire ntP_0[4 ] of device APM(structure netlist)>,
       <line lnP_05 > => <wire ntP_0[5 ] of device APM(structure netlist)>,
       <line lnP_06 > => <wire ntP_0[6 ] of device APM(structure netlist)>,
       <line lnP_07 > => <wire ntP_0[7 ] of device APM(structure netlist)>,
       <line lnP_08 > => <wire ntP_0[8 ] of device APM(structure netlist)>,
       <line lnP_09 > => <wire ntP_0[9 ] of device APM(structure netlist)>,
       <line lnP_010> => <wire ntP_0[10] of device APM(structure netlist)>,
       <line lnP_011> => <wire ntP_0[11] of device APM(structure netlist)>,
       <line lnP_012> => <wire ntP_0[12] of device APM(structure netlist)>,
       <line lnP_013> => <wire ntP_0[13] of device APM(structure netlist)>,
       <line lnP_014> => <wire ntP_0[14] of device APM(structure netlist)>,
       <line lnP_015> => <wire ntP_0[15] of device APM(structure netlist)>,
       <line lnP_016> => <wire ntP_0[16] of device APM(structure netlist)>,
       <line lnP_017> => <wire ntP_0[17] of device APM(structure netlist)>,
       <line lnP_018> => <wire ntP_0[18] of device APM(structure netlist)>,
       <line lnP_019> => <wire ntP_0[19] of device APM(structure netlist)>,
       <line lnP_020> => <wire ntP_0[20] of device APM(structure netlist)>,
       <line lnP_021> => <wire ntP_0[21] of device APM(structure netlist)>,
       <line lnP_022> => <wire ntP_0[22] of device APM(structure netlist)>,
       <line lnP_023> => <wire ntP_0[23] of device APM(structure netlist)>,
       <line lnP_024> => <wire ntP_0[24] of device APM(structure netlist)>,
       <line lnP_025> => <wire ntP_0[25] of device APM(structure netlist)>,
       <line lnP_026> => <wire ntP_0[26] of device APM(structure netlist)>,
       <line lnP_027> => <wire ntP_0[27] of device APM(structure netlist)>,
       <line lnP_028> => <wire ntP_0[28] of device APM(structure netlist)>,
       <line lnP_029> => <wire ntP_0[29] of device APM(structure netlist)>,
       <line lnP_030> => <wire ntP_0[30] of device APM(structure netlist)>,
       <line lnP_031> => <wire ntP_0[31] of device APM(structure netlist)>,
       <line lnP_032> => <wire ntP_0[32] of device APM(structure netlist)>,
       <line lnP_033> => <wire ntP_0[33] of device APM(structure netlist)>,
       <line lnP_034> => <wire ntP_0[34] of device APM(structure netlist)>,
       <line lnP_035> => <wire ntP_0[35] of device APM(structure netlist)>,
       <line lnP_036> => <wire ntP_0[36] of device APM(structure netlist)>,
       <line lnP_037> => <wire ntP_0[37] of device APM(structure netlist)>,
       <line lnP_038> => <wire ntP_0[38] of device APM(structure netlist)>,
       <line lnP_039> => <wire ntP_0[39] of device APM(structure netlist)>,
       <line lnP_040> => <wire ntP_0[40] of device APM(structure netlist)>,
       <line lnP_041> => <wire ntP_0[41] of device APM(structure netlist)>,
       <line lnP_042> => <wire ntP_0[42] of device APM(structure netlist)>,
       <line lnP_043> => <wire ntP_0[43] of device APM(structure netlist)>,
       <line lnP_044> => <wire ntP_0[44] of device APM(structure netlist)>,
       <line lnP_045> => <wire ntP_0[45] of device APM(structure netlist)>,
       <line lnP_046> => <wire ntP_0[46] of device APM(structure netlist)>,
       <line lnP_047> => <wire ntP_0[47] of device APM(structure netlist)>,    

       <line lnPO0 > => <wire ntPO[0 ] of device APM(structure netlist)>,
       <line lnPO1 > => <wire ntPO[1 ] of device APM(structure netlist)>,
       <line lnPO2 > => <wire ntPO[2 ] of device APM(structure netlist)>,
       <line lnPO3 > => <wire ntPO[3 ] of device APM(structure netlist)>,
       <line lnPO4 > => <wire ntPO[4 ] of device APM(structure netlist)>,
       <line lnPO5 > => <wire ntPO[5 ] of device APM(structure netlist)>,
       <line lnPO6 > => <wire ntPO[6 ] of device APM(structure netlist)>,
       <line lnPO7 > => <wire ntPO[7 ] of device APM(structure netlist)>,
       <line lnPO8 > => <wire ntPO[8 ] of device APM(structure netlist)>,
       <line lnPO9 > => <wire ntPO[9 ] of device APM(structure netlist)>,
       <line lnPO10> => <wire ntPO[10] of device APM(structure netlist)>,
       <line lnPO11> => <wire ntPO[11] of device APM(structure netlist)>,
       <line lnPO12> => <wire ntPO[12] of device APM(structure netlist)>,
       <line lnPO13> => <wire ntPO[13] of device APM(structure netlist)>,
       <line lnPO14> => <wire ntPO[14] of device APM(structure netlist)>,
       <line lnPO15> => <wire ntPO[15] of device APM(structure netlist)>,
       <line lnPO16> => <wire ntPO[16] of device APM(structure netlist)>,
       <line lnPO17> => <wire ntPO[17] of device APM(structure netlist)>,
       <line lnPO18> => <wire ntPO[18] of device APM(structure netlist)>,
       <line lnPO19> => <wire ntPO[19] of device APM(structure netlist)>,
       <line lnPO20> => <wire ntPO[20] of device APM(structure netlist)>,
       <line lnPO21> => <wire ntPO[21] of device APM(structure netlist)>,
       <line lnPO22> => <wire ntPO[22] of device APM(structure netlist)>,
       <line lnPO23> => <wire ntPO[23] of device APM(structure netlist)>,
       <line lnPO24> => <wire ntPO[24] of device APM(structure netlist)>,
       <line lnPO25> => <wire ntPO[25] of device APM(structure netlist)>,
       <line lnPO26> => <wire ntPO[26] of device APM(structure netlist)>,
       <line lnPO27> => <wire ntPO[27] of device APM(structure netlist)>,
       <line lnPO28> => <wire ntPO[28] of device APM(structure netlist)>,
       <line lnPO29> => <wire ntPO[29] of device APM(structure netlist)>,
       <line lnPO30> => <wire ntPO[30] of device APM(structure netlist)>,
       <line lnPO31> => <wire ntPO[31] of device APM(structure netlist)>,
       <line lnPO32> => <wire ntPO[32] of device APM(structure netlist)>,
       <line lnPO33> => <wire ntPO[33] of device APM(structure netlist)>,
       <line lnPO34> => <wire ntPO[34] of device APM(structure netlist)>,
       <line lnPO35> => <wire ntPO[35] of device APM(structure netlist)>,
       <line lnPO36> => <wire ntPO[36] of device APM(structure netlist)>,
       <line lnPO37> => <wire ntPO[37] of device APM(structure netlist)>,
       <line lnPO38> => <wire ntPO[38] of device APM(structure netlist)>,
       <line lnPO39> => <wire ntPO[39] of device APM(structure netlist)>,
       <line lnPO40> => <wire ntPO[40] of device APM(structure netlist)>,
       <line lnPO41> => <wire ntPO[41] of device APM(structure netlist)>,
       <line lnPO42> => <wire ntPO[42] of device APM(structure netlist)>,
       <line lnPO43> => <wire ntPO[43] of device APM(structure netlist)>,
       <line lnPO44> => <wire ntPO[44] of device APM(structure netlist)>,
       <line lnPO45> => <wire ntPO[45] of device APM(structure netlist)>,
       <line lnPO46> => <wire ntPO[46] of device APM(structure netlist)>,
       <line lnPO47> => <wire ntPO[47] of device APM(structure netlist)>,
       
       <line lnPCO > => <wire ntPCO of device APM(structure netlist)>,         

       <line lnXO0 > => <wire ntXO[0 ] of device APM(structure netlist)>,
       <line lnXO1 > => <wire ntXO[1 ] of device APM(structure netlist)>,
       <line lnXO2 > => <wire ntXO[2 ] of device APM(structure netlist)>,
       <line lnXO3 > => <wire ntXO[3 ] of device APM(structure netlist)>,
       <line lnXO4 > => <wire ntXO[4 ] of device APM(structure netlist)>,
       <line lnXO5 > => <wire ntXO[5 ] of device APM(structure netlist)>,
       <line lnXO6 > => <wire ntXO[6 ] of device APM(structure netlist)>,
       <line lnXO7 > => <wire ntXO[7 ] of device APM(structure netlist)>,
       <line lnXO8 > => <wire ntXO[8 ] of device APM(structure netlist)>,
       <line lnXO9 > => <wire ntXO[9 ] of device APM(structure netlist)>,
       <line lnXO10> => <wire ntXO[10] of device APM(structure netlist)>,
       <line lnXO11> => <wire ntXO[11] of device APM(structure netlist)>,
       <line lnXO12> => <wire ntXO[12] of device APM(structure netlist)>,
       <line lnXO13> => <wire ntXO[13] of device APM(structure netlist)>,
       <line lnXO14> => <wire ntXO[14] of device APM(structure netlist)>,
       <line lnXO15> => <wire ntXO[15] of device APM(structure netlist)>,
       <line lnXO16> => <wire ntXO[16] of device APM(structure netlist)>,
       <line lnXO17> => <wire ntXO[17] of device APM(structure netlist)>,
       <line lnXO18> => <wire ntXO[18] of device APM(structure netlist)>,
       <line lnXO19> => <wire ntXO[19] of device APM(structure netlist)>,
       <line lnXO20> => <wire ntXO[20] of device APM(structure netlist)>,
       <line lnXO21> => <wire ntXO[21] of device APM(structure netlist)>,
       <line lnXO22> => <wire ntXO[22] of device APM(structure netlist)>,
       <line lnXO23> => <wire ntXO[23] of device APM(structure netlist)>,
       <line lnXO24> => <wire ntXO[24] of device APM(structure netlist)>,
       <line lnXO25> => <wire ntXO[25] of device APM(structure netlist)>,
       <line lnXO26> => <wire ntXO[26] of device APM(structure netlist)>,
       <line lnXO27> => <wire ntXO[27] of device APM(structure netlist)>,
       <line lnXO28> => <wire ntXO[28] of device APM(structure netlist)>,
       <line lnXO29> => <wire ntXO[29] of device APM(structure netlist)>,

       <line lnXBI0 > => <wire ntXBI[0 ] of device APM(structure netlist)>,
       <line lnXBI1 > => <wire ntXBI[1 ] of device APM(structure netlist)>,
       <line lnXBI2 > => <wire ntXBI[2 ] of device APM(structure netlist)>,
       <line lnXBI3 > => <wire ntXBI[3 ] of device APM(structure netlist)>,
       <line lnXBI4 > => <wire ntXBI[4 ] of device APM(structure netlist)>,
       <line lnXBI5 > => <wire ntXBI[5 ] of device APM(structure netlist)>,
       <line lnXBI6 > => <wire ntXBI[6 ] of device APM(structure netlist)>,
       <line lnXBI7 > => <wire ntXBI[7 ] of device APM(structure netlist)>,
       <line lnXBI8 > => <wire ntXBI[8 ] of device APM(structure netlist)>,
       <line lnXBI9 > => <wire ntXBI[9 ] of device APM(structure netlist)>,
       <line lnXBI10> => <wire ntXBI[10] of device APM(structure netlist)>,
       <line lnXBI11> => <wire ntXBI[11] of device APM(structure netlist)>,
       <line lnXBI12> => <wire ntXBI[12] of device APM(structure netlist)>,
       <line lnXBI13> => <wire ntXBI[13] of device APM(structure netlist)>,
       <line lnXBI14> => <wire ntXBI[14] of device APM(structure netlist)>,
       <line lnXBI15> => <wire ntXBI[15] of device APM(structure netlist)>,
       <line lnXBI16> => <wire ntXBI[16] of device APM(structure netlist)>,
       <line lnXBI17> => <wire ntXBI[17] of device APM(structure netlist)>,
       <line lnXBI18> => <wire ntXBI[18] of device APM(structure netlist)>,
       <line lnXBI19> => <wire ntXBI[19] of device APM(structure netlist)>,
       <line lnXBI20> => <wire ntXBI[20] of device APM(structure netlist)>,
       <line lnXBI21> => <wire ntXBI[21] of device APM(structure netlist)>,
       <line lnXBI22> => <wire ntXBI[22] of device APM(structure netlist)>,
       <line lnXBI23> => <wire ntXBI[23] of device APM(structure netlist)>,
       <line lnXBI24> => <wire ntXBI[24] of device APM(structure netlist)>,

        <line lnX_00 > => <wire ntX_0[0 ] of device APM(structure netlist)>, 
        <line lnX_01 > => <wire ntX_0[1 ] of device APM(structure netlist)>, 
        <line lnX_02 > => <wire ntX_0[2 ] of device APM(structure netlist)>, 
        <line lnX_03 > => <wire ntX_0[3 ] of device APM(structure netlist)>, 
        <line lnX_04 > => <wire ntX_0[4 ] of device APM(structure netlist)>, 
        <line lnX_05 > => <wire ntX_0[5 ] of device APM(structure netlist)>, 
        <line lnX_06 > => <wire ntX_0[6 ] of device APM(structure netlist)>, 
        <line lnX_07 > => <wire ntX_0[7 ] of device APM(structure netlist)>, 
        <line lnX_08 > => <wire ntX_0[8 ] of device APM(structure netlist)>, 
        <line lnX_09 > => <wire ntX_0[9 ] of device APM(structure netlist)>, 
        <line lnX_010> => <wire ntX_0[10] of device APM(structure netlist)>, 
        <line lnX_011> => <wire ntX_0[11] of device APM(structure netlist)>, 
        <line lnX_012> => <wire ntX_0[12] of device APM(structure netlist)>, 
        <line lnX_013> => <wire ntX_0[13] of device APM(structure netlist)>, 
        <line lnX_014> => <wire ntX_0[14] of device APM(structure netlist)>, 
        <line lnX_015> => <wire ntX_0[15] of device APM(structure netlist)>, 
        <line lnX_016> => <wire ntX_0[16] of device APM(structure netlist)>, 
        <line lnX_017> => <wire ntX_0[17] of device APM(structure netlist)>, 
        <line lnX_018> => <wire ntX_0[18] of device APM(structure netlist)>, 
        <line lnX_019> => <wire ntX_0[19] of device APM(structure netlist)>, 
        <line lnX_020> => <wire ntX_0[20] of device APM(structure netlist)>, 
        <line lnX_021> => <wire ntX_0[21] of device APM(structure netlist)>, 
        <line lnX_022> => <wire ntX_0[22] of device APM(structure netlist)>, 
        <line lnX_023> => <wire ntX_0[23] of device APM(structure netlist)>, 
        <line lnX_024> => <wire ntX_0[24] of device APM(structure netlist)>, 
        <line lnX_025> => <wire ntX_0[25] of device APM(structure netlist)>, 
        <line lnX_026> => <wire ntX_0[26] of device APM(structure netlist)>, 
        <line lnX_027> => <wire ntX_0[27] of device APM(structure netlist)>, 
        <line lnX_028> => <wire ntX_0[28] of device APM(structure netlist)>, 
        <line lnX_029> => <wire ntX_0[29] of device APM(structure netlist)>,

        <line lnH_00 > => <wire ntH_0[0 ] of device APM(structure netlist)>,
        <line lnH_01 > => <wire ntH_0[1 ] of device APM(structure netlist)>,
        <line lnH_02 > => <wire ntH_0[2 ] of device APM(structure netlist)>,
        <line lnH_03 > => <wire ntH_0[3 ] of device APM(structure netlist)>,
        <line lnH_04 > => <wire ntH_0[4 ] of device APM(structure netlist)>,
        <line lnH_05 > => <wire ntH_0[5 ] of device APM(structure netlist)>,
        <line lnH_06 > => <wire ntH_0[6 ] of device APM(structure netlist)>,
        <line lnH_07 > => <wire ntH_0[7 ] of device APM(structure netlist)>,
        <line lnH_08 > => <wire ntH_0[8 ] of device APM(structure netlist)>,
        <line lnH_09 > => <wire ntH_0[9 ] of device APM(structure netlist)>,
        <line lnH_010> => <wire ntH_0[10] of device APM(structure netlist)>,
        <line lnH_011> => <wire ntH_0[11] of device APM(structure netlist)>,
        <line lnH_012> => <wire ntH_0[12] of device APM(structure netlist)>,
        <line lnH_013> => <wire ntH_0[13] of device APM(structure netlist)>,
        <line lnH_014> => <wire ntH_0[14] of device APM(structure netlist)>,
        <line lnH_015> => <wire ntH_0[15] of device APM(structure netlist)>,
        <line lnH_016> => <wire ntH_0[16] of device APM(structure netlist)>,
        <line lnH_017> => <wire ntH_0[17] of device APM(structure netlist)>,
        <line lnH_018> => <wire ntH_0[18] of device APM(structure netlist)>,
        <line lnH_019> => <wire ntH_0[19] of device APM(structure netlist)>,
        <line lnH_020> => <wire ntH_0[20] of device APM(structure netlist)>,
        <line lnH_021> => <wire ntH_0[21] of device APM(structure netlist)>,
        <line lnH_022> => <wire ntH_0[22] of device APM(structure netlist)>,
        <line lnH_023> => <wire ntH_0[23] of device APM(structure netlist)>,
        <line lnH_024> => <wire ntH_0[24] of device APM(structure netlist)>,       

        
        <line lnY_00 > => <wire ntY_0[0 ] of device APM(structure netlist)>,
        <line lnY_01 > => <wire ntY_0[1 ] of device APM(structure netlist)>,
        <line lnY_02 > => <wire ntY_0[2 ] of device APM(structure netlist)>,
        <line lnY_03 > => <wire ntY_0[3 ] of device APM(structure netlist)>,
        <line lnY_04 > => <wire ntY_0[4 ] of device APM(structure netlist)>,
        <line lnY_05 > => <wire ntY_0[5 ] of device APM(structure netlist)>,
        <line lnY_06 > => <wire ntY_0[6 ] of device APM(structure netlist)>,
        <line lnY_07 > => <wire ntY_0[7 ] of device APM(structure netlist)>,
        <line lnY_08 > => <wire ntY_0[8 ] of device APM(structure netlist)>,
        <line lnY_09 > => <wire ntY_0[9 ] of device APM(structure netlist)>,
        <line lnY_010> => <wire ntY_0[10] of device APM(structure netlist)>,
        <line lnY_011> => <wire ntY_0[11] of device APM(structure netlist)>,
        <line lnY_012> => <wire ntY_0[12] of device APM(structure netlist)>,
        <line lnY_013> => <wire ntY_0[13] of device APM(structure netlist)>,
        <line lnY_014> => <wire ntY_0[14] of device APM(structure netlist)>,
        <line lnY_015> => <wire ntY_0[15] of device APM(structure netlist)>,
        <line lnY_016> => <wire ntY_0[16] of device APM(structure netlist)>,
        <line lnY_017> => <wire ntY_0[17] of device APM(structure netlist)>,

    
        <line lnZ_00 > => <wire ntZ_0[0 ] of device APM(structure netlist)>,
        <line lnZ_01 > => <wire ntZ_0[1 ] of device APM(structure netlist)>,
        <line lnZ_02 > => <wire ntZ_0[2 ] of device APM(structure netlist)>,
        <line lnZ_03 > => <wire ntZ_0[3 ] of device APM(structure netlist)>,
        <line lnZ_04 > => <wire ntZ_0[4 ] of device APM(structure netlist)>,
        <line lnZ_05 > => <wire ntZ_0[5 ] of device APM(structure netlist)>,
        <line lnZ_06 > => <wire ntZ_0[6 ] of device APM(structure netlist)>,
        <line lnZ_07 > => <wire ntZ_0[7 ] of device APM(structure netlist)>,
        <line lnZ_08 > => <wire ntZ_0[8 ] of device APM(structure netlist)>,
        <line lnZ_09 > => <wire ntZ_0[9 ] of device APM(structure netlist)>,
        <line lnZ_010> => <wire ntZ_0[10] of device APM(structure netlist)>,
        <line lnZ_011> => <wire ntZ_0[11] of device APM(structure netlist)>,
        <line lnZ_012> => <wire ntZ_0[12] of device APM(structure netlist)>,
        <line lnZ_013> => <wire ntZ_0[13] of device APM(structure netlist)>,
        <line lnZ_014> => <wire ntZ_0[14] of device APM(structure netlist)>,
        <line lnZ_015> => <wire ntZ_0[15] of device APM(structure netlist)>,
        <line lnZ_016> => <wire ntZ_0[16] of device APM(structure netlist)>,
        <line lnZ_017> => <wire ntZ_0[17] of device APM(structure netlist)>,
        <line lnZ_018> => <wire ntZ_0[18] of device APM(structure netlist)>,
        <line lnZ_019> => <wire ntZ_0[19] of device APM(structure netlist)>,
        <line lnZ_020> => <wire ntZ_0[20] of device APM(structure netlist)>,
        <line lnZ_021> => <wire ntZ_0[21] of device APM(structure netlist)>,
        <line lnZ_022> => <wire ntZ_0[22] of device APM(structure netlist)>,
        <line lnZ_023> => <wire ntZ_0[23] of device APM(structure netlist)>,
        <line lnZ_024> => <wire ntZ_0[24] of device APM(structure netlist)>,
        <line lnZ_025> => <wire ntZ_0[25] of device APM(structure netlist)>,
        <line lnZ_026> => <wire ntZ_0[26] of device APM(structure netlist)>,
        <line lnZ_027> => <wire ntZ_0[27] of device APM(structure netlist)>,
        <line lnZ_028> => <wire ntZ_0[28] of device APM(structure netlist)>,
        <line lnZ_029> => <wire ntZ_0[29] of device APM(structure netlist)>,
        <line lnZ_030> => <wire ntZ_0[30] of device APM(structure netlist)>,
        <line lnZ_031> => <wire ntZ_0[31] of device APM(structure netlist)>,
        <line lnZ_032> => <wire ntZ_0[32] of device APM(structure netlist)>,
        <line lnZ_033> => <wire ntZ_0[33] of device APM(structure netlist)>,
        <line lnZ_034> => <wire ntZ_0[34] of device APM(structure netlist)>,
        <line lnZ_035> => <wire ntZ_0[35] of device APM(structure netlist)>,
        <line lnZ_036> => <wire ntZ_0[36] of device APM(structure netlist)>,
        <line lnZ_037> => <wire ntZ_0[37] of device APM(structure netlist)>,
        <line lnZ_038> => <wire ntZ_0[38] of device APM(structure netlist)>,
        <line lnZ_039> => <wire ntZ_0[39] of device APM(structure netlist)>,
        <line lnZ_040> => <wire ntZ_0[40] of device APM(structure netlist)>,
        <line lnZ_041> => <wire ntZ_0[41] of device APM(structure netlist)>,
        <line lnZ_042> => <wire ntZ_0[42] of device APM(structure netlist)>,
        <line lnZ_043> => <wire ntZ_0[43] of device APM(structure netlist)>,
        <line lnZ_044> => <wire ntZ_0[44] of device APM(structure netlist)>,
        <line lnZ_045> => <wire ntZ_0[45] of device APM(structure netlist)>,
        <line lnZ_046> => <wire ntZ_0[46] of device APM(structure netlist)>,
        <line lnZ_047> => <wire ntZ_0[47] of device APM(structure netlist)>,

        <line lnMODEY_00 > => <wire ntMODEY_0[0 ] of device APM(structure netlist)>,
        <line lnMODEY_01 > => <wire ntMODEY_0[1 ] of device APM(structure netlist)>,
        <line lnMODEY_02 > => <wire ntMODEY_0[2 ] of device APM(structure netlist)>,
        
        <line lnMODEZ_00 > => <wire ntMODEZ_0[0 ] of device APM(structure netlist)>,
        <line lnMODEZ_01 > => <wire ntMODEZ_0[1 ] of device APM(structure netlist)>,
        <line lnMODEZ_02 > => <wire ntMODEZ_0[2 ] of device APM(structure netlist)>,
        <line lnMODEZ_03 > => <wire ntMODEZ_0[3 ] of device APM(structure netlist)>, 

        <line lnINCTRL_00 > => <wire ntINCTRL_0[0 ] of device APM(structure netlist)>,
        <line lnINCTRL_01 > => <wire ntINCTRL_0[1 ] of device APM(structure netlist)>,
        <line lnINCTRL_02 > => <wire ntINCTRL_0[2 ] of device APM(structure netlist)>,
        <line lnINCTRL_03 > => <wire ntINCTRL_0[3 ] of device APM(structure netlist)>,  
        <line lnINCTRL_04 > => <wire ntINCTRL_0[4 ] of device APM(structure netlist)>,
        
        <line lnCLK_0> => <wire ntCLK_0 of device APM (structure netlist)>,         
        <line lnRST_X_0> => <wire ntRST_X_0 of device APM (structure netlist)>,                         
        <line lnCE_X1_0> => <wire ntCE_X1_0 of device APM (structure netlist)>, 
        <line lnCE_X2_0> => <wire ntCE_X2_0 of device APM (structure netlist)>,         
        <line lnCE_X3_0> => <wire ntCE_X3_0 of device APM (structure netlist)>,                         
        <line lnRST_H_0> => <wire ntRST_H_0 of device APM (structure netlist)>, 
        <line lnCE_H_0> => <wire ntCE_H_0 of device APM (structure netlist)>,         
        <line lnRST_Y_0> => <wire ntRST_Y_0 of device APM (structure netlist)>,                         
        <line lnCE_Y1_0> => <wire ntCE_Y1_0 of device APM (structure netlist)>, 
        <line lnCE_Y2_0> => <wire ntCE_Y2_0 of device APM (structure netlist)>,         
        <line lnRST_Z_0> => <wire ntRST_Z_0 of device APM (structure netlist)>,                         
        <line lnCE_Z_0> => <wire ntCE_Z_0 of device APM (structure netlist)>,                         
 
        <line lnRST_PRE_0> => <wire ntRST_PRE_0 of device APM (structure netlist)>,         
        <line lnCE_PRE_0> => <wire ntCE_PRE_0 of device APM (structure netlist)>,                         
        <line lnRST_M_0> => <wire ntRST_M_0 of device APM (structure netlist)>, 
        <line lnCE_M_0> => <wire ntCE_M_0 of device APM (structure netlist)>,         
        <line lnRST_P_0> => <wire ntRST_P_0 of device APM (structure netlist)>,                         
        <line lnCE_P_0> => <wire ntCE_P_0 of device APM (structure netlist)>,
         
        <line lnRST_MODEY_0> => <wire ntRST_MODEY_0 of device APM (structure netlist)>,         
        <line lnCE_MODEY_0> => <wire ntCE_MODEY_0 of device APM (structure netlist)>,                         
        <line lnRST_MODEZ_0> => <wire ntRST_MODEZ_0 of device APM (structure netlist)>, 
        <line lnCE_MODEZ_0> => <wire ntCE_MODEZ_0 of device APM (structure netlist)>,         
        <line lnRST_INCTRL_0> => <wire ntRST_INCTRL_0 of device APM (structure netlist)>,                         
        <line lnCE_INCTRL_0> => <wire ntCE_INCTRL_0 of device APM (structure netlist)>,
  
        <line lnTEST_CLK_0> => <wire ntTEST_CLK_0 of device APM (structure netlist)>,         
//        <line lnTEST_MODE_N> => <wire ntTEST_MODE_N of device APM (structure netlist)>,                           
//        <line lnTEST_SE1_N> => <wire ntTEST_SE1_N of device APM(structure netlist)>,
        <line lnTEST_SE0_N_0> => <wire ntTEST_SE0_N_0 of device APM(structure netlist)>, 
//       <line lnTEST_RST1_N> => <wire ntTEST_RST1_N of device APM (structure netlist)>,
        <line lnTEST_RST0_N_0> => <wire ntTEST_RST0_N_0 of device APM(structure netlist)>,                         
        <line lnTEST_SI1_0> => <wire ntTEST_SI1_0 of device APM (structure netlist)>,
        <line lnTEST_SI0_0> => <wire ntTEST_SI0_0 of device APM (structure netlist)>,
        <line lnTEST_SO1_0> => <wire ntTEST_SO1_0 of device APM (structure netlist)>,
        <line lnTEST_SO0_0> => <wire ntTEST_SO0_0 of device APM (structure netlist)>,
//
       <line lnP_10 > => <wire ntP_1[0 ] of device APM(structure netlist)>,
       <line lnP_11 > => <wire ntP_1[1 ] of device APM(structure netlist)>,
       <line lnP_12 > => <wire ntP_1[2 ] of device APM(structure netlist)>,
       <line lnP_13 > => <wire ntP_1[3 ] of device APM(structure netlist)>,
       <line lnP_14 > => <wire ntP_1[4 ] of device APM(structure netlist)>,
       <line lnP_15 > => <wire ntP_1[5 ] of device APM(structure netlist)>,
       <line lnP_16 > => <wire ntP_1[6 ] of device APM(structure netlist)>,
       <line lnP_17 > => <wire ntP_1[7 ] of device APM(structure netlist)>,
       <line lnP_18 > => <wire ntP_1[8 ] of device APM(structure netlist)>,
       <line lnP_19 > => <wire ntP_1[9 ] of device APM(structure netlist)>,
       <line lnP_110> => <wire ntP_1[10] of device APM(structure netlist)>,
       <line lnP_111> => <wire ntP_1[11] of device APM(structure netlist)>,
       <line lnP_112> => <wire ntP_1[12] of device APM(structure netlist)>,
       <line lnP_113> => <wire ntP_1[13] of device APM(structure netlist)>,
       <line lnP_114> => <wire ntP_1[14] of device APM(structure netlist)>,
       <line lnP_115> => <wire ntP_1[15] of device APM(structure netlist)>,
       <line lnP_116> => <wire ntP_1[16] of device APM(structure netlist)>,
       <line lnP_117> => <wire ntP_1[17] of device APM(structure netlist)>,
       <line lnP_118> => <wire ntP_1[18] of device APM(structure netlist)>,
       <line lnP_119> => <wire ntP_1[19] of device APM(structure netlist)>,
       <line lnP_120> => <wire ntP_1[20] of device APM(structure netlist)>,
       <line lnP_121> => <wire ntP_1[21] of device APM(structure netlist)>,
       <line lnP_122> => <wire ntP_1[22] of device APM(structure netlist)>,
       <line lnP_123> => <wire ntP_1[23] of device APM(structure netlist)>,
       <line lnP_124> => <wire ntP_1[24] of device APM(structure netlist)>,
       <line lnP_125> => <wire ntP_1[25] of device APM(structure netlist)>,
       <line lnP_126> => <wire ntP_1[26] of device APM(structure netlist)>,
       <line lnP_127> => <wire ntP_1[27] of device APM(structure netlist)>,
       <line lnP_128> => <wire ntP_1[28] of device APM(structure netlist)>,
       <line lnP_129> => <wire ntP_1[29] of device APM(structure netlist)>,
       <line lnP_130> => <wire ntP_1[30] of device APM(structure netlist)>,
       <line lnP_131> => <wire ntP_1[31] of device APM(structure netlist)>,
       <line lnP_132> => <wire ntP_1[32] of device APM(structure netlist)>,
       <line lnP_133> => <wire ntP_1[33] of device APM(structure netlist)>,
       <line lnP_134> => <wire ntP_1[34] of device APM(structure netlist)>,
       <line lnP_135> => <wire ntP_1[35] of device APM(structure netlist)>,
       <line lnP_136> => <wire ntP_1[36] of device APM(structure netlist)>,
       <line lnP_137> => <wire ntP_1[37] of device APM(structure netlist)>,
       <line lnP_138> => <wire ntP_1[38] of device APM(structure netlist)>,
       <line lnP_139> => <wire ntP_1[39] of device APM(structure netlist)>,
       <line lnP_140> => <wire ntP_1[40] of device APM(structure netlist)>,
       <line lnP_141> => <wire ntP_1[41] of device APM(structure netlist)>,
       <line lnP_142> => <wire ntP_1[42] of device APM(structure netlist)>,
       <line lnP_143> => <wire ntP_1[43] of device APM(structure netlist)>,
       <line lnP_144> => <wire ntP_1[44] of device APM(structure netlist)>,
       <line lnP_145> => <wire ntP_1[45] of device APM(structure netlist)>,
       <line lnP_146> => <wire ntP_1[46] of device APM(structure netlist)>,
       <line lnP_147> => <wire ntP_1[47] of device APM(structure netlist)>,   

        <line lnX_10 > => <wire ntX_1[0 ] of device APM(structure netlist)>, 
        <line lnX_11 > => <wire ntX_1[1 ] of device APM(structure netlist)>, 
        <line lnX_12 > => <wire ntX_1[2 ] of device APM(structure netlist)>, 
        <line lnX_13 > => <wire ntX_1[3 ] of device APM(structure netlist)>, 
        <line lnX_14 > => <wire ntX_1[4 ] of device APM(structure netlist)>, 
        <line lnX_15 > => <wire ntX_1[5 ] of device APM(structure netlist)>, 
        <line lnX_16 > => <wire ntX_1[6 ] of device APM(structure netlist)>, 
        <line lnX_17 > => <wire ntX_1[7 ] of device APM(structure netlist)>, 
        <line lnX_18 > => <wire ntX_1[8 ] of device APM(structure netlist)>, 
        <line lnX_19 > => <wire ntX_1[9 ] of device APM(structure netlist)>, 
        <line lnX_110> => <wire ntX_1[10] of device APM(structure netlist)>, 
        <line lnX_111> => <wire ntX_1[11] of device APM(structure netlist)>, 
        <line lnX_112> => <wire ntX_1[12] of device APM(structure netlist)>, 
        <line lnX_113> => <wire ntX_1[13] of device APM(structure netlist)>, 
        <line lnX_114> => <wire ntX_1[14] of device APM(structure netlist)>, 
        <line lnX_115> => <wire ntX_1[15] of device APM(structure netlist)>, 
        <line lnX_116> => <wire ntX_1[16] of device APM(structure netlist)>, 
        <line lnX_117> => <wire ntX_1[17] of device APM(structure netlist)>, 
        <line lnX_118> => <wire ntX_1[18] of device APM(structure netlist)>, 
        <line lnX_119> => <wire ntX_1[19] of device APM(structure netlist)>, 
        <line lnX_120> => <wire ntX_1[20] of device APM(structure netlist)>, 
        <line lnX_121> => <wire ntX_1[21] of device APM(structure netlist)>, 
        <line lnX_122> => <wire ntX_1[22] of device APM(structure netlist)>, 
        <line lnX_123> => <wire ntX_1[23] of device APM(structure netlist)>, 
        <line lnX_124> => <wire ntX_1[24] of device APM(structure netlist)>, 
        <line lnX_125> => <wire ntX_1[25] of device APM(structure netlist)>, 
        <line lnX_126> => <wire ntX_1[26] of device APM(structure netlist)>, 
        <line lnX_127> => <wire ntX_1[27] of device APM(structure netlist)>, 
        <line lnX_128> => <wire ntX_1[28] of device APM(structure netlist)>, 
        <line lnX_129> => <wire ntX_1[29] of device APM(structure netlist)>,
        
       <line lnXBO0 > => <wire ntXBO[0 ] of device APM(structure netlist)>,
       <line lnXBO1 > => <wire ntXBO[1 ] of device APM(structure netlist)>,
       <line lnXBO2 > => <wire ntXBO[2 ] of device APM(structure netlist)>,
       <line lnXBO3 > => <wire ntXBO[3 ] of device APM(structure netlist)>,
       <line lnXBO4 > => <wire ntXBO[4 ] of device APM(structure netlist)>,
       <line lnXBO5 > => <wire ntXBO[5 ] of device APM(structure netlist)>,
       <line lnXBO6 > => <wire ntXBO[6 ] of device APM(structure netlist)>,
       <line lnXBO7 > => <wire ntXBO[7 ] of device APM(structure netlist)>,
       <line lnXBO8 > => <wire ntXBO[8 ] of device APM(structure netlist)>,
       <line lnXBO9 > => <wire ntXBO[9 ] of device APM(structure netlist)>,
       <line lnXBO10> => <wire ntXBO[10] of device APM(structure netlist)>,
       <line lnXBO11> => <wire ntXBO[11] of device APM(structure netlist)>,
       <line lnXBO12> => <wire ntXBO[12] of device APM(structure netlist)>,
       <line lnXBO13> => <wire ntXBO[13] of device APM(structure netlist)>,
       <line lnXBO14> => <wire ntXBO[14] of device APM(structure netlist)>,
       <line lnXBO15> => <wire ntXBO[15] of device APM(structure netlist)>,
       <line lnXBO16> => <wire ntXBO[16] of device APM(structure netlist)>,
       <line lnXBO17> => <wire ntXBO[17] of device APM(structure netlist)>,
       <line lnXBO18> => <wire ntXBO[18] of device APM(structure netlist)>,
       <line lnXBO19> => <wire ntXBO[19] of device APM(structure netlist)>,
       <line lnXBO20> => <wire ntXBO[20] of device APM(structure netlist)>,
       <line lnXBO21> => <wire ntXBO[21] of device APM(structure netlist)>,
       <line lnXBO22> => <wire ntXBO[22] of device APM(structure netlist)>,
       <line lnXBO23> => <wire ntXBO[23] of device APM(structure netlist)>,
       <line lnXBO24> => <wire ntXBO[24] of device APM(structure netlist)>,
               
       <line lnXI0 > => <wire ntXI[0 ] of device APM(structure netlist)>,
       <line lnXI1 > => <wire ntXI[1 ] of device APM(structure netlist)>,
       <line lnXI2 > => <wire ntXI[2 ] of device APM(structure netlist)>,
       <line lnXI3 > => <wire ntXI[3 ] of device APM(structure netlist)>,
       <line lnXI4 > => <wire ntXI[4 ] of device APM(structure netlist)>,
       <line lnXI5 > => <wire ntXI[5 ] of device APM(structure netlist)>,
       <line lnXI6 > => <wire ntXI[6 ] of device APM(structure netlist)>,
       <line lnXI7 > => <wire ntXI[7 ] of device APM(structure netlist)>,
       <line lnXI8 > => <wire ntXI[8 ] of device APM(structure netlist)>,
       <line lnXI9 > => <wire ntXI[9 ] of device APM(structure netlist)>,
       <line lnXI10> => <wire ntXI[10] of device APM(structure netlist)>,
       <line lnXI11> => <wire ntXI[11] of device APM(structure netlist)>,
       <line lnXI12> => <wire ntXI[12] of device APM(structure netlist)>,
       <line lnXI13> => <wire ntXI[13] of device APM(structure netlist)>,
       <line lnXI14> => <wire ntXI[14] of device APM(structure netlist)>,
       <line lnXI15> => <wire ntXI[15] of device APM(structure netlist)>,
       <line lnXI16> => <wire ntXI[16] of device APM(structure netlist)>,
       <line lnXI17> => <wire ntXI[17] of device APM(structure netlist)>,
       <line lnXI18> => <wire ntXI[18] of device APM(structure netlist)>,
       <line lnXI19> => <wire ntXI[19] of device APM(structure netlist)>,
       <line lnXI20> => <wire ntXI[20] of device APM(structure netlist)>,
       <line lnXI21> => <wire ntXI[21] of device APM(structure netlist)>,
       <line lnXI22> => <wire ntXI[22] of device APM(structure netlist)>,
       <line lnXI23> => <wire ntXI[23] of device APM(structure netlist)>,
       <line lnXI24> => <wire ntXI[24] of device APM(structure netlist)>,
       <line lnXI25> => <wire ntXI[25] of device APM(structure netlist)>,
       <line lnXI26> => <wire ntXI[26] of device APM(structure netlist)>,
       <line lnXI27> => <wire ntXI[27] of device APM(structure netlist)>,
       <line lnXI28> => <wire ntXI[28] of device APM(structure netlist)>,
       <line lnXI29> => <wire ntXI[29] of device APM(structure netlist)>,

       <line lnPI0 > => <wire ntPI[0 ] of device APM(structure netlist)>,
       <line lnPI1 > => <wire ntPI[1 ] of device APM(structure netlist)>,
       <line lnPI2 > => <wire ntPI[2 ] of device APM(structure netlist)>,
       <line lnPI3 > => <wire ntPI[3 ] of device APM(structure netlist)>,
       <line lnPI4 > => <wire ntPI[4 ] of device APM(structure netlist)>,
       <line lnPI5 > => <wire ntPI[5 ] of device APM(structure netlist)>,
       <line lnPI6 > => <wire ntPI[6 ] of device APM(structure netlist)>,
       <line lnPI7 > => <wire ntPI[7 ] of device APM(structure netlist)>,
       <line lnPI8 > => <wire ntPI[8 ] of device APM(structure netlist)>,
       <line lnPI9 > => <wire ntPI[9 ] of device APM(structure netlist)>,
       <line lnPI10> => <wire ntPI[10] of device APM(structure netlist)>,
       <line lnPI11> => <wire ntPI[11] of device APM(structure netlist)>,
       <line lnPI12> => <wire ntPI[12] of device APM(structure netlist)>,
       <line lnPI13> => <wire ntPI[13] of device APM(structure netlist)>,
       <line lnPI14> => <wire ntPI[14] of device APM(structure netlist)>,
       <line lnPI15> => <wire ntPI[15] of device APM(structure netlist)>,
       <line lnPI16> => <wire ntPI[16] of device APM(structure netlist)>,
       <line lnPI17> => <wire ntPI[17] of device APM(structure netlist)>,
       <line lnPI18> => <wire ntPI[18] of device APM(structure netlist)>,
       <line lnPI19> => <wire ntPI[19] of device APM(structure netlist)>,
       <line lnPI20> => <wire ntPI[20] of device APM(structure netlist)>,
       <line lnPI21> => <wire ntPI[21] of device APM(structure netlist)>,
       <line lnPI22> => <wire ntPI[22] of device APM(structure netlist)>,
       <line lnPI23> => <wire ntPI[23] of device APM(structure netlist)>,
       <line lnPI24> => <wire ntPI[24] of device APM(structure netlist)>,
       <line lnPI25> => <wire ntPI[25] of device APM(structure netlist)>,
       <line lnPI26> => <wire ntPI[26] of device APM(structure netlist)>,
       <line lnPI27> => <wire ntPI[27] of device APM(structure netlist)>,
       <line lnPI28> => <wire ntPI[28] of device APM(structure netlist)>,
       <line lnPI29> => <wire ntPI[29] of device APM(structure netlist)>,
       <line lnPI30> => <wire ntPI[30] of device APM(structure netlist)>,
       <line lnPI31> => <wire ntPI[31] of device APM(structure netlist)>,
       <line lnPI32> => <wire ntPI[32] of device APM(structure netlist)>,
       <line lnPI33> => <wire ntPI[33] of device APM(structure netlist)>,
       <line lnPI34> => <wire ntPI[34] of device APM(structure netlist)>,
       <line lnPI35> => <wire ntPI[35] of device APM(structure netlist)>,
       <line lnPI36> => <wire ntPI[36] of device APM(structure netlist)>,
       <line lnPI37> => <wire ntPI[37] of device APM(structure netlist)>,
       <line lnPI38> => <wire ntPI[38] of device APM(structure netlist)>,
       <line lnPI39> => <wire ntPI[39] of device APM(structure netlist)>,
       <line lnPI40> => <wire ntPI[40] of device APM(structure netlist)>,
       <line lnPI41> => <wire ntPI[41] of device APM(structure netlist)>,
       <line lnPI42> => <wire ntPI[42] of device APM(structure netlist)>,
       <line lnPI43> => <wire ntPI[43] of device APM(structure netlist)>,
       <line lnPI44> => <wire ntPI[44] of device APM(structure netlist)>,
       <line lnPI45> => <wire ntPI[45] of device APM(structure netlist)>,
       <line lnPI46> => <wire ntPI[46] of device APM(structure netlist)>,
       <line lnPI47> => <wire ntPI[47] of device APM(structure netlist)>,
       
       <line lnPCI_D > => <wire ntPCI of device APM(structure netlist)>, 
       
       <line lnH_10 > => <wire ntH_1[0 ] of device APM(structure netlist)>,
       <line lnH_11 > => <wire ntH_1[1 ] of device APM(structure netlist)>,
       <line lnH_12 > => <wire ntH_1[2 ] of device APM(structure netlist)>,
       <line lnH_13 > => <wire ntH_1[3 ] of device APM(structure netlist)>,
       <line lnH_14 > => <wire ntH_1[4 ] of device APM(structure netlist)>,
       <line lnH_15 > => <wire ntH_1[5 ] of device APM(structure netlist)>,
       <line lnH_16 > => <wire ntH_1[6 ] of device APM(structure netlist)>,
       <line lnH_17 > => <wire ntH_1[7 ] of device APM(structure netlist)>,
       <line lnH_18 > => <wire ntH_1[8 ] of device APM(structure netlist)>,
       <line lnH_19 > => <wire ntH_1[9 ] of device APM(structure netlist)>,
       <line lnH_110> => <wire ntH_1[10] of device APM(structure netlist)>,
       <line lnH_111> => <wire ntH_1[11] of device APM(structure netlist)>,
       <line lnH_112> => <wire ntH_1[12] of device APM(structure netlist)>,
       <line lnH_113> => <wire ntH_1[13] of device APM(structure netlist)>,
       <line lnH_114> => <wire ntH_1[14] of device APM(structure netlist)>,
       <line lnH_115> => <wire ntH_1[15] of device APM(structure netlist)>,
       <line lnH_116> => <wire ntH_1[16] of device APM(structure netlist)>,
       <line lnH_117> => <wire ntH_1[17] of device APM(structure netlist)>,
       <line lnH_118> => <wire ntH_1[18] of device APM(structure netlist)>,
       <line lnH_119> => <wire ntH_1[19] of device APM(structure netlist)>,
       <line lnH_120> => <wire ntH_1[20] of device APM(structure netlist)>,
       <line lnH_121> => <wire ntH_1[21] of device APM(structure netlist)>,
       <line lnH_122> => <wire ntH_1[22] of device APM(structure netlist)>,
       <line lnH_123> => <wire ntH_1[23] of device APM(structure netlist)>,
       <line lnH_124> => <wire ntH_1[24] of device APM(structure netlist)>,

        <line lnY_10 > => <wire ntY_1[0 ] of device APM(structure netlist)>,
        <line lnY_11 > => <wire ntY_1[1 ] of device APM(structure netlist)>,
        <line lnY_12 > => <wire ntY_1[2 ] of device APM(structure netlist)>,
        <line lnY_13 > => <wire ntY_1[3 ] of device APM(structure netlist)>,
        <line lnY_14 > => <wire ntY_1[4 ] of device APM(structure netlist)>,
        <line lnY_15 > => <wire ntY_1[5 ] of device APM(structure netlist)>,
        <line lnY_16 > => <wire ntY_1[6 ] of device APM(structure netlist)>,
        <line lnY_17 > => <wire ntY_1[7 ] of device APM(structure netlist)>,
        <line lnY_18 > => <wire ntY_1[8 ] of device APM(structure netlist)>,
        <line lnY_19 > => <wire ntY_1[9 ] of device APM(structure netlist)>,
        <line lnY_110> => <wire ntY_1[10] of device APM(structure netlist)>,
        <line lnY_111> => <wire ntY_1[11] of device APM(structure netlist)>,
        <line lnY_112> => <wire ntY_1[12] of device APM(structure netlist)>,
        <line lnY_113> => <wire ntY_1[13] of device APM(structure netlist)>,
        <line lnY_114> => <wire ntY_1[14] of device APM(structure netlist)>,
        <line lnY_115> => <wire ntY_1[15] of device APM(structure netlist)>,
        <line lnY_116> => <wire ntY_1[16] of device APM(structure netlist)>,
        <line lnY_117> => <wire ntY_1[17] of device APM(structure netlist)>,
        
        
        <line lnZ_10 > => <wire ntZ_1[0 ] of device APM(structure netlist)>,
        <line lnZ_11 > => <wire ntZ_1[1 ] of device APM(structure netlist)>,
        <line lnZ_12 > => <wire ntZ_1[2 ] of device APM(structure netlist)>,
        <line lnZ_13 > => <wire ntZ_1[3 ] of device APM(structure netlist)>,
        <line lnZ_14 > => <wire ntZ_1[4 ] of device APM(structure netlist)>,
        <line lnZ_15 > => <wire ntZ_1[5 ] of device APM(structure netlist)>,
        <line lnZ_16 > => <wire ntZ_1[6 ] of device APM(structure netlist)>,
        <line lnZ_17 > => <wire ntZ_1[7 ] of device APM(structure netlist)>,
        <line lnZ_18 > => <wire ntZ_1[8 ] of device APM(structure netlist)>,
        <line lnZ_19 > => <wire ntZ_1[9 ] of device APM(structure netlist)>,
        <line lnZ_110> => <wire ntZ_1[10] of device APM(structure netlist)>,
        <line lnZ_111> => <wire ntZ_1[11] of device APM(structure netlist)>,
        <line lnZ_112> => <wire ntZ_1[12] of device APM(structure netlist)>,
        <line lnZ_113> => <wire ntZ_1[13] of device APM(structure netlist)>,
        <line lnZ_114> => <wire ntZ_1[14] of device APM(structure netlist)>,
        <line lnZ_115> => <wire ntZ_1[15] of device APM(structure netlist)>,
        <line lnZ_116> => <wire ntZ_1[16] of device APM(structure netlist)>,
        <line lnZ_117> => <wire ntZ_1[17] of device APM(structure netlist)>,
        <line lnZ_118> => <wire ntZ_1[18] of device APM(structure netlist)>,
        <line lnZ_119> => <wire ntZ_1[19] of device APM(structure netlist)>,
        <line lnZ_120> => <wire ntZ_1[20] of device APM(structure netlist)>,
        <line lnZ_121> => <wire ntZ_1[21] of device APM(structure netlist)>,
        <line lnZ_122> => <wire ntZ_1[22] of device APM(structure netlist)>,
        <line lnZ_123> => <wire ntZ_1[23] of device APM(structure netlist)>,
        <line lnZ_124> => <wire ntZ_1[24] of device APM(structure netlist)>,
        <line lnZ_125> => <wire ntZ_1[25] of device APM(structure netlist)>,
        <line lnZ_126> => <wire ntZ_1[26] of device APM(structure netlist)>,
        <line lnZ_127> => <wire ntZ_1[27] of device APM(structure netlist)>,
        <line lnZ_128> => <wire ntZ_1[28] of device APM(structure netlist)>,
        <line lnZ_129> => <wire ntZ_1[29] of device APM(structure netlist)>,
        <line lnZ_130> => <wire ntZ_1[30] of device APM(structure netlist)>,
        <line lnZ_131> => <wire ntZ_1[31] of device APM(structure netlist)>,
        <line lnZ_132> => <wire ntZ_1[32] of device APM(structure netlist)>,
        <line lnZ_133> => <wire ntZ_1[33] of device APM(structure netlist)>,
        <line lnZ_134> => <wire ntZ_1[34] of device APM(structure netlist)>,
        <line lnZ_135> => <wire ntZ_1[35] of device APM(structure netlist)>,
        <line lnZ_136> => <wire ntZ_1[36] of device APM(structure netlist)>,
        <line lnZ_137> => <wire ntZ_1[37] of device APM(structure netlist)>,
        <line lnZ_138> => <wire ntZ_1[38] of device APM(structure netlist)>,
        <line lnZ_139> => <wire ntZ_1[39] of device APM(structure netlist)>,
        <line lnZ_140> => <wire ntZ_1[40] of device APM(structure netlist)>,
        <line lnZ_141> => <wire ntZ_1[41] of device APM(structure netlist)>,
        <line lnZ_142> => <wire ntZ_1[42] of device APM(structure netlist)>,
        <line lnZ_143> => <wire ntZ_1[43] of device APM(structure netlist)>,
        <line lnZ_144> => <wire ntZ_1[44] of device APM(structure netlist)>,
        <line lnZ_145> => <wire ntZ_1[45] of device APM(structure netlist)>,
        <line lnZ_146> => <wire ntZ_1[46] of device APM(structure netlist)>,
        <line lnZ_147> => <wire ntZ_1[47] of device APM(structure netlist)>,

        <line lnMODEY_10 > => <wire ntMODEY_1[0 ] of device APM(structure netlist)>,
        <line lnMODEY_11 > => <wire ntMODEY_1[1 ] of device APM(structure netlist)>,
        <line lnMODEY_12 > => <wire ntMODEY_1[2 ] of device APM(structure netlist)>,
        
        <line lnMODEZ_10 > => <wire ntMODEZ_1[0 ] of device APM(structure netlist)>,
        <line lnMODEZ_11 > => <wire ntMODEZ_1[1 ] of device APM(structure netlist)>,
        <line lnMODEZ_12 > => <wire ntMODEZ_1[2 ] of device APM(structure netlist)>,
        <line lnMODEZ_13 > => <wire ntMODEZ_1[3 ] of device APM(structure netlist)>, 

        <line lnINCTRL_10 > => <wire ntINCTRL_1[0 ] of device APM(structure netlist)>,
        <line lnINCTRL_11 > => <wire ntINCTRL_1[1 ] of device APM(structure netlist)>,
        <line lnINCTRL_12 > => <wire ntINCTRL_1[2 ] of device APM(structure netlist)>,
        <line lnINCTRL_13 > => <wire ntINCTRL_1[3 ] of device APM(structure netlist)>,  
        <line lnINCTRL_14 > => <wire ntINCTRL_1[4 ] of device APM(structure netlist)>,
        
        <line lnCLK_1> => <wire ntCLK_1 of device APM (structure netlist)>,         
        <line lnRST_X_1> => <wire ntRST_X_1 of device APM (structure netlist)>,                         
        <line lnCE_X1_1> => <wire ntCE_X1_1 of device APM (structure netlist)>, 
        <line lnCE_X2_1> => <wire ntCE_X2_1 of device APM (structure netlist)>,         
        <line lnCE_X3_1> => <wire ntCE_X3_1 of device APM (structure netlist)>,                         
        <line lnRST_H_1> => <wire ntRST_H_1 of device APM (structure netlist)>, 
        <line lnCE_H_1> => <wire ntCE_H_1 of device APM (structure netlist)>,         
        <line lnRST_Y_1> => <wire ntRST_Y_1 of device APM (structure netlist)>,                         
        <line lnCE_Y1_1> => <wire ntCE_Y1_1 of device APM (structure netlist)>, 
        <line lnCE_Y2_1> => <wire ntCE_Y2_1 of device APM (structure netlist)>,         
        <line lnRST_Z_1> => <wire ntRST_Z_1 of device APM (structure netlist)>,                         
        <line lnCE_Z_1> => <wire ntCE_Z_1 of device APM (structure netlist)>,                         
 
        <line lnRST_PRE_1> => <wire ntRST_PRE_1 of device APM (structure netlist)>,         
        <line lnCE_PRE_1> => <wire ntCE_PRE_1 of device APM (structure netlist)>,                         
        <line lnRST_M_1> => <wire ntRST_M_1 of device APM (structure netlist)>, 
        <line lnCE_M_1> => <wire ntCE_M_1 of device APM (structure netlist)>,         
        <line lnRST_P_1> => <wire ntRST_P_1 of device APM (structure netlist)>,                         
        <line lnCE_P_1> => <wire ntCE_P_1 of device APM (structure netlist)>,
         
        <line lnRST_MODEY_1> => <wire ntRST_MODEY_1 of device APM (structure netlist)>,         
        <line lnCE_MODEY_1> => <wire ntCE_MODEY_1 of device APM (structure netlist)>,                         
        <line lnRST_MODEZ_1> => <wire ntRST_MODEZ_1 of device APM (structure netlist)>, 
        <line lnCE_MODEZ_1> => <wire ntCE_MODEZ_1 of device APM (structure netlist)>,         
        <line lnRST_INCTRL_1> => <wire ntRST_INCTRL_1 of device APM (structure netlist)>,                         
        <line lnCE_INCTRL_1> => <wire ntCE_INCTRL_1 of device APM (structure netlist)>,
  
        <line lnTEST_CLK_1> => <wire ntTEST_CLK_1 of device APM (structure netlist)>,                                                    
  

        <line lnTEST_SE0_N_1> => <wire ntTEST_SE0_N_1 of device APM(structure netlist)>, 
        <line lnTEST_RST0_N_1> => <wire ntTEST_RST0_N_1 of device APM(structure netlist)>,                         
        <line lnTEST_SI1_1> => <wire ntTEST_SI1_1 of device APM (structure netlist)>,
        <line lnTEST_SI0_1> => <wire ntTEST_SI0_1 of device APM (structure netlist)>,
        <line lnTEST_SO1_1> => <wire ntTEST_SO1_1 of device APM (structure netlist)>,
        <line lnTEST_SO0_1> => <wire ntTEST_SO0_1 of device APM (structure netlist)>  
    );

}; // end of symbol fpsym of APM

/*******************************************************************************

  Device    [APM]

  Author    [xuyongji]

  Abstract  [The floorplan view for APM. This schematic view is solely used in
             floorplan editor]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of APM // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    // The bounding box
    generate ( 140 # 300*5 );
    device APM_CORE ( symbol fpsym_u ) XAPM_CORE_U
        @[20,100];
        
    device APM_CORE ( symbol fpsym_d ) XAPM_CORE_D
        @[20, 800];              
                        

    map 
    (
        <instance XAPM_CORE_D>        => <instance XAPM_CORE_D       of device APM (structure fp_struct)> ,
        <instance XAPM_CORE_U>        => <instance XAPM_CORE_U       of device APM (structure fp_struct)>                      
    );
}; // end of schematic floorplan_view of APM

