#LyX 2.3 created this file. For more info see http://www.lyx.org/
\lyxformat 544
\begin_document
\begin_header
\save_transient_properties true
\origin unavailable
\textclass report
\begin_preamble
\pagenumbering{roman}
\usepackage{cite}
\usepackage[nottoc,notlof,notlot]{tocbibind}
\AtBeginDocument{\def\nomname{List of Abbreviations}}
\renewcommand{\nomgroup}[1]{%
\ifthenelse{\equal{#1}{A}}{\item[\textbf{Abbreviations}]}{%
\ifthenelse{\equal{#1}{B}}{\item[\textbf{Symbols}]}{%
\ifthenelse{\equal{#1}{C}}{\item[\textbf{Subscripts}]}
{}
}% matches Subscripts
}% matches Symbols
}% matches Abbreviations
\usepackage{algorithm,algpseudocode}
\end_preamble
\use_default_options true
\begin_modules
subequations
\end_modules
\maintain_unincluded_children false
\language english
\language_package default
\inputencoding auto
\fontencoding global
\font_roman "default" "default"
\font_sans "default" "default"
\font_typewriter "default" "default"
\font_math "auto" "auto"
\font_default_family default
\use_non_tex_fonts false
\font_sc false
\font_osf false
\font_sf_scale 100 100
\font_tt_scale 100 100
\use_microtype false
\use_dash_ligatures true
\graphics default
\default_output_format default
\output_sync 0
\bibtex_command default
\index_command default
\paperfontsize default
\spacing single
\use_hyperref true
\pdf_bookmarks true
\pdf_bookmarksnumbered false
\pdf_bookmarksopen false
\pdf_bookmarksopenlevel 1
\pdf_breaklinks false
\pdf_pdfborder true
\pdf_colorlinks false
\pdf_backref false
\pdf_pdfusetitle true
\papersize a4paper
\use_geometry true
\use_package amsmath 1
\use_package amssymb 1
\use_package cancel 1
\use_package esint 1
\use_package mathdots 1
\use_package mathtools 1
\use_package mhchem 1
\use_package stackrel 1
\use_package stmaryrd 1
\use_package undertilde 1
\cite_engine basic
\cite_engine_type default
\biblio_style plain
\use_bibtopic false
\use_indices false
\paperorientation portrait
\suppress_date false
\justification true
\use_refstyle 1
\use_minted 0
\index Index
\shortcut idx
\color #008000
\end_index
\leftmargin 1.5in
\topmargin 1in
\rightmargin 1in
\bottommargin 1in
\secnumdepth 3
\tocdepth 3
\paragraph_separation indent
\paragraph_indentation default
\is_math_indent 0
\math_numbering_side default
\quotes_style english
\dynamic_quotes 0
\papercolumns 1
\papersides 2
\paperpagestyle default
\tracking_changes false
\output_changes false
\html_math_output 0
\html_css_as_file 0
\html_be_strict false
\end_header

\begin_body

\begin_layout Title
RDMA over Converged Ethernet
\end_layout

\begin_layout Author
Sherif Badran, Rami Rasheedi, Zeyad Madbouly, et al.
\begin_inset Newline newline
\end_inset

Computer and Systems Department
\begin_inset Newline newline
\end_inset

Faculty of Engineering, Ain Shams University
\begin_inset Newline newline
\end_inset

Cairo, Egypt
\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\align center
\begin_inset Graphics
	filename images/ASU FOE LOGO.png
	lyxscale 10
	scale 10

\end_inset


\end_layout

\begin_layout Standard
\align center
Ain Shams University, Faculty of Engineering
\end_layout

\begin_layout Standard
\align center
Electronics and Communications Engineering Department
\end_layout

\begin_layout Standard
\align center
Cairo, Egypt
\end_layout

\begin_layout Standard
\begin_inset VSpace vfill
\end_inset


\end_layout

\begin_layout Standard
\align center

\series bold
\size larger
RDMA over Converged Ethernet
\end_layout

\begin_layout Standard
\align center

\size large
A Report Submitted in Partial Fulfillment of the Requirements of the Degree
 of Bachelor of Science in Electronics and Communications Engineering 
\series bold

\begin_inset VSpace vfill
\end_inset


\end_layout

\begin_layout Standard
\align center
By
\end_layout

\begin_layout Standard
\align center
\begin_inset Tabular
<lyxtabular version="3" rows="5" columns="2">
<features booktabs="true" tabularvalignment="middle">
<column alignment="left" valignment="top">
<column alignment="right" valignment="top">
<row>
<cell alignment="left" valignment="top" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Mohammed Hussien Mostafa
\end_layout

\end_inset
</cell>
<cell alignment="right" valignment="top" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
1601160
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Mohamed khaled Mohamed Sayed El khawas 
\end_layout

\end_inset
</cell>
<cell alignment="right" valignment="top" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
1601173
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Christine Magdy Gad El-Rab Samuel 
\end_layout

\end_inset
</cell>
<cell alignment="right" valignment="top" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
16E0129
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Martina Fadi Fouad farag 
\end_layout

\end_inset
</cell>
<cell alignment="right" valignment="top" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
1601053
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Maryham melad Gerges Michael 
\end_layout

\end_inset
</cell>
<cell alignment="right" valignment="top" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
1601075
\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Standard
\align center
\begin_inset VSpace vfill
\end_inset


\end_layout

\begin_layout Standard
\align center
Supervised by
\end_layout

\begin_layout Standard
\align center

\series bold
Prof.
 Dr.
 Victor Goraldiz
\end_layout

\begin_layout Standard
\align center
Cairo 2021
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
thispagestyle{empty}
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Chapter*
Declaration
\end_layout

\begin_layout Standard
We hereby certify that this project submitted as part of our partial fulfillment
 of BSc in Electronics and Communications Engineering is entirely our own
 work, that we have exercised reasonable care to ensure its originality,
 and does not to the best of our knowledge breach any copyrighted materials,
 and have not been taken from the work of others and to the extent that
 such work has been cited and acknowledged within the text of our work.
\end_layout

\begin_layout Standard
Signed
\end_layout

\begin_layout Standard
\align center
\begin_inset Tabular
<lyxtabular version="3" rows="6" columns="2">
<features booktabs="true" tabularvalignment="middle">
<column alignment="left" valignment="top" width="0pt">
<column alignment="center" valignment="top" width="3cm">
<row>
<cell alignment="left" valignment="top" topline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Name
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Signature
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Mohammed Hussien Mostafa
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Mohamed khaled Mohamed Sayed El khawas 
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Christine Magdy Gad El-Rab Samuel 
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Martina Fadi Fouad farag 
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" bottomline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\series bold
Maryham melad Gerges Michael 
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" bottomline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Standard
Date: Day of 24
\begin_inset script superscript

\begin_layout Plain Layout
th
\end_layout

\end_inset

 of July, in the year 2021.
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
thispagestyle{empty}
\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Chapter*
Acknowledgments
\end_layout

\begin_layout Standard
Thank and acknowledge your advisor, family and friends.
\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
thispagestyle{empty}
\end_layout

\end_inset


\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Abstract
Nowadays, data have become a crucial aspect of all evolving computer technologie
s.
 That’s why owning data and knowing how to use it efficiently has become
 a key of success to any enterprise.
 Not only is data a crucial aspect of our modern life, but also the speed
 at which applications are running and data can be accessed has a significant
 impact as well.
 However, massive amounts of data that need to be analyzed, processed, shared,
 transferred, monitored and accessed (Big data/parallel computing/Cloud
 computing) have led to very high work load on data centers and systems.
 This has led to slower processing speeds and increased latency in response
 to user requests or operations running.
 In addition, the high availability requirement of any database has become
 exceedingly important and backup systems are taken into consideration from
 the very beginning at the phase of designing the system to ensure no or
 minimum down time and continuous functionality.
 
\end_layout

\begin_layout Abstract
Our project proposes a methodology to tackle the above problems where applicatio
ns can directly access the memory and perform I/O operations without CPU
 interference through DMA directly.
 Hence, minimizing latency and maximizing the CPU processing speed.
 
\end_layout

\begin_layout Abstract
RDMA allows direct access of memory of one computer into the other’s memory
 without involving any OS.
 This is very useful nowadays in the distributed systems where individual
 computers are connected together and are communicating together easily
 to facilitate efficient data transfer and parallel processing and resource
 sharing to appear as one integrated system.
\end_layout

\begin_layout Abstract
There are various RDMA protocols such as RoCE V.1 and RoCE V.2 and IWARP.
 Ethernet is an alternative RDMA offering that is more complex and unable
 to achieve the same level of performance as RoCE-based solutions.
\end_layout

\begin_layout Abstract
However, in our project, we have implemented RoCE V.1.
 RoCE is a network protocol which allows accessing memory directly over
 an Ethernet network.
 This is done through the encapsulation of IB transport packet over Ethernet.
 
\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset CommandInset toc
LatexCommand tableofcontents

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset FloatList figure

\end_inset


\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset FloatList table

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset FloatList algorithm

\end_inset


\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset CommandInset nomencl_print
LatexCommand printnomenclature
set_width "custom"
width "3cm"

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Newpage newpage
\end_inset


\end_layout

\begin_layout Standard
\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "RDMA"
description "Remote Direct Memory Access"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "RoCE"
description "RDMA over Converged Ethernet"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "iWARP"
description "Internet wide-Area Network"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "NIC"
description "Network Interface Card"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "HCA"
description "Host Channel Adapter"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "API"
description "Apllication Programming Interface"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "QP"
description "Queue Pair"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "WOE"
description "Work Queue Element"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "CQE"
description "Completion Queue Element"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "HPC"
description "High Performance Computing"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "IETF"
description "Internet Engineering Task Force"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "RoCE V.1"
description "RDMA over Converged Ethernet version 1"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "RoCE V.2"
description "Routable RoCE"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "CPU"
description "Central Processing Unit"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "OS"
description "Operating System"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "RLDP"
description "Row Locality based Drain Plicy"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "DRAM"
description "Dynamic Random Access Memory"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "FCFS"
description "First come, First served"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "FR-FCFS"
description "First ready-First come, First served"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "LWM"
description "Low watermark"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "HWM"
description "High watermark"
literal "false"

\end_inset


\begin_inset CommandInset nomenclature
LatexCommand nomenclature
prefix "A"
symbol "DDR"
description "Double Data Rate"
literal "false"

\end_inset


\end_layout

\begin_layout Standard
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
pagenumbering{arabic}
\end_layout

\begin_layout Plain Layout


\backslash
setcounter{page}{1}
\end_layout

\end_inset


\end_layout

\begin_layout Chapter
Introduction
\end_layout

\begin_layout Section
Introduction
\end_layout

\begin_layout Section
Problem Statement
\end_layout

\begin_layout Section
Objective
\end_layout

\begin_layout Section
Outline
\end_layout

\begin_layout Standard
\begin_inset Float algorithm
wide false
sideways false
status open

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Anything
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset ERT
status open

\begin_layout Plain Layout


\backslash
begin{algorithmic}[1]
\end_layout

\begin_layout Plain Layout


\backslash
Require{$
\backslash
rho 
\backslash
geq 1$}
\end_layout

\begin_layout Plain Layout


\backslash
Ensure{$X_k$}
\end_layout

\begin_layout Plain Layout


\backslash
While{not converged}
\end_layout

\begin_layout Plain Layout


\backslash
State{Solve $X_{k+1}=
\backslash
min_{X} L(X,Y_k, 
\backslash
mu_k)$}
\end_layout

\begin_layout Plain Layout


\backslash
State{$Y_{k+1}=Y_k+
\backslash
mu_k h(X_{k+1})$}
\end_layout

\begin_layout Plain Layout


\backslash
State{$
\backslash
mu_{k+1}=
\backslash
rho 
\backslash
mu_k$}
\end_layout

\begin_layout Plain Layout


\backslash
EndWhile
\end_layout

\begin_layout Plain Layout


\backslash
end{algorithmic}
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Chapter
Introduction to Virtual PCIe
\end_layout

\begin_layout Chapter
Linux Kernel
\end_layout

\begin_layout Chapter
Introduction to Memory systems
\end_layout

\begin_layout Chapter
DDR5 Memory New Features
\end_layout

\begin_layout Chapter
DDR5 Controller Architecture
\end_layout

\begin_layout Section
Front-end 
\end_layout

\begin_layout Section
Back-end
\end_layout

\begin_layout Chapter
DDR5 Controller Specifications
\end_layout

\begin_layout Section
Address Mapping Scheme
\end_layout

\begin_layout Section
Memory requests scheduling
\end_layout

\begin_layout Standard
DRAM is the most commonly used technology for building memory systems.
 However, it has been a main performance bottleneck for modern computer
 systems.
 Hence, many request scheduling algorithms are designed in order to reduce
 latency and exploit maximum row buffer locality.
 Exploiting row buffer locality in DRAM is a main key characteristic while
 designing proper scheduling algorithm for application needs.
 DRAM architecture is segmented into multiple banks to support concurrent
 accesses.
 Each DRAM bank consists of rows and columns of DRAM cells.
 Each bank is accessible with a row buffer, accessing it is faster than
 accessing different row in the same bank
\begin_inset CommandInset citation
LatexCommand cite
key "RLDP"
literal "false"

\end_inset

.
\end_layout

\begin_layout Standard
We will discuss the main scheduling algorithms we studied during designing
 phase:
\end_layout

\begin_layout Enumerate
FCFS 
\end_layout

\begin_layout Enumerate
FR-FCFS
\end_layout

\begin_layout Enumerate
RLDP 
\end_layout

\begin_layout Enumerate
Thread-Fair Request Reordering
\end_layout

\begin_layout Subsection
FCFS 
\end_layout

\begin_layout Section
Arbitration Flow
\end_layout

\begin_layout Subsection
hi
\end_layout

\begin_layout Standard
Our proposed controller arbitration criteria aims to exploit maximum concurrent
 processess supported by DDR5 bank groups technology, thus, our arbiter
 is aiming to grant access to controller data path to new bank groups if
 there are ready requests in it, Hence, exploiting maximum available concurrent
 accessing into a DDR5 chip.
\end_layout

\begin_layout Standard
Choosing suitable arbitration sequence is so critical in order to increase
 or performance.
 
\end_layout

\begin_layout Standard
There are three timing constrains we should take into consideration in the
 new DDR5 technology:
\end_layout

\begin_layout Itemize
Short access timing between two different bank groups:
\end_layout

\begin_layout Standard
Arbiter must take in consideration this constrain, whatever the current
 group is, arbiter should select new different group to drain from.
\end_layout

\begin_layout Itemize
Long access timing between two different banks in the same bank group and
 worst access timing between different rows in same bank:
\end_layout

\begin_layout Standard
Arbiter should choose different banks in same group before trying to give
 access to same last bank in order to avoid row conflicts as possible.
\end_layout

\begin_layout Subsection
Block Diagram
\end_layout

\begin_layout Standard
hi iam block diagram
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status open

\begin_layout Plain Layout
\noindent
\align center
\begin_inset Graphics
	filename images/Arbiter_block_diagram.jpg
	lyxscale 15
	scale 15
	BoundingBox 0bp 0bp 2241bp 783bp

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset Caption Standard

\begin_layout Plain Layout
Arbiter block diagram
\end_layout

\end_inset


\end_layout

\begin_layout Plain Layout

\end_layout

\end_inset


\end_layout

\begin_layout Chapter
Emulation Results
\begin_inset CommandInset citation
LatexCommand cite
key "Memorysystems,hdlchipdesign"
literal "false"

\end_inset


\begin_inset CommandInset citation
LatexCommand cite
key "mauerer2010professional"
literal "false"

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Tabular
<lyxtabular version="3" rows="5" columns="6">
<features tabularvalignment="middle">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<column alignment="center" valignment="top">
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
edgdf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gfgf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
fgfgfg
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
dfgd
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
dfgf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
fgdggfgdg
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
fgf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gfgf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gfgf
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
fg
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gf
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
fgf
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
gfg
\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="center" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Chapter
Conclusions and Future Work
\end_layout

\begin_layout Standard
\begin_inset CommandInset bibtex
LatexCommand bibtex
btprint "btPrintCited"
bibfiles "Bibtex/generic_database"
options "IEEEtran"

\end_inset


\end_layout

\begin_layout Chapter
\start_of_appendix
First Appendix
\end_layout

\begin_layout Chapter
Second Appendix
\end_layout

\end_body
\end_document
