#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Aug  2 20:18:54 2017
# Process ID: 5568
# Current directory: /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0.dcp' for cell 'design_1_i/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_0/design_1_sobel_0_0.dcp' for cell 'design_1_i/sobel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_1_0/design_1_sobel_1_0.dcp' for cell 'design_1_i/sobel_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_2_0/design_1_sobel_2_0.dcp' for cell 'design_1_i/sobel_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_3_0/design_1_sobel_3_0.dcp' for cell 'design_1_i/sobel_3'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp' for cell 'design_1_i/axi_mem_intercon/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp' for cell 'design_1_i/axi_mem_intercon/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp' for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4.dcp' for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5.dcp' for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6.dcp' for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7.dcp' for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.139980 which will be rounded to 0.140 to ensure it is an integer multiple of 1 picosecond [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_250M/U0'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0.xdc] for cell 'design_1_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0.xdc] for cell 'design_1_i/rst_ps7_0_250M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_0_0/design_1_sobel_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_250M_0/design_1_rst_ps7_0_250M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_1_0/design_1_sobel_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_2_0/design_1_sobel_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_sobel_3_0/design_1_sobel_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7.dcp'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s05_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_6/design_1_auto_us_6_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s06_couplers/auto_us/inst'
Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
Finished Parsing XDC File [/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.srcs/sources_1/bd/design_1/ip/design_1_auto_us_7/design_1_auto_us_7_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.395 ; gain = 462.406 ; free physical = 2147 ; free virtual = 8525
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1501.410 ; gain = 41.016 ; free physical = 2139 ; free virtual = 8518
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c5e01172

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14075f433

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1676 ; free virtual = 8070

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 48 inverter(s) to 87 load pin(s).
INFO: [Opt 31-10] Eliminated 5304 cells.
Phase 2 Constant propagation | Checksum: 146c67cfb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1667 ; free virtual = 8062

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 9217 unconnected nets.
INFO: [Opt 31-11] Eliminated 4275 unconnected cells.
Phase 3 Sweep | Checksum: 13cb7016c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1666 ; free virtual = 8061

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 142dc8550

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1666 ; free virtual = 8061

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1666 ; free virtual = 8061
Ending Logic Optimization Task | Checksum: 142dc8550

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2009.902 ; gain = 0.000 ; free physical = 1666 ; free virtual = 8061

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 136 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 8 Total Ports: 272
Ending PowerOpt Patch Enables Task | Checksum: 116d06309

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1182 ; free virtual = 7583
Ending Power Optimization Task | Checksum: 116d06309

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2559.066 ; gain = 549.164 ; free physical = 1182 ; free virtual = 7583
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2559.066 ; gain = 1098.672 ; free physical = 1182 ; free virtual = 7583
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1179 ; free virtual = 7584
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1168 ; free virtual = 7582
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1164 ; free virtual = 7580
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1164 ; free virtual = 7581
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7565

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb29d49c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1139 ; free virtual = 7558

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 13a6b9eb6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7550

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 13a6b9eb6

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7550
Phase 1 Placer Initialization | Checksum: 13a6b9eb6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1128 ; free virtual = 7550

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11409c400

Time (s): cpu = 00:03:35 ; elapsed = 00:01:44 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7530

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11409c400

Time (s): cpu = 00:03:37 ; elapsed = 00:01:45 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7530

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20ecded37

Time (s): cpu = 00:04:03 ; elapsed = 00:01:56 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1107 ; free virtual = 7530

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9cb5883

Time (s): cpu = 00:04:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1107 ; free virtual = 7530

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22975b288

Time (s): cpu = 00:04:05 ; elapsed = 00:01:57 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1107 ; free virtual = 7530

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 27ca06a01

Time (s): cpu = 00:04:12 ; elapsed = 00:02:00 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1106 ; free virtual = 7530

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1feb0ee26

Time (s): cpu = 00:04:30 ; elapsed = 00:02:17 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1105 ; free virtual = 7528

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: f6691c21

Time (s): cpu = 00:05:04 ; elapsed = 00:02:49 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7525

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bb034979

Time (s): cpu = 00:05:07 ; elapsed = 00:02:51 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7525

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 20afbbc36

Time (s): cpu = 00:05:08 ; elapsed = 00:02:52 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7525

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ffeef7f7

Time (s): cpu = 00:05:25 ; elapsed = 00:03:01 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1087 ; free virtual = 7524
Phase 3 Detail Placement | Checksum: 1ffeef7f7

Time (s): cpu = 00:05:27 ; elapsed = 00:03:02 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 1082 ; free virtual = 7523

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.865. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16c1a2095

Time (s): cpu = 00:06:19 ; elapsed = 00:03:37 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 727 ; free virtual = 7498
Phase 4.1 Post Commit Optimization | Checksum: 16c1a2095

Time (s): cpu = 00:06:21 ; elapsed = 00:03:38 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 818 ; free virtual = 7501

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16c1a2095

Time (s): cpu = 00:06:22 ; elapsed = 00:03:39 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 826 ; free virtual = 7481

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16c1a2095

Time (s): cpu = 00:06:23 ; elapsed = 00:03:39 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 766 ; free virtual = 7427

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1541d9aeb

Time (s): cpu = 00:06:23 ; elapsed = 00:03:40 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 839 ; free virtual = 7499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1541d9aeb

Time (s): cpu = 00:06:24 ; elapsed = 00:03:40 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 838 ; free virtual = 7499
Ending Placer Task | Checksum: 9f667dc5

Time (s): cpu = 00:06:24 ; elapsed = 00:03:40 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 767 ; free virtual = 7430
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:36 ; elapsed = 00:03:47 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 756 ; free virtual = 7424
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 534 ; free virtual = 7423
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 449 ; free virtual = 7398
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 438 ; free virtual = 7396
report_utilization: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 422 ; free virtual = 7405
report_control_sets: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 420 ; free virtual = 7405
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6680dbe1 ConstDB: 0 ShapeSum: 38e5a1e4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 601f8f85

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 449 ; free virtual = 7478

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 601f8f85

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 448 ; free virtual = 7479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 601f8f85

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 447 ; free virtual = 7479

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 601f8f85

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 447 ; free virtual = 7479
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1198f3c28

Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 413 ; free virtual = 7444
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.562 | TNS=-23023.674| WHS=-0.326 | THS=-402.843|

Phase 2 Router Initialization | Checksum: 155cabd93

Time (s): cpu = 00:01:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 413 ; free virtual = 7444

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c02d385

Time (s): cpu = 00:03:04 ; elapsed = 00:01:11 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 478 ; free virtual = 7509

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9881
 Number of Nodes with overlaps = 710
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2b6d9ba19

Time (s): cpu = 00:05:22 ; elapsed = 00:01:52 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 443 ; free virtual = 7481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.679 | TNS=-71034.359| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 208a56f94

Time (s): cpu = 00:05:24 ; elapsed = 00:01:54 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 442 ; free virtual = 7489

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1e3d46971

Time (s): cpu = 00:05:29 ; elapsed = 00:01:58 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 410 ; free virtual = 7461
Phase 4.1.2 GlobIterForTiming | Checksum: 252cf436f

Time (s): cpu = 00:05:30 ; elapsed = 00:02:00 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 408 ; free virtual = 7459
Phase 4.1 Global Iteration 0 | Checksum: 252cf436f

Time (s): cpu = 00:05:31 ; elapsed = 00:02:00 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 401 ; free virtual = 7455

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 547
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 26fd9a328

Time (s): cpu = 00:06:29 ; elapsed = 00:02:26 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 420 ; free virtual = 7483
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.258 | TNS=-70314.359| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 117675e17

Time (s): cpu = 00:06:31 ; elapsed = 00:02:27 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 425 ; free virtual = 7488

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: c0b79de0

Time (s): cpu = 00:06:34 ; elapsed = 00:02:30 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 425 ; free virtual = 7489
Phase 4.2.2 GlobIterForTiming | Checksum: 2a687a11e

Time (s): cpu = 00:06:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 425 ; free virtual = 7488
Phase 4.2 Global Iteration 1 | Checksum: 2a687a11e

Time (s): cpu = 00:06:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 425 ; free virtual = 7488

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1eb304134

Time (s): cpu = 00:07:04 ; elapsed = 00:02:46 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.265 | TNS=-69589.711| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 20565ea73

Time (s): cpu = 00:07:04 ; elapsed = 00:02:46 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
Phase 4 Rip-up And Reroute | Checksum: 20565ea73

Time (s): cpu = 00:07:04 ; elapsed = 00:02:47 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d4363425

Time (s): cpu = 00:07:10 ; elapsed = 00:02:49 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.185 | TNS=-65822.477| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a7cc4e59

Time (s): cpu = 00:07:12 ; elapsed = 00:02:50 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7cc4e59

Time (s): cpu = 00:07:12 ; elapsed = 00:02:50 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
Phase 5 Delay and Skew Optimization | Checksum: 1a7cc4e59

Time (s): cpu = 00:07:13 ; elapsed = 00:02:50 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20226a6fc

Time (s): cpu = 00:07:19 ; elapsed = 00:02:53 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.161 | TNS=-65627.773| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18bbd557c

Time (s): cpu = 00:07:19 ; elapsed = 00:02:53 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
Phase 6 Post Hold Fix | Checksum: 18bbd557c

Time (s): cpu = 00:07:20 ; elapsed = 00:02:53 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.6184 %
  Global Horizontal Routing Utilization  = 25.9281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y26 -> INT_L_X18Y26
South Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y49 -> INT_L_X18Y49
   INT_L_X20Y48 -> INT_L_X20Y48
   INT_L_X18Y47 -> INT_L_X18Y47
   INT_R_X19Y47 -> INT_R_X19Y47
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y135 -> INT_L_X38Y135
   INT_R_X53Y129 -> INT_R_X53Y129
   INT_R_X51Y25 -> INT_R_X51Y25
   INT_L_X58Y22 -> INT_L_X58Y22
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y59 -> INT_L_X30Y59
   INT_R_X19Y49 -> INT_R_X19Y49
   INT_R_X19Y48 -> INT_R_X19Y48
   INT_L_X18Y16 -> INT_L_X18Y16
Phase 7 Route finalize | Checksum: 112347580

Time (s): cpu = 00:07:21 ; elapsed = 00:02:54 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 112347580

Time (s): cpu = 00:07:21 ; elapsed = 00:02:54 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dbcef6da

Time (s): cpu = 00:07:25 ; elapsed = 00:02:58 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.161 | TNS=-65627.773| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: dbcef6da

Time (s): cpu = 00:07:26 ; elapsed = 00:02:59 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 434 ; free virtual = 7489
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:31 ; elapsed = 00:03:00 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 433 ; free virtual = 7489

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:45 ; elapsed = 00:03:08 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 433 ; free virtual = 7489
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 328 ; free virtual = 7488
INFO: [Common 17-1381] The checkpoint '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 408 ; free virtual = 7489
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2559.066 ; gain = 0.000 ; free physical = 346 ; free virtual = 7427
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 2690.332 ; gain = 131.266 ; free physical = 170 ; free virtual = 7253
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.332 ; gain = 50.000 ; free physical = 155 ; free virtual = 7203
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2821.914 ; gain = 81.582 ; free physical = 147 ; free virtual = 7140
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: design_1_i/sobel_0/inst/sobel_XSOBEL_OUTPUT_BUS_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 84 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb (the first 15 of 84 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/nikolas/Git_Repos/CE435/lab5/Sobel_HW/sobel_proj/Sobel_hw_base_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Aug  2 20:30:20 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:01:12 . Memory (MB): peak = 3214.926 ; gain = 393.012 ; free physical = 150 ; free virtual = 6731
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 20:30:21 2017...
