/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [11:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [24:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  reg [12:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = !(celloutsig_0_10z[2] ? celloutsig_0_32z : celloutsig_0_6z);
  assign celloutsig_1_18z = !(celloutsig_1_16z ? celloutsig_1_11z[9] : celloutsig_1_1z[0]);
  assign celloutsig_1_19z = !(in_data[112] ? celloutsig_1_6z[15] : celloutsig_1_8z[2]);
  assign celloutsig_0_6z = ~celloutsig_0_0z;
  assign celloutsig_1_16z = ~celloutsig_1_4z[5];
  assign celloutsig_0_23z = ~celloutsig_0_13z[4];
  assign celloutsig_0_39z = ~((celloutsig_0_38z[3] | celloutsig_0_1z[1]) & (celloutsig_0_25z[4] | celloutsig_0_15z[2]));
  assign celloutsig_1_7z = celloutsig_1_1z[0] | celloutsig_1_1z[4];
  assign celloutsig_0_11z = celloutsig_0_1z[9] | celloutsig_0_1z[6];
  assign celloutsig_0_12z = celloutsig_0_2z[8] | in_data[13];
  assign celloutsig_0_0z = in_data[35:22] === in_data[76:63];
  assign celloutsig_0_4z = celloutsig_0_3z[6:4] === { in_data[79:78], celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[58:38] === { celloutsig_0_2z[20:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = in_data[21:18] <= { celloutsig_0_16z[4:2], celloutsig_0_12z };
  assign celloutsig_0_27z = { in_data[91:89], celloutsig_0_12z } <= celloutsig_0_3z[6:3];
  assign celloutsig_0_46z = { celloutsig_0_35z[24:7], celloutsig_0_39z, celloutsig_0_12z } < { celloutsig_0_18z[7:1], celloutsig_0_42z, celloutsig_0_21z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z } < { in_data[57:32], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_2z[18:15] < { celloutsig_0_22z[2:0], celloutsig_0_11z };
  assign celloutsig_1_2z = celloutsig_1_1z[1] & ~(in_data[118]);
  assign celloutsig_0_26z = celloutsig_0_16z[0] & ~(celloutsig_0_22z[0]);
  assign celloutsig_0_32z = celloutsig_0_1z[8] & ~(celloutsig_0_1z[3]);
  assign celloutsig_0_35z = { in_data[84:80], celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_17z } % { 1'h1, in_data[91:68] };
  assign celloutsig_0_3z = celloutsig_0_2z[18:11] % { 1'h1, in_data[31:27], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_4z[10:2], celloutsig_1_7z } % { 1'h1, celloutsig_1_5z[14:6] };
  assign celloutsig_0_1z = in_data[62:52] % { 1'h1, in_data[26:18], celloutsig_0_0z };
  assign celloutsig_0_38z = celloutsig_0_17z ? { celloutsig_0_22z[4:1], celloutsig_0_20z } : { celloutsig_0_31z[4:1], celloutsig_0_24z };
  assign celloutsig_1_4z = celloutsig_1_2z ? { in_data[172:164], celloutsig_1_3z } : { celloutsig_1_0z[7], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_7z ? in_data[145:139] : { celloutsig_1_0z[6:5], celloutsig_1_3z };
  assign celloutsig_0_7z = in_data[14] ? in_data[17:15] : { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[80:73], 1'h1, celloutsig_0_1z, 1'h1 } : { in_data[74:70], 5'h00, celloutsig_0_1z };
  assign celloutsig_0_41z = - celloutsig_0_8z;
  assign celloutsig_0_8z = - celloutsig_0_3z[6:0];
  assign celloutsig_1_1z = in_data[142:138] << celloutsig_1_0z[6:2];
  assign celloutsig_1_3z = in_data[139:135] << { in_data[140:137], celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_1z[10:3] << in_data[81:74];
  assign celloutsig_0_47z = celloutsig_0_9z[3:0] >> celloutsig_0_41z[3:0];
  assign celloutsig_0_9z = { celloutsig_0_2z[20:13], celloutsig_0_0z } >> celloutsig_0_1z[10:2];
  assign celloutsig_0_15z = celloutsig_0_1z[6:3] >> celloutsig_0_9z[5:2];
  assign celloutsig_1_5z = { in_data[185:172], celloutsig_1_1z } ^ { in_data[178:174], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_8z[4:2] ^ { celloutsig_0_9z[7], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_12z } ^ { in_data[9:7], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_9z[6:3], celloutsig_0_11z, celloutsig_0_12z } ^ { celloutsig_0_9z[8:6], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_13z[5:2], celloutsig_0_17z } ^ { celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_25z = celloutsig_0_13z[5:0] ^ { celloutsig_0_8z[6], celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_24z };
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 13'h0000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[175:163];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_16z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_16z = celloutsig_0_1z[7:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_21z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_21z = { celloutsig_0_8z[5:3], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_12z };
  always_latch
    if (clkin_data[96]) celloutsig_0_31z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_31z = celloutsig_0_13z[5:1];
  assign { celloutsig_1_6z[18:5], celloutsig_1_6z[21:19] } = { celloutsig_1_4z, in_data[116:114] } ^ { in_data[109:96], in_data[112:110] };
  assign celloutsig_1_6z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
