designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo3l
designverdefinemacro -clear
addfile C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/i2s_rx.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\RD1171\source\Verilog\i2s_rx.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/pll1.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\pll1.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/I2S_Controller.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\RD1171\source\Verilog\I2S_Controller.v ... Done
addfile C:/Users/SEC29/Desktop/i2s_iot/my_tb.v
# Adding file C:\Users\SEC29\Desktop\i2s_iot\my_tb.v ... Done
vlib C:/Users/SEC29/Desktop/i2s_iot/my_test2/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/i2s_rx.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: i2s_rx.
# $root top modules: i2s_rx.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/pll1.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Unit top modules: pll1.
# $root top modules: i2s_rx pll1.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/RD1171/source/Verilog/I2S_Controller.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller.
# $root top modules: I2S_Controller.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work C:/Users/SEC29/Desktop/i2s_iot/my_tb.v
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module I2S_Controller found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 my_tb.v : (23, 35): Implicit net declaration, symbol rst has not been declared in module I2S_Controller_tb.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module I2S_Controller_tb
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r I2S_Controller_tb -PL pmi_work -L ovi_machxo3l
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'I2S_Controller' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# vsim: Stack memory: 32MB
# vsim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 50 (27.32%) primitives and 133 (72.68%) other processes in SLP
# SLP: 352 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5480 kB (elbread=1023 elab2=4311 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:23, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
add wave *
# 17 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.1 [s]
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:25, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /I2S_Controller_tb/i_sys_rst not found in C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb.
run 6000 ns
# KERNEL: stopped at time: 6 us
# KERNEL: Warning: KERNEL_0291 Signal '/I2S_Controller_tb/left_final' has already been traced.
# 0 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:27, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
# KERNEL: stopped at time: 6 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:28, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
# KERNEL: stopped at time: 6 us
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.1 [s]
# SLP: Finished : 1.2 [s]
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:29, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
# KERNEL: stopped at time: 6 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:30, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
alog -O2 -sve   -work work $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module I2S_Controller found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Info: VCP2113 Module pll1 found in current working library.
# Info: VCP2113 Module i2s_rx found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.0 [s]
# SLP: Finished : 1.2 [s]
# SLP: 50 (28.09%) primitives and 128 (71.91%) other processes in SLP
# SLP: 351 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 1.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:30, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
run 6000 ns
# KERNEL: stopped at time: 6 us
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Error: VCP2000 my_tb.v : (44, 19): Syntax error. Unexpected token: =. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Info: VCP2876 my_tb.v : (44, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.2 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 1.3 [s]
# SLP: Finished : 2.7 [s]
# SLP: 50 (27.93%) primitives and 129 (72.07%) other processes in SLP
# SLP: 352 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 2.9 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:53, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
# 1 signal(s) traced.
run 6000 ns
# KERNEL: stopped at time: 6 us
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Info: VCP2876 my_tb.v : (44, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.8 [s]
# SLP: Finished : 0.9 [s]
# SLP: 50 (27.93%) primitives and 129 (72.07%) other processes in SLP
# SLP: 352 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  23:56, 25 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
# KERNEL: stopped at time: 6 us
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Info: VCP2876 my_tb.v : (44, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been declared in module I2S_Controller.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: I2S_Controller_tb.
# $root top modules: I2S_Controller_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.6 [s]
# SLP: Finished : 0.7 [s]
# SLP: 50 (27.93%) primitives and 129 (72.07%) other processes in SLP
# SLP: 352 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  00:01, 26 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
run 6000 ns
# KERNEL: stopped at time: 6 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'i2s_rx' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 50 (27.93%) primitives and 129 (72.07%) other processes in SLP
# SLP: 352 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5477 kB (elbread=1023 elab2=4308 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\SEC29\Desktop\i2s_iot\my_test2\src\wave.asdb
#  00:02, 26 February 2017
#  Simulation has been initialized
#  Selected Top-Level: I2S_Controller_tb (I2S_Controller_tb)
# Waveform file 'untitled.awc' connected to 'C:/Users/SEC29/Desktop/i2s_iot/my_test2/src/wave.asdb'.
alog -O2 -sve   -work work $dsn/../RD1171/source/Verilog/i2s_rx.v $dsn/../pll1.v $dsn/../RD1171/source/Verilog/I2S_Controller.v $dsn/../my_tb.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (36, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller.
# Info: VCP2876 my_tb.v : (44, 22): Implicit net declaration, symbol i_sys_rst has not been declared in module I2S_Controller_tb.
# Pass 2. Processing instantiations.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (32, 37): Implicit net declaration, symbol osc_clk has not been declared in module I2S_Controller.
# Info: VCP2876 RD1171/source/Verilog/I2S_Controller.v : (44, 15): Implicit net declaration, symbol lock has not been decla