// Seed: 3126647570
module module_0;
  wire id_2;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_6 = 32'd33,
    parameter id_7 = 32'd87
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display;
  wire id_4;
  logic [7:0] id_5;
  defparam id_6.id_7 = 1;
  assign id_2[1'b0] = id_3 == 1'b0;
  wire id_8;
  module_0();
  wire id_9 = id_5[1 : 1];
endmodule
