{
  "PL_TARGET_DENSITY_PCT": 75,
  "FP_CORE_UTIL": 8,
  "CLOCK_PERIOD": 20,
  "PL_RESIZER_SETUP_SLACK_MARGIN": 0.15,
  "GRT_RESIZER_SETUP_SLACK_MARGIN": 0.15,
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.12,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,
  "CLOCK_PORT": "clk",
  "PNR_SDC_FILE": "src/tt_soc.sdc",
  "SIGNOFF_SDC_FILE": "src/tt_soc.sdc",
  "RUN_RESIZER_TIMING": 1,
  "RUN_RESIZER_HOLD": 1,
  "REPAIR_ANTENNAS_CELL": "sky130_fd_sc_hd__diode",
  "REPAIR_ANTENNAS_PIN": "DIODE",
  "GLB_RT_ANTENNACELL": "sky130_fd_sc_hd__diode",
  "GLB_RT_ANTENNACELL_PIN": "DIODE",
  "RUN_REPAIR_ANTENNAS": 1,
  "DRT_RUN_ANTENNA_CHECK": 1,
  "DIODE_INSERTION_STRATEGY": 4,
  "REPAIR_ANTENNAS_MAX_ITERS": 50,
  "SYNTH_NO_FLAT": 1,
  "SYNTH_STRATEGY": "DELAY 4",
  "USE_SYNLIG": true,
  "VERILOG_INCLUDE_DIRS": [
    "ips/pkgs",
    "ips/prim",
    "ips/prim_opentitan",
    "ips/tlul",
    "rtl"
  ],
  "VERILOG_DEFINES": [
    "SYNTHESIS"
  ],
  "RUN_KLAYOUT_XOR": 0,
  "RUN_KLAYOUT_DRC": 0,
  "DESIGN_REPAIR_BUFFER_OUTPUT_PORTS": 0,
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,
  "FP_SIZING": "absolute",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_IO_HLENGTH": 2,
  "FP_IO_VLENGTH": 2,
  "FP_PDN_VPITCH": 38.87,
  "RUN_CTS": 1,
  "FP_PDN_MULTILAYER": 0,
  "MAGIC_DEF_LABELS": 0,
  "MAGIC_WRITE_LEF_PINONLY": 1,
  "DESIGN_NAME": "tt_um_eneadim_soc",
  "VERILOG_FILES": [
    "dir::tt_um_eneadim_soc.sv",
    "dir::../ips/pkgs/top_pkg.sv",
    "dir::../ips/prim/prim_reg_pkg.sv",
    "dir::../ips/pkgs/prim_mubi_pkg.sv",
    "dir::../ips/pkgs/prim_secded_pkg.sv",
    "dir::../ips/pkgs/prim_subreg_pkg.sv",
    "dir::../ips/pkgs/prim_util_pkg.sv",
    "dir::../ips/pkgs/tlul_pkg.sv",
    "dir::../ips/pkgs/prim_assert.sv",
    "dir::../ips/pkgs/prim_count_pkg.sv",
    "dir::../ips/pkgs/prim_flop_macros.sv",
    "dir::../ips/pkgs/prim_alert_pkg.sv",
    "dir::../ips/prim/prim_bin2gray.sv",
    "dir::../ips/prim/prim_cdc_2phase.sv",
    "dir::../ips/prim/prim_clk_div.sv",
    "dir::../ips/prim/prim_clk_gate.sv",
    "dir::../ips/prim/prim_counter.sv",
    "dir::../ips/prim/prim_deglitch.sv",
    "dir::../ips/prim/prim_edge_detect.sv",
    "dir::../ips/prim/prim_ff.sv",
    "dir::../ips/prim/prim_ff_2sync.sv",
    "dir::../ips/prim/prim_fifo.sv",
    "dir::../ips/prim/prim_gray2bin.sv",
    "dir::../ips/prim/prim_lifo.sv",
    "dir::../ips/prim/prim_lzc.sv",
    "dir::../ips/prim/prim_ram.sv",
    "dir::../ips/prim/prim_reg.sv",
    "dir::../ips/prim/prim_rom.sv",
    "dir::../ips/prim/prim_rrarbiter.sv",
    "dir::../ips/prim/prim_shreg.sv",
    "dir::../ips/prim_opentitan/prim_arbiter_ppc.sv",
    "dir::../ips/prim_opentitan/prim_cdc_rand_delay.sv",
    "dir::../ips/prim_opentitan/prim_count.sv",
    "dir::../ips/prim_opentitan/prim_fifo_async.sv",
    "dir::../ips/prim_opentitan/prim_fifo_async_simple.sv",
    "dir::../ips/prim_opentitan/prim_fifo_async_sram_adapter.sv",
    "dir::../ips/prim_opentitan/prim_fifo_sync.sv",
    "dir::../ips/prim_opentitan/prim_fifo_sync_cnt.sv",
    "dir::../ips/prim_opentitan/prim_filter.sv",
    "dir::../ips/prim_opentitan/prim_filter_ctr.sv",
    "dir::../ips/prim_opentitan/prim_buf.sv",
    "dir::../ips/prim_opentitan/prim_onehot_check.sv",
    "dir::../ips/prim_opentitan/prim_flop.sv",
    "dir::../ips/prim_opentitan/prim_flop_2sync.sv",
    "dir::../ips/prim_opentitan/prim_intr_hw.sv",
    "dir::../ips/prim_opentitan/prim_reg_cdc.sv",
    "dir::../ips/prim_opentitan/prim_reg_cdc_arb.sv",
    "dir::../ips/prim_opentitan/prim_reg_we_check.sv",
    "dir::../ips/prim_opentitan/prim_pulse_sync.sv",
    "dir::../ips/prim_opentitan/prim_secded_inv_39_32_dec.sv",
    "dir::../ips/prim_opentitan/prim_secded_inv_39_32_enc.sv",
    "dir::../ips/prim_opentitan/prim_secded_inv_64_57_dec.sv",
    "dir::../ips/prim_opentitan/prim_secded_inv_64_57_enc.sv",
    "dir::../ips/prim_opentitan/prim_diff_decode.sv",
    "dir::../ips/prim_opentitan/prim_sec_anchor_buf.sv",
    "dir::../ips/prim_opentitan/prim_sec_anchor_flop.sv",
    "dir::../ips/prim_opentitan/prim_subreg.sv",
    "dir::../ips/prim_opentitan/prim_subreg_arb.sv",
    "dir::../ips/prim_opentitan/prim_subreg_ext.sv",
    "dir::../ips/prim_opentitan/prim_sync_reqack.sv",
    "dir::../ips/prim_opentitan/prim_alert_sender.sv",
    "dir::../ips/tlul/sram2tlul.sv",
    "dir::../ips/tlul/tlul_adapter_host.sv",
    "dir::../ips/tlul/tlul_adapter_reg.sv",
    "dir::../ips/tlul/tlul_adapter_sram.sv",
    "dir::../ips/tlul/tlul_assert.sv",
    "dir::../ips/tlul/tlul_assert_multiple.sv",
    "dir::../ips/tlul/tlul_cmd_intg_chk.sv",
    "dir::../ips/tlul/tlul_cmd_intg_gen.sv",
    "dir::../ips/tlul/tlul_data_integ_dec.sv",
    "dir::../ips/tlul/tlul_data_integ_enc.sv",
    "dir::../ips/tlul/tlul_err.sv",
    "dir::../ips/tlul/tlul_err_resp.sv",
    "dir::../ips/tlul/tlul_fifo_async.sv",
    "dir::../ips/tlul/tlul_fifo_sync.sv",
    "dir::../ips/tlul/tlul_rsp_intg_chk.sv",
    "dir::../ips/tlul/tlul_rsp_intg_gen.sv",
    "dir::../ips/tlul/tlul_socket_1n.sv",
    "dir::../ips/tlul/tlul_socket_m1.sv",
    "dir::../ips/tlul/tlul_sram_byte.sv",
    "dir::gpio_reg_pkg.sv",
    "dir::pwm_reg_pkg.sv",
    "dir::rv_timer_reg_pkg.sv",
    "dir::spi_host_reg_pkg.sv",
    "dir::tl_main_pkg.sv",
    "dir::uart_reg_pkg.sv",
    "dir::gpio.sv",
    "dir::gpio_reg_top.sv",
    "dir::pwm.sv",
    "dir::pwm_chan.sv",
    "dir::pwm_core.sv",
    "dir::pwm_reg_top.sv",
    "dir::rv_timer.sv",
    "dir::rv_timer_reg_top.sv",
    "dir::spi_host.sv",
    "dir::spi_host_core.sv",
    "dir::spi_host_reg_top.sv",
    "dir::timer_core.sv",
    "dir::uart.sv",
    "dir::uart_core.sv",
    "dir::uart_host_bridge.sv",
    "dir::uart_reg_top.sv",
    "dir::uart_rx.sv",
    "dir::uart_tx.sv",
    "dir::xbar_main.sv",
    "dir::soc.sv"
  ],
  "DIE_AREA": "0 0 1378.16 225.76",
  "FP_DEF_TEMPLATE": "dir::../tt/tech/sky130A/def/tt_block_8x2_pg.def",
  "VDD_PIN": "VPWR",
  "GND_PIN": "VGND",
  "RT_MAX_LAYER": "met4"
}