static void xgene_enet_wr_csr(struct xgene_enet_pdata *pdata,\r\nu32 offset, u32 val)\r\n{\r\nvoid __iomem *addr = pdata->eth_csr_addr + offset;\r\niowrite32(val, addr);\r\n}\r\nstatic void xgene_enet_wr_ring_if(struct xgene_enet_pdata *pdata,\r\nu32 offset, u32 val)\r\n{\r\nvoid __iomem *addr = pdata->eth_ring_if_addr + offset;\r\niowrite32(val, addr);\r\n}\r\nstatic void xgene_enet_wr_diag_csr(struct xgene_enet_pdata *pdata,\r\nu32 offset, u32 val)\r\n{\r\nvoid __iomem *addr = pdata->eth_diag_csr_addr + offset;\r\niowrite32(val, addr);\r\n}\r\nstatic bool xgene_enet_wr_indirect(void __iomem *addr, void __iomem *wr,\r\nvoid __iomem *cmd, void __iomem *cmd_done,\r\nu32 wr_addr, u32 wr_data)\r\n{\r\nu32 done;\r\nu8 wait = 10;\r\niowrite32(wr_addr, addr);\r\niowrite32(wr_data, wr);\r\niowrite32(XGENE_ENET_WR_CMD, cmd);\r\nwhile (!(done = ioread32(cmd_done)) && wait--)\r\nudelay(1);\r\nif (!done)\r\nreturn false;\r\niowrite32(0, cmd);\r\nreturn true;\r\n}\r\nstatic void xgene_enet_wr_mac(struct xgene_enet_pdata *pdata,\r\nu32 wr_addr, u32 wr_data)\r\n{\r\nvoid __iomem *addr, *wr, *cmd, *cmd_done;\r\naddr = pdata->mcx_mac_addr + MAC_ADDR_REG_OFFSET;\r\nwr = pdata->mcx_mac_addr + MAC_WRITE_REG_OFFSET;\r\ncmd = pdata->mcx_mac_addr + MAC_COMMAND_REG_OFFSET;\r\ncmd_done = pdata->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET;\r\nif (!xgene_enet_wr_indirect(addr, wr, cmd, cmd_done, wr_addr, wr_data))\r\nnetdev_err(pdata->ndev, "MCX mac write failed, addr: %04x\n",\r\nwr_addr);\r\n}\r\nstatic void xgene_enet_rd_csr(struct xgene_enet_pdata *pdata,\r\nu32 offset, u32 *val)\r\n{\r\nvoid __iomem *addr = pdata->eth_csr_addr + offset;\r\n*val = ioread32(addr);\r\n}\r\nstatic void xgene_enet_rd_diag_csr(struct xgene_enet_pdata *pdata,\r\nu32 offset, u32 *val)\r\n{\r\nvoid __iomem *addr = pdata->eth_diag_csr_addr + offset;\r\n*val = ioread32(addr);\r\n}\r\nstatic bool xgene_enet_rd_indirect(void __iomem *addr, void __iomem *rd,\r\nvoid __iomem *cmd, void __iomem *cmd_done,\r\nu32 rd_addr, u32 *rd_data)\r\n{\r\nu32 done;\r\nu8 wait = 10;\r\niowrite32(rd_addr, addr);\r\niowrite32(XGENE_ENET_RD_CMD, cmd);\r\nwhile (!(done = ioread32(cmd_done)) && wait--)\r\nudelay(1);\r\nif (!done)\r\nreturn false;\r\n*rd_data = ioread32(rd);\r\niowrite32(0, cmd);\r\nreturn true;\r\n}\r\nstatic void xgene_enet_rd_mac(struct xgene_enet_pdata *pdata,\r\nu32 rd_addr, u32 *rd_data)\r\n{\r\nvoid __iomem *addr, *rd, *cmd, *cmd_done;\r\naddr = pdata->mcx_mac_addr + MAC_ADDR_REG_OFFSET;\r\nrd = pdata->mcx_mac_addr + MAC_READ_REG_OFFSET;\r\ncmd = pdata->mcx_mac_addr + MAC_COMMAND_REG_OFFSET;\r\ncmd_done = pdata->mcx_mac_addr + MAC_COMMAND_DONE_REG_OFFSET;\r\nif (!xgene_enet_rd_indirect(addr, rd, cmd, cmd_done, rd_addr, rd_data))\r\nnetdev_err(pdata->ndev, "MCX mac read failed, addr: %04x\n",\r\nrd_addr);\r\n}\r\nstatic int xgene_enet_ecc_init(struct xgene_enet_pdata *pdata)\r\n{\r\nstruct net_device *ndev = pdata->ndev;\r\nu32 data;\r\nu8 wait = 10;\r\nxgene_enet_wr_diag_csr(pdata, ENET_CFG_MEM_RAM_SHUTDOWN_ADDR, 0x0);\r\ndo {\r\nusleep_range(100, 110);\r\nxgene_enet_rd_diag_csr(pdata, ENET_BLOCK_MEM_RDY_ADDR, &data);\r\n} while ((data != 0xffffffff) && wait--);\r\nif (data != 0xffffffff) {\r\nnetdev_err(ndev, "Failed to release memory from shutdown\n");\r\nreturn -ENODEV;\r\n}\r\nreturn 0;\r\n}\r\nstatic void xgene_enet_config_ring_if_assoc(struct xgene_enet_pdata *pdata)\r\n{\r\nxgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIWQASSOC_ADDR, 0);\r\nxgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIFPQASSOC_ADDR, 0);\r\nxgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIQMLITEWQASSOC_ADDR, 0);\r\nxgene_enet_wr_ring_if(pdata, ENET_CFGSSQMIQMLITEFPQASSOC_ADDR, 0);\r\n}\r\nstatic void xgene_xgmac_reset(struct xgene_enet_pdata *pdata)\r\n{\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_0, HSTMACRST);\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_0, 0);\r\n}\r\nstatic void xgene_xgmac_set_mac_addr(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 addr0, addr1;\r\nu8 *dev_addr = pdata->ndev->dev_addr;\r\naddr0 = (dev_addr[3] << 24) | (dev_addr[2] << 16) |\r\n(dev_addr[1] << 8) | dev_addr[0];\r\naddr1 = (dev_addr[5] << 24) | (dev_addr[4] << 16);\r\nxgene_enet_wr_mac(pdata, HSTMACADR_LSW_ADDR, addr0);\r\nxgene_enet_wr_mac(pdata, HSTMACADR_MSW_ADDR, addr1);\r\n}\r\nstatic u32 xgene_enet_link_status(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_enet_rd_csr(pdata, XG_LINK_STATUS_ADDR, &data);\r\nreturn data;\r\n}\r\nstatic void xgene_xgmac_init(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_xgmac_reset(pdata);\r\nxgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data);\r\ndata |= HSTPPEN;\r\ndata &= ~HSTLENCHK;\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data);\r\nxgene_enet_wr_mac(pdata, HSTMAXFRAME_LENGTH_ADDR, 0x06000600);\r\nxgene_xgmac_set_mac_addr(pdata);\r\nxgene_enet_rd_csr(pdata, XG_RSIF_CONFIG_REG_ADDR, &data);\r\ndata |= CFG_RSIF_FPBUFF_TIMEOUT_EN;\r\nxgene_enet_wr_csr(pdata, XG_RSIF_CONFIG_REG_ADDR, data);\r\nxgene_enet_wr_csr(pdata, XG_CFG_BYPASS_ADDR, RESUME_TX);\r\nxgene_enet_wr_csr(pdata, XGENET_RX_DV_GATE_REG_0_ADDR, 0);\r\nxgene_enet_rd_csr(pdata, XG_ENET_SPARE_CFG_REG_ADDR, &data);\r\ndata |= BIT(12);\r\nxgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_ADDR, data);\r\nxgene_enet_wr_csr(pdata, XG_ENET_SPARE_CFG_REG_1_ADDR, 0x82);\r\n}\r\nstatic void xgene_xgmac_rx_enable(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data);\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data | HSTRFEN);\r\n}\r\nstatic void xgene_xgmac_tx_enable(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data);\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data | HSTTFEN);\r\n}\r\nstatic void xgene_xgmac_rx_disable(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data);\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data & ~HSTRFEN);\r\n}\r\nstatic void xgene_xgmac_tx_disable(struct xgene_enet_pdata *pdata)\r\n{\r\nu32 data;\r\nxgene_enet_rd_mac(pdata, AXGMAC_CONFIG_1, &data);\r\nxgene_enet_wr_mac(pdata, AXGMAC_CONFIG_1, data & ~HSTTFEN);\r\n}\r\nstatic int xgene_enet_reset(struct xgene_enet_pdata *pdata)\r\n{\r\nif (!xgene_ring_mgr_init(pdata))\r\nreturn -ENODEV;\r\nclk_prepare_enable(pdata->clk);\r\nclk_disable_unprepare(pdata->clk);\r\nclk_prepare_enable(pdata->clk);\r\nxgene_enet_ecc_init(pdata);\r\nxgene_enet_config_ring_if_assoc(pdata);\r\nreturn 0;\r\n}\r\nstatic void xgene_enet_xgcle_bypass(struct xgene_enet_pdata *pdata,\r\nu32 dst_ring_num, u16 bufpool_id)\r\n{\r\nu32 cb, fpsel;\r\nxgene_enet_rd_csr(pdata, XCLE_BYPASS_REG0_ADDR, &cb);\r\ncb |= CFG_CLE_BYPASS_EN0;\r\nCFG_CLE_IP_PROTOCOL0_SET(&cb, 3);\r\nxgene_enet_wr_csr(pdata, XCLE_BYPASS_REG0_ADDR, cb);\r\nfpsel = xgene_enet_ring_bufnum(bufpool_id) - 0x20;\r\nxgene_enet_rd_csr(pdata, XCLE_BYPASS_REG1_ADDR, &cb);\r\nCFG_CLE_DSTQID0_SET(&cb, dst_ring_num);\r\nCFG_CLE_FPSEL0_SET(&cb, fpsel);\r\nxgene_enet_wr_csr(pdata, XCLE_BYPASS_REG1_ADDR, cb);\r\n}\r\nstatic void xgene_enet_shutdown(struct xgene_enet_pdata *pdata)\r\n{\r\nclk_disable_unprepare(pdata->clk);\r\n}\r\nstatic void xgene_enet_link_state(struct work_struct *work)\r\n{\r\nstruct xgene_enet_pdata *pdata = container_of(to_delayed_work(work),\r\nstruct xgene_enet_pdata, link_work);\r\nstruct net_device *ndev = pdata->ndev;\r\nu32 link_status, poll_interval;\r\nlink_status = xgene_enet_link_status(pdata);\r\nif (link_status) {\r\nif (!netif_carrier_ok(ndev)) {\r\nnetif_carrier_on(ndev);\r\nxgene_xgmac_init(pdata);\r\nxgene_xgmac_rx_enable(pdata);\r\nxgene_xgmac_tx_enable(pdata);\r\nnetdev_info(ndev, "Link is Up - 10Gbps\n");\r\n}\r\npoll_interval = PHY_POLL_LINK_ON;\r\n} else {\r\nif (netif_carrier_ok(ndev)) {\r\nxgene_xgmac_rx_disable(pdata);\r\nxgene_xgmac_tx_disable(pdata);\r\nnetif_carrier_off(ndev);\r\nnetdev_info(ndev, "Link is Down\n");\r\n}\r\npoll_interval = PHY_POLL_LINK_OFF;\r\n}\r\nschedule_delayed_work(&pdata->link_work, poll_interval);\r\n}
