
STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002604  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800279c  0800279c  0001279c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002828  08002828  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002828  08002828  00012828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002830  08002830  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002830  08002830  00012830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002834  08002834  00012834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002838  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000080  20000070  080028a8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  080028a8  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6f9  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7a  00000000  00000000  0002a799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000710  00000000  00000000  0002c218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000668  00000000  00000000  0002c928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016be4  00000000  00000000  0002cf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008fce  00000000  00000000  00043b74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087a0e  00000000  00000000  0004cb42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4550  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002168  00000000  00000000  000d45a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000070 	.word	0x20000070
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08002784 	.word	0x08002784

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000074 	.word	0x20000074
 80001d4:	08002784 	.word	0x08002784

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b08a      	sub	sp, #40	; 0x28
 80004d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	2300      	movs	r3, #0
 80004e8:	613b      	str	r3, [r7, #16]
 80004ea:	4b2d      	ldr	r3, [pc, #180]	; (80005a0 <MX_GPIO_Init+0xd0>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ee:	4a2c      	ldr	r2, [pc, #176]	; (80005a0 <MX_GPIO_Init+0xd0>)
 80004f0:	f043 0304 	orr.w	r3, r3, #4
 80004f4:	6313      	str	r3, [r2, #48]	; 0x30
 80004f6:	4b2a      	ldr	r3, [pc, #168]	; (80005a0 <MX_GPIO_Init+0xd0>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	f003 0304 	and.w	r3, r3, #4
 80004fe:	613b      	str	r3, [r7, #16]
 8000500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000502:	2300      	movs	r3, #0
 8000504:	60fb      	str	r3, [r7, #12]
 8000506:	4b26      	ldr	r3, [pc, #152]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	4a25      	ldr	r2, [pc, #148]	; (80005a0 <MX_GPIO_Init+0xd0>)
 800050c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000510:	6313      	str	r3, [r2, #48]	; 0x30
 8000512:	4b23      	ldr	r3, [pc, #140]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800051a:	60fb      	str	r3, [r7, #12]
 800051c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	60bb      	str	r3, [r7, #8]
 8000522:	4b1f      	ldr	r3, [pc, #124]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	4a1e      	ldr	r2, [pc, #120]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000528:	f043 0301 	orr.w	r3, r3, #1
 800052c:	6313      	str	r3, [r2, #48]	; 0x30
 800052e:	4b1c      	ldr	r3, [pc, #112]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	f003 0301 	and.w	r3, r3, #1
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800053a:	2300      	movs	r3, #0
 800053c:	607b      	str	r3, [r7, #4]
 800053e:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	4a17      	ldr	r2, [pc, #92]	; (80005a0 <MX_GPIO_Init+0xd0>)
 8000544:	f043 0302 	orr.w	r3, r3, #2
 8000548:	6313      	str	r3, [r2, #48]	; 0x30
 800054a:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <MX_GPIO_Init+0xd0>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	f003 0302 	and.w	r3, r3, #2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	2120      	movs	r1, #32
 800055a:	4812      	ldr	r0, [pc, #72]	; (80005a4 <MX_GPIO_Init+0xd4>)
 800055c:	f000 fd76 	bl	800104c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000560:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000566:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800056a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000570:	f107 0314 	add.w	r3, r7, #20
 8000574:	4619      	mov	r1, r3
 8000576:	480c      	ldr	r0, [pc, #48]	; (80005a8 <MX_GPIO_Init+0xd8>)
 8000578:	f000 fbe4 	bl	8000d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800057c:	2320      	movs	r3, #32
 800057e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000580:	2301      	movs	r3, #1
 8000582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000584:	2300      	movs	r3, #0
 8000586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000588:	2300      	movs	r3, #0
 800058a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	4619      	mov	r1, r3
 8000592:	4804      	ldr	r0, [pc, #16]	; (80005a4 <MX_GPIO_Init+0xd4>)
 8000594:	f000 fbd6 	bl	8000d44 <HAL_GPIO_Init>

}
 8000598:	bf00      	nop
 800059a:	3728      	adds	r7, #40	; 0x28
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40020000 	.word	0x40020000
 80005a8:	40020800 	.word	0x40020800

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr

080005fa <_write>:
#include "string.h"
#include "time.h"
#include "math.h"
#include "stm32f4xx_hal.h"
uint32_t _write(int file, char *ptr, int len)
{
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b086      	sub	sp, #24
 80005fe:	af00      	add	r7, sp, #0
 8000600:	60f8      	str	r0, [r7, #12]
 8000602:	60b9      	str	r1, [r7, #8]
 8000604:	607a      	str	r2, [r7, #4]
        int DataIdx;
        for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000606:	2300      	movs	r3, #0
 8000608:	617b      	str	r3, [r7, #20]
 800060a:	e009      	b.n	8000620 <_write+0x26>
                ITM_SendChar(*ptr++);
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	1c5a      	adds	r2, r3, #1
 8000610:	60ba      	str	r2, [r7, #8]
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4618      	mov	r0, r3
 8000616:	f7ff ffc9 	bl	80005ac <ITM_SendChar>
        for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	3301      	adds	r3, #1
 800061e:	617b      	str	r3, [r7, #20]
 8000620:	697a      	ldr	r2, [r7, #20]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	429a      	cmp	r2, r3
 8000626:	dbf1      	blt.n	800060c <_write+0x12>
        }
        return len;
 8000628:	687b      	ldr	r3, [r7, #4]
}
 800062a:	4618      	mov	r0, r3
 800062c:	3718      	adds	r7, #24
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000638:	f000 fa08 	bl	8000a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063c:	f000 f80e 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000640:	f7ff ff46 	bl	80004d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000644:	f000 f966 	bl	8000914 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


/*****************************************************************************/
while (1) {
        printf("hello, world\n");
 8000648:	4803      	ldr	r0, [pc, #12]	; (8000658 <main+0x24>)
 800064a:	f001 fc43 	bl	8001ed4 <puts>
        HAL_Delay(1000);
 800064e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000652:	f000 fa6d 	bl	8000b30 <HAL_Delay>
        printf("hello, world\n");
 8000656:	e7f7      	b.n	8000648 <main+0x14>
 8000658:	0800279c 	.word	0x0800279c

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b094      	sub	sp, #80	; 0x50
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	f107 0320 	add.w	r3, r7, #32
 8000666:	2230      	movs	r2, #48	; 0x30
 8000668:	2100      	movs	r1, #0
 800066a:	4618      	mov	r0, r3
 800066c:	f001 fbbc 	bl	8001de8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]
 800067a:	609a      	str	r2, [r3, #8]
 800067c:	60da      	str	r2, [r3, #12]
 800067e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000680:	2300      	movs	r3, #0
 8000682:	60bb      	str	r3, [r7, #8]
 8000684:	4b28      	ldr	r3, [pc, #160]	; (8000728 <SystemClock_Config+0xcc>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	4a27      	ldr	r2, [pc, #156]	; (8000728 <SystemClock_Config+0xcc>)
 800068a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068e:	6413      	str	r3, [r2, #64]	; 0x40
 8000690:	4b25      	ldr	r3, [pc, #148]	; (8000728 <SystemClock_Config+0xcc>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000698:	60bb      	str	r3, [r7, #8]
 800069a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	2300      	movs	r3, #0
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	4b22      	ldr	r3, [pc, #136]	; (800072c <SystemClock_Config+0xd0>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a21      	ldr	r2, [pc, #132]	; (800072c <SystemClock_Config+0xd0>)
 80006a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006aa:	6013      	str	r3, [r2, #0]
 80006ac:	4b1f      	ldr	r3, [pc, #124]	; (800072c <SystemClock_Config+0xd0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b8:	2302      	movs	r3, #2
 80006ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c0:	2310      	movs	r3, #16
 80006c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c4:	2302      	movs	r3, #2
 80006c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c8:	2300      	movs	r3, #0
 80006ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006cc:	2310      	movs	r3, #16
 80006ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006d6:	2304      	movs	r3, #4
 80006d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006da:	2304      	movs	r3, #4
 80006dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fccc 	bl	8001080 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ee:	f000 f81f 	bl	8000730 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	230f      	movs	r3, #15
 80006f4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f6:	2302      	movs	r3, #2
 80006f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000702:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	2102      	movs	r1, #2
 800070e:	4618      	mov	r0, r3
 8000710:	f000 ff2e 	bl	8001570 <HAL_RCC_ClockConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800071a:	f000 f809 	bl	8000730 <Error_Handler>
  }
}
 800071e:	bf00      	nop
 8000720:	3750      	adds	r7, #80	; 0x50
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000734:	b672      	cpsid	i
}
 8000736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000738:	e7fe      	b.n	8000738 <Error_Handler+0x8>
	...

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	4b10      	ldr	r3, [pc, #64]	; (8000788 <HAL_MspInit+0x4c>)
 8000748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800074a:	4a0f      	ldr	r2, [pc, #60]	; (8000788 <HAL_MspInit+0x4c>)
 800074c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000750:	6453      	str	r3, [r2, #68]	; 0x44
 8000752:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <HAL_MspInit+0x4c>)
 8000754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000756:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <HAL_MspInit+0x4c>)
 8000764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000766:	4a08      	ldr	r2, [pc, #32]	; (8000788 <HAL_MspInit+0x4c>)
 8000768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800076c:	6413      	str	r3, [r2, #64]	; 0x40
 800076e:	4b06      	ldr	r3, [pc, #24]	; (8000788 <HAL_MspInit+0x4c>)
 8000770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800077a:	2007      	movs	r0, #7
 800077c:	f000 faae 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	40023800 	.word	0x40023800

0800078c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000790:	e7fe      	b.n	8000790 <NMI_Handler+0x4>

08000792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000796:	e7fe      	b.n	8000796 <HardFault_Handler+0x4>

08000798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800079c:	e7fe      	b.n	800079c <MemManage_Handler+0x4>

0800079e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <BusFault_Handler+0x4>

080007a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <UsageFault_Handler+0x4>

080007aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr

080007c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ca:	bf00      	nop
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f98a 	bl	8000af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}

080007e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b086      	sub	sp, #24
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	60f8      	str	r0, [r7, #12]
 80007e8:	60b9      	str	r1, [r7, #8]
 80007ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	e00a      	b.n	8000808 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007f2:	f3af 8000 	nop.w
 80007f6:	4601      	mov	r1, r0
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	1c5a      	adds	r2, r3, #1
 80007fc:	60ba      	str	r2, [r7, #8]
 80007fe:	b2ca      	uxtb	r2, r1
 8000800:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	3301      	adds	r3, #1
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	429a      	cmp	r2, r3
 800080e:	dbf0      	blt.n	80007f2 <_read+0x12>
	}

return len;
 8000810:	687b      	ldr	r3, [r7, #4]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3718      	adds	r7, #24
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}

0800081a <_close>:
	}
	return len;
}

int _close(int file)
{
 800081a:	b480      	push	{r7}
 800081c:	b083      	sub	sp, #12
 800081e:	af00      	add	r7, sp, #0
 8000820:	6078      	str	r0, [r7, #4]
	return -1;
 8000822:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000826:	4618      	mov	r0, r3
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr

08000832 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000832:	b480      	push	{r7}
 8000834:	b083      	sub	sp, #12
 8000836:	af00      	add	r7, sp, #0
 8000838:	6078      	str	r0, [r7, #4]
 800083a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000842:	605a      	str	r2, [r3, #4]
	return 0;
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr

08000852 <_isatty>:

int _isatty(int file)
{
 8000852:	b480      	push	{r7}
 8000854:	b083      	sub	sp, #12
 8000856:	af00      	add	r7, sp, #0
 8000858:	6078      	str	r0, [r7, #4]
	return 1;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000868:	b480      	push	{r7}
 800086a:	b085      	sub	sp, #20
 800086c:	af00      	add	r7, sp, #0
 800086e:	60f8      	str	r0, [r7, #12]
 8000870:	60b9      	str	r1, [r7, #8]
 8000872:	607a      	str	r2, [r7, #4]
	return 0;
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3714      	adds	r7, #20
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800088c:	4a14      	ldr	r2, [pc, #80]	; (80008e0 <_sbrk+0x5c>)
 800088e:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <_sbrk+0x60>)
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000898:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <_sbrk+0x64>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d102      	bne.n	80008a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008a0:	4b11      	ldr	r3, [pc, #68]	; (80008e8 <_sbrk+0x64>)
 80008a2:	4a12      	ldr	r2, [pc, #72]	; (80008ec <_sbrk+0x68>)
 80008a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008a6:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <_sbrk+0x64>)
 80008a8:	681a      	ldr	r2, [r3, #0]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4413      	add	r3, r2
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	d207      	bcs.n	80008c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008b4:	f001 fa6e 	bl	8001d94 <__errno>
 80008b8:	4603      	mov	r3, r0
 80008ba:	220c      	movs	r2, #12
 80008bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008c2:	e009      	b.n	80008d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <_sbrk+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ca:	4b07      	ldr	r3, [pc, #28]	; (80008e8 <_sbrk+0x64>)
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4413      	add	r3, r2
 80008d2:	4a05      	ldr	r2, [pc, #20]	; (80008e8 <_sbrk+0x64>)
 80008d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008d6:	68fb      	ldr	r3, [r7, #12]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3718      	adds	r7, #24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20020000 	.word	0x20020000
 80008e4:	00000400 	.word	0x00000400
 80008e8:	2000008c 	.word	0x2000008c
 80008ec:	200000f0 	.word	0x200000f0

080008f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f4:	4b06      	ldr	r3, [pc, #24]	; (8000910 <SystemInit+0x20>)
 80008f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008fa:	4a05      	ldr	r2, [pc, #20]	; (8000910 <SystemInit+0x20>)
 80008fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000904:	bf00      	nop
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	; (8000964 <MX_USART2_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091e:	4b10      	ldr	r3, [pc, #64]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000920:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000924:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	; (8000960 <MX_USART2_UART_Init+0x4c>)
 800094c:	f001 f80c 	bl	8001968 <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f7ff feeb 	bl	8000730 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000098 	.word	0x20000098
 8000964:	40004400 	.word	0x40004400

08000968 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08a      	sub	sp, #40	; 0x28
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	f107 0314 	add.w	r3, r7, #20
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
 800097e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a19      	ldr	r2, [pc, #100]	; (80009ec <HAL_UART_MspInit+0x84>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d12b      	bne.n	80009e2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]
 800098e:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <HAL_UART_MspInit+0x88>)
 8000990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000992:	4a17      	ldr	r2, [pc, #92]	; (80009f0 <HAL_UART_MspInit+0x88>)
 8000994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000998:	6413      	str	r3, [r2, #64]	; 0x40
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <HAL_UART_MspInit+0x88>)
 800099c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	60fb      	str	r3, [r7, #12]
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <HAL_UART_MspInit+0x88>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a10      	ldr	r2, [pc, #64]	; (80009f0 <HAL_UART_MspInit+0x88>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <HAL_UART_MspInit+0x88>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60fb      	str	r3, [r7, #12]
 80009c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009c2:	230c      	movs	r3, #12
 80009c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c6:	2302      	movs	r3, #2
 80009c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ce:	2303      	movs	r3, #3
 80009d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009d2:	2307      	movs	r3, #7
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	4619      	mov	r1, r3
 80009dc:	4805      	ldr	r0, [pc, #20]	; (80009f4 <HAL_UART_MspInit+0x8c>)
 80009de:	f000 f9b1 	bl	8000d44 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80009e2:	bf00      	nop
 80009e4:	3728      	adds	r7, #40	; 0x28
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40004400 	.word	0x40004400
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40020000 	.word	0x40020000

080009f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009fc:	480d      	ldr	r0, [pc, #52]	; (8000a34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009fe:	490e      	ldr	r1, [pc, #56]	; (8000a38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a00:	4a0e      	ldr	r2, [pc, #56]	; (8000a3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a04:	e002      	b.n	8000a0c <LoopCopyDataInit>

08000a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a0a:	3304      	adds	r3, #4

08000a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a10:	d3f9      	bcc.n	8000a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a12:	4a0b      	ldr	r2, [pc, #44]	; (8000a40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a14:	4c0b      	ldr	r4, [pc, #44]	; (8000a44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a18:	e001      	b.n	8000a1e <LoopFillZerobss>

08000a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a1c:	3204      	adds	r2, #4

08000a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a20:	d3fb      	bcc.n	8000a1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a22:	f7ff ff65 	bl	80008f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a26:	f001 f9bb 	bl	8001da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a2a:	f7ff fe03 	bl	8000634 <main>
  bx  lr    
 8000a2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a38:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a3c:	08002838 	.word	0x08002838
  ldr r2, =_sbss
 8000a40:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a44:	200000f0 	.word	0x200000f0

08000a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a48:	e7fe      	b.n	8000a48 <ADC_IRQHandler>
	...

08000a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a50:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <HAL_Init+0x40>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0d      	ldr	r2, [pc, #52]	; (8000a8c <HAL_Init+0x40>)
 8000a56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <HAL_Init+0x40>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a0a      	ldr	r2, [pc, #40]	; (8000a8c <HAL_Init+0x40>)
 8000a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <HAL_Init+0x40>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <HAL_Init+0x40>)
 8000a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a74:	2003      	movs	r0, #3
 8000a76:	f000 f931 	bl	8000cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	f000 f808 	bl	8000a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a80:	f7ff fe5c 	bl	800073c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023c00 	.word	0x40023c00

08000a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a98:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <HAL_InitTick+0x54>)
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <HAL_InitTick+0x58>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f93b 	bl	8000d2a <HAL_SYSTICK_Config>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aba:	2301      	movs	r3, #1
 8000abc:	e00e      	b.n	8000adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2b0f      	cmp	r3, #15
 8000ac2:	d80a      	bhi.n	8000ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	6879      	ldr	r1, [r7, #4]
 8000ac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000acc:	f000 f911 	bl	8000cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad0:	4a06      	ldr	r2, [pc, #24]	; (8000aec <HAL_InitTick+0x5c>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	e000      	b.n	8000adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ada:	2301      	movs	r3, #1
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	20000008 	.word	0x20000008
 8000aec:	20000004 	.word	0x20000004

08000af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af4:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_IncTick+0x20>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_IncTick+0x24>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4413      	add	r3, r2
 8000b00:	4a04      	ldr	r2, [pc, #16]	; (8000b14 <HAL_IncTick+0x24>)
 8000b02:	6013      	str	r3, [r2, #0]
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	20000008 	.word	0x20000008
 8000b14:	200000dc 	.word	0x200000dc

08000b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b1c:	4b03      	ldr	r3, [pc, #12]	; (8000b2c <HAL_GetTick+0x14>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	200000dc 	.word	0x200000dc

08000b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b38:	f7ff ffee 	bl	8000b18 <HAL_GetTick>
 8000b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b48:	d005      	beq.n	8000b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <HAL_Delay+0x44>)
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	4413      	add	r3, r2
 8000b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b56:	bf00      	nop
 8000b58:	f7ff ffde 	bl	8000b18 <HAL_GetTick>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	1ad3      	subs	r3, r2, r3
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d8f7      	bhi.n	8000b58 <HAL_Delay+0x28>
  {
  }
}
 8000b68:	bf00      	nop
 8000b6a:	bf00      	nop
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000008 	.word	0x20000008

08000b78 <__NVIC_SetPriorityGrouping>:
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8e:	68ba      	ldr	r2, [r7, #8]
 8000b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b94:	4013      	ands	r3, r2
 8000b96:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000baa:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <__NVIC_SetPriorityGrouping+0x44>)
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	60d3      	str	r3, [r2, #12]
}
 8000bb0:	bf00      	nop
 8000bb2:	3714      	adds	r7, #20
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_GetPriorityGrouping>:
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc4:	4b04      	ldr	r3, [pc, #16]	; (8000bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	0a1b      	lsrs	r3, r3, #8
 8000bca:	f003 0307 	and.w	r3, r3, #7
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr
 8000bd8:	e000ed00 	.word	0xe000ed00

08000bdc <__NVIC_SetPriority>:
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <NVIC_EncodePriority>:
{
 8000c30:	b480      	push	{r7}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	f1c3 0307 	rsb	r3, r3, #7
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	bf28      	it	cs
 8000c4e:	2304      	movcs	r3, #4
 8000c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3304      	adds	r3, #4
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d902      	bls.n	8000c60 <NVIC_EncodePriority+0x30>
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3b03      	subs	r3, #3
 8000c5e:	e000      	b.n	8000c62 <NVIC_EncodePriority+0x32>
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	401a      	ands	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	43d9      	mvns	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	4313      	orrs	r3, r2
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3724      	adds	r7, #36	; 0x24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <SysTick_Config>:
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ca8:	d301      	bcc.n	8000cae <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000caa:	2301      	movs	r3, #1
 8000cac:	e00f      	b.n	8000cce <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cae:	4a0a      	ldr	r2, [pc, #40]	; (8000cd8 <SysTick_Config+0x40>)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb6:	210f      	movs	r1, #15
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f7ff ff8e 	bl	8000bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc0:	4b05      	ldr	r3, [pc, #20]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc6:	4b04      	ldr	r3, [pc, #16]	; (8000cd8 <SysTick_Config+0x40>)
 8000cc8:	2207      	movs	r2, #7
 8000cca:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	e000e010 	.word	0xe000e010

08000cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f7ff ff47 	bl	8000b78 <__NVIC_SetPriorityGrouping>
}
 8000cea:	bf00      	nop
 8000cec:	3708      	adds	r7, #8
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b086      	sub	sp, #24
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	60b9      	str	r1, [r7, #8]
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d04:	f7ff ff5c 	bl	8000bc0 <__NVIC_GetPriorityGrouping>
 8000d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68b9      	ldr	r1, [r7, #8]
 8000d0e:	6978      	ldr	r0, [r7, #20]
 8000d10:	f7ff ff8e 	bl	8000c30 <NVIC_EncodePriority>
 8000d14:	4602      	mov	r2, r0
 8000d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff5d 	bl	8000bdc <__NVIC_SetPriority>
}
 8000d22:	bf00      	nop
 8000d24:	3718      	adds	r7, #24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ffb0 	bl	8000c98 <SysTick_Config>
 8000d38:	4603      	mov	r3, r0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b089      	sub	sp, #36	; 0x24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
 8000d5e:	e159      	b.n	8001014 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d60:	2201      	movs	r2, #1
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	f040 8148 	bne.w	800100e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 0303 	and.w	r3, r3, #3
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d005      	beq.n	8000d96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d130      	bne.n	8000df8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	2203      	movs	r2, #3
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43db      	mvns	r3, r3
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	4013      	ands	r3, r2
 8000dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	68da      	ldr	r2, [r3, #12]
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dcc:	2201      	movs	r2, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	69ba      	ldr	r2, [r7, #24]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	091b      	lsrs	r3, r3, #4
 8000de2:	f003 0201 	and.w	r2, r3, #1
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	69ba      	ldr	r2, [r7, #24]
 8000df6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f003 0303 	and.w	r3, r3, #3
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d017      	beq.n	8000e34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	2203      	movs	r2, #3
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	689a      	ldr	r2, [r3, #8]
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f003 0303 	and.w	r3, r3, #3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d123      	bne.n	8000e88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	08da      	lsrs	r2, r3, #3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3208      	adds	r2, #8
 8000e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	f003 0307 	and.w	r3, r3, #7
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	220f      	movs	r2, #15
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	691a      	ldr	r2, [r3, #16]
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	08da      	lsrs	r2, r3, #3
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	3208      	adds	r2, #8
 8000e82:	69b9      	ldr	r1, [r7, #24]
 8000e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	2203      	movs	r2, #3
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f003 0203 	and.w	r2, r3, #3
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	69ba      	ldr	r2, [r7, #24]
 8000eba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	f000 80a2 	beq.w	800100e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	4b57      	ldr	r3, [pc, #348]	; (800102c <HAL_GPIO_Init+0x2e8>)
 8000ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ed2:	4a56      	ldr	r2, [pc, #344]	; (800102c <HAL_GPIO_Init+0x2e8>)
 8000ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8000eda:	4b54      	ldr	r3, [pc, #336]	; (800102c <HAL_GPIO_Init+0x2e8>)
 8000edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ee6:	4a52      	ldr	r2, [pc, #328]	; (8001030 <HAL_GPIO_Init+0x2ec>)
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	089b      	lsrs	r3, r3, #2
 8000eec:	3302      	adds	r3, #2
 8000eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	220f      	movs	r2, #15
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a49      	ldr	r2, [pc, #292]	; (8001034 <HAL_GPIO_Init+0x2f0>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d019      	beq.n	8000f46 <HAL_GPIO_Init+0x202>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4a48      	ldr	r2, [pc, #288]	; (8001038 <HAL_GPIO_Init+0x2f4>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d013      	beq.n	8000f42 <HAL_GPIO_Init+0x1fe>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a47      	ldr	r2, [pc, #284]	; (800103c <HAL_GPIO_Init+0x2f8>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d00d      	beq.n	8000f3e <HAL_GPIO_Init+0x1fa>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a46      	ldr	r2, [pc, #280]	; (8001040 <HAL_GPIO_Init+0x2fc>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d007      	beq.n	8000f3a <HAL_GPIO_Init+0x1f6>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a45      	ldr	r2, [pc, #276]	; (8001044 <HAL_GPIO_Init+0x300>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d101      	bne.n	8000f36 <HAL_GPIO_Init+0x1f2>
 8000f32:	2304      	movs	r3, #4
 8000f34:	e008      	b.n	8000f48 <HAL_GPIO_Init+0x204>
 8000f36:	2307      	movs	r3, #7
 8000f38:	e006      	b.n	8000f48 <HAL_GPIO_Init+0x204>
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e004      	b.n	8000f48 <HAL_GPIO_Init+0x204>
 8000f3e:	2302      	movs	r3, #2
 8000f40:	e002      	b.n	8000f48 <HAL_GPIO_Init+0x204>
 8000f42:	2301      	movs	r3, #1
 8000f44:	e000      	b.n	8000f48 <HAL_GPIO_Init+0x204>
 8000f46:	2300      	movs	r3, #0
 8000f48:	69fa      	ldr	r2, [r7, #28]
 8000f4a:	f002 0203 	and.w	r2, r2, #3
 8000f4e:	0092      	lsls	r2, r2, #2
 8000f50:	4093      	lsls	r3, r2
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f58:	4935      	ldr	r1, [pc, #212]	; (8001030 <HAL_GPIO_Init+0x2ec>)
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	089b      	lsrs	r3, r3, #2
 8000f5e:	3302      	adds	r3, #2
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f66:	4b38      	ldr	r3, [pc, #224]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4013      	ands	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d003      	beq.n	8000f8a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f8a:	4a2f      	ldr	r2, [pc, #188]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f90:	4b2d      	ldr	r3, [pc, #180]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fb4:	4a24      	ldr	r2, [pc, #144]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000fb6:	69bb      	ldr	r3, [r7, #24]
 8000fb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fba:	4b23      	ldr	r3, [pc, #140]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d003      	beq.n	8000fde <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fde:	4a1a      	ldr	r2, [pc, #104]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	; (8001048 <HAL_GPIO_Init+0x304>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	43db      	mvns	r3, r3
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001008:	4a0f      	ldr	r2, [pc, #60]	; (8001048 <HAL_GPIO_Init+0x304>)
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3301      	adds	r3, #1
 8001012:	61fb      	str	r3, [r7, #28]
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	2b0f      	cmp	r3, #15
 8001018:	f67f aea2 	bls.w	8000d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3724      	adds	r7, #36	; 0x24
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	40023800 	.word	0x40023800
 8001030:	40013800 	.word	0x40013800
 8001034:	40020000 	.word	0x40020000
 8001038:	40020400 	.word	0x40020400
 800103c:	40020800 	.word	0x40020800
 8001040:	40020c00 	.word	0x40020c00
 8001044:	40021000 	.word	0x40021000
 8001048:	40013c00 	.word	0x40013c00

0800104c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
 8001058:	4613      	mov	r3, r2
 800105a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800105c:	787b      	ldrb	r3, [r7, #1]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d003      	beq.n	800106a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001062:	887a      	ldrh	r2, [r7, #2]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001068:	e003      	b.n	8001072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800106a:	887b      	ldrh	r3, [r7, #2]
 800106c:	041a      	lsls	r2, r3, #16
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	619a      	str	r2, [r3, #24]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
	...

08001080 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e264      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	2b00      	cmp	r3, #0
 800109c:	d075      	beq.n	800118a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800109e:	4ba3      	ldr	r3, [pc, #652]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f003 030c 	and.w	r3, r3, #12
 80010a6:	2b04      	cmp	r3, #4
 80010a8:	d00c      	beq.n	80010c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010aa:	4ba0      	ldr	r3, [pc, #640]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010b2:	2b08      	cmp	r3, #8
 80010b4:	d112      	bne.n	80010dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010b6:	4b9d      	ldr	r3, [pc, #628]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010c2:	d10b      	bne.n	80010dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c4:	4b99      	ldr	r3, [pc, #612]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d05b      	beq.n	8001188 <HAL_RCC_OscConfig+0x108>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d157      	bne.n	8001188 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e23f      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e4:	d106      	bne.n	80010f4 <HAL_RCC_OscConfig+0x74>
 80010e6:	4b91      	ldr	r3, [pc, #580]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a90      	ldr	r2, [pc, #576]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80010ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010f0:	6013      	str	r3, [r2, #0]
 80010f2:	e01d      	b.n	8001130 <HAL_RCC_OscConfig+0xb0>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010fc:	d10c      	bne.n	8001118 <HAL_RCC_OscConfig+0x98>
 80010fe:	4b8b      	ldr	r3, [pc, #556]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a8a      	ldr	r2, [pc, #552]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	4b88      	ldr	r3, [pc, #544]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a87      	ldr	r2, [pc, #540]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001114:	6013      	str	r3, [r2, #0]
 8001116:	e00b      	b.n	8001130 <HAL_RCC_OscConfig+0xb0>
 8001118:	4b84      	ldr	r3, [pc, #528]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a83      	ldr	r2, [pc, #524]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800111e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001122:	6013      	str	r3, [r2, #0]
 8001124:	4b81      	ldr	r3, [pc, #516]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a80      	ldr	r2, [pc, #512]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800112a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800112e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d013      	beq.n	8001160 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001138:	f7ff fcee 	bl	8000b18 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001140:	f7ff fcea 	bl	8000b18 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	; 0x64
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e204      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001152:	4b76      	ldr	r3, [pc, #472]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d0f0      	beq.n	8001140 <HAL_RCC_OscConfig+0xc0>
 800115e:	e014      	b.n	800118a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001160:	f7ff fcda 	bl	8000b18 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001168:	f7ff fcd6 	bl	8000b18 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b64      	cmp	r3, #100	; 0x64
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e1f0      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800117a:	4b6c      	ldr	r3, [pc, #432]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0xe8>
 8001186:	e000      	b.n	800118a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001188:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0302 	and.w	r3, r3, #2
 8001192:	2b00      	cmp	r3, #0
 8001194:	d063      	beq.n	800125e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001196:	4b65      	ldr	r3, [pc, #404]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f003 030c 	and.w	r3, r3, #12
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d00b      	beq.n	80011ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011a2:	4b62      	ldr	r3, [pc, #392]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011aa:	2b08      	cmp	r3, #8
 80011ac:	d11c      	bne.n	80011e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011ae:	4b5f      	ldr	r3, [pc, #380]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d116      	bne.n	80011e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ba:	4b5c      	ldr	r3, [pc, #368]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d005      	beq.n	80011d2 <HAL_RCC_OscConfig+0x152>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d001      	beq.n	80011d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e1c4      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d2:	4b56      	ldr	r3, [pc, #344]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	691b      	ldr	r3, [r3, #16]
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	4952      	ldr	r1, [pc, #328]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011e6:	e03a      	b.n	800125e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d020      	beq.n	8001232 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f0:	4b4f      	ldr	r3, [pc, #316]	; (8001330 <HAL_RCC_OscConfig+0x2b0>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f6:	f7ff fc8f 	bl	8000b18 <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011fc:	e008      	b.n	8001210 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fe:	f7ff fc8b 	bl	8000b18 <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800120c:	2303      	movs	r3, #3
 800120e:	e1a5      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001210:	4b46      	ldr	r3, [pc, #280]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0f0      	beq.n	80011fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121c:	4b43      	ldr	r3, [pc, #268]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	00db      	lsls	r3, r3, #3
 800122a:	4940      	ldr	r1, [pc, #256]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
 8001230:	e015      	b.n	800125e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001232:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <HAL_RCC_OscConfig+0x2b0>)
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001238:	f7ff fc6e 	bl	8000b18 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001240:	f7ff fc6a 	bl	8000b18 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e184      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001252:	4b36      	ldr	r3, [pc, #216]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d1f0      	bne.n	8001240 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	2b00      	cmp	r3, #0
 8001268:	d030      	beq.n	80012cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	695b      	ldr	r3, [r3, #20]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d016      	beq.n	80012a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001272:	4b30      	ldr	r3, [pc, #192]	; (8001334 <HAL_RCC_OscConfig+0x2b4>)
 8001274:	2201      	movs	r2, #1
 8001276:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001278:	f7ff fc4e 	bl	8000b18 <HAL_GetTick>
 800127c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127e:	e008      	b.n	8001292 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001280:	f7ff fc4a 	bl	8000b18 <HAL_GetTick>
 8001284:	4602      	mov	r2, r0
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	2b02      	cmp	r3, #2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e164      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001292:	4b26      	ldr	r3, [pc, #152]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 8001294:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <HAL_RCC_OscConfig+0x200>
 800129e:	e015      	b.n	80012cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012a0:	4b24      	ldr	r3, [pc, #144]	; (8001334 <HAL_RCC_OscConfig+0x2b4>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012a6:	f7ff fc37 	bl	8000b18 <HAL_GetTick>
 80012aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ac:	e008      	b.n	80012c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ae:	f7ff fc33 	bl	8000b18 <HAL_GetTick>
 80012b2:	4602      	mov	r2, r0
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	1ad3      	subs	r3, r2, r3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e14d      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c0:	4b1a      	ldr	r3, [pc, #104]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80012c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d1f0      	bne.n	80012ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	f000 80a0 	beq.w	800141a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012da:	2300      	movs	r3, #0
 80012dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d10f      	bne.n	800130a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b0f      	ldr	r3, [pc, #60]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	4a0e      	ldr	r2, [pc, #56]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	; 0x40
 80012fa:	4b0c      	ldr	r3, [pc, #48]	; (800132c <HAL_RCC_OscConfig+0x2ac>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001306:	2301      	movs	r3, #1
 8001308:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800130a:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <HAL_RCC_OscConfig+0x2b8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001312:	2b00      	cmp	r3, #0
 8001314:	d121      	bne.n	800135a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <HAL_RCC_OscConfig+0x2b8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a07      	ldr	r2, [pc, #28]	; (8001338 <HAL_RCC_OscConfig+0x2b8>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001320:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001322:	f7ff fbf9 	bl	8000b18 <HAL_GetTick>
 8001326:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001328:	e011      	b.n	800134e <HAL_RCC_OscConfig+0x2ce>
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	42470000 	.word	0x42470000
 8001334:	42470e80 	.word	0x42470e80
 8001338:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800133c:	f7ff fbec 	bl	8000b18 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b02      	cmp	r3, #2
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e106      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800134e:	4b85      	ldr	r3, [pc, #532]	; (8001564 <HAL_RCC_OscConfig+0x4e4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	2b01      	cmp	r3, #1
 8001360:	d106      	bne.n	8001370 <HAL_RCC_OscConfig+0x2f0>
 8001362:	4b81      	ldr	r3, [pc, #516]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001366:	4a80      	ldr	r2, [pc, #512]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001368:	f043 0301 	orr.w	r3, r3, #1
 800136c:	6713      	str	r3, [r2, #112]	; 0x70
 800136e:	e01c      	b.n	80013aa <HAL_RCC_OscConfig+0x32a>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	2b05      	cmp	r3, #5
 8001376:	d10c      	bne.n	8001392 <HAL_RCC_OscConfig+0x312>
 8001378:	4b7b      	ldr	r3, [pc, #492]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 800137a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800137c:	4a7a      	ldr	r2, [pc, #488]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 800137e:	f043 0304 	orr.w	r3, r3, #4
 8001382:	6713      	str	r3, [r2, #112]	; 0x70
 8001384:	4b78      	ldr	r3, [pc, #480]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001388:	4a77      	ldr	r2, [pc, #476]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 800138a:	f043 0301 	orr.w	r3, r3, #1
 800138e:	6713      	str	r3, [r2, #112]	; 0x70
 8001390:	e00b      	b.n	80013aa <HAL_RCC_OscConfig+0x32a>
 8001392:	4b75      	ldr	r3, [pc, #468]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001396:	4a74      	ldr	r2, [pc, #464]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001398:	f023 0301 	bic.w	r3, r3, #1
 800139c:	6713      	str	r3, [r2, #112]	; 0x70
 800139e:	4b72      	ldr	r3, [pc, #456]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80013a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013a2:	4a71      	ldr	r2, [pc, #452]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80013a4:	f023 0304 	bic.w	r3, r3, #4
 80013a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d015      	beq.n	80013de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b2:	f7ff fbb1 	bl	8000b18 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b8:	e00a      	b.n	80013d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ba:	f7ff fbad 	bl	8000b18 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e0c5      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013d0:	4b65      	ldr	r3, [pc, #404]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80013d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0ee      	beq.n	80013ba <HAL_RCC_OscConfig+0x33a>
 80013dc:	e014      	b.n	8001408 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013de:	f7ff fb9b 	bl	8000b18 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e4:	e00a      	b.n	80013fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff fb97 	bl	8000b18 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e0af      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013fc:	4b5a      	ldr	r3, [pc, #360]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80013fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1ee      	bne.n	80013e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d105      	bne.n	800141a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800140e:	4b56      	ldr	r3, [pc, #344]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	4a55      	ldr	r2, [pc, #340]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001418:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	2b00      	cmp	r3, #0
 8001420:	f000 809b 	beq.w	800155a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001424:	4b50      	ldr	r3, [pc, #320]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f003 030c 	and.w	r3, r3, #12
 800142c:	2b08      	cmp	r3, #8
 800142e:	d05c      	beq.n	80014ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	2b02      	cmp	r3, #2
 8001436:	d141      	bne.n	80014bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001438:	4b4c      	ldr	r3, [pc, #304]	; (800156c <HAL_RCC_OscConfig+0x4ec>)
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143e:	f7ff fb6b 	bl	8000b18 <HAL_GetTick>
 8001442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001444:	e008      	b.n	8001458 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001446:	f7ff fb67 	bl	8000b18 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	2b02      	cmp	r3, #2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e081      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001458:	4b43      	ldr	r3, [pc, #268]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1f0      	bne.n	8001446 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	69da      	ldr	r2, [r3, #28]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001472:	019b      	lsls	r3, r3, #6
 8001474:	431a      	orrs	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800147a:	085b      	lsrs	r3, r3, #1
 800147c:	3b01      	subs	r3, #1
 800147e:	041b      	lsls	r3, r3, #16
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001486:	061b      	lsls	r3, r3, #24
 8001488:	4937      	ldr	r1, [pc, #220]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800148e:	4b37      	ldr	r3, [pc, #220]	; (800156c <HAL_RCC_OscConfig+0x4ec>)
 8001490:	2201      	movs	r2, #1
 8001492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff fb40 	bl	8000b18 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800149c:	f7ff fb3c 	bl	8000b18 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e056      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x41c>
 80014ba:	e04e      	b.n	800155a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014bc:	4b2b      	ldr	r3, [pc, #172]	; (800156c <HAL_RCC_OscConfig+0x4ec>)
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c2:	f7ff fb29 	bl	8000b18 <HAL_GetTick>
 80014c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c8:	e008      	b.n	80014dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ca:	f7ff fb25 	bl	8000b18 <HAL_GetTick>
 80014ce:	4602      	mov	r2, r0
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	1ad3      	subs	r3, r2, r3
 80014d4:	2b02      	cmp	r3, #2
 80014d6:	d901      	bls.n	80014dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014d8:	2303      	movs	r3, #3
 80014da:	e03f      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014dc:	4b22      	ldr	r3, [pc, #136]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d1f0      	bne.n	80014ca <HAL_RCC_OscConfig+0x44a>
 80014e8:	e037      	b.n	800155a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	699b      	ldr	r3, [r3, #24]
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d101      	bne.n	80014f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e032      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_RCC_OscConfig+0x4e8>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d028      	beq.n	8001556 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800150e:	429a      	cmp	r2, r3
 8001510:	d121      	bne.n	8001556 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151c:	429a      	cmp	r2, r3
 800151e:	d11a      	bne.n	8001556 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001526:	4013      	ands	r3, r2
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800152c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800152e:	4293      	cmp	r3, r2
 8001530:	d111      	bne.n	8001556 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800153c:	085b      	lsrs	r3, r3, #1
 800153e:	3b01      	subs	r3, #1
 8001540:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001542:	429a      	cmp	r2, r3
 8001544:	d107      	bne.n	8001556 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001550:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001552:	429a      	cmp	r2, r3
 8001554:	d001      	beq.n	800155a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3718      	adds	r7, #24
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40007000 	.word	0x40007000
 8001568:	40023800 	.word	0x40023800
 800156c:	42470060 	.word	0x42470060

08001570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d101      	bne.n	8001584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0cc      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001584:	4b68      	ldr	r3, [pc, #416]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0307 	and.w	r3, r3, #7
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	429a      	cmp	r2, r3
 8001590:	d90c      	bls.n	80015ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001592:	4b65      	ldr	r3, [pc, #404]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800159a:	4b63      	ldr	r3, [pc, #396]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0307 	and.w	r3, r3, #7
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d001      	beq.n	80015ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e0b8      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d020      	beq.n	80015fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d005      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c4:	4b59      	ldr	r3, [pc, #356]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	4a58      	ldr	r2, [pc, #352]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d005      	beq.n	80015e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015dc:	4b53      	ldr	r3, [pc, #332]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	4a52      	ldr	r2, [pc, #328]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015e8:	4b50      	ldr	r3, [pc, #320]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	494d      	ldr	r1, [pc, #308]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80015f6:	4313      	orrs	r3, r2
 80015f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	2b00      	cmp	r3, #0
 8001604:	d044      	beq.n	8001690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d107      	bne.n	800161e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800160e:	4b47      	ldr	r3, [pc, #284]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d119      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e07f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	2b02      	cmp	r3, #2
 8001624:	d003      	beq.n	800162e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162a:	2b03      	cmp	r3, #3
 800162c:	d107      	bne.n	800163e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162e:	4b3f      	ldr	r3, [pc, #252]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d109      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e06f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163e:	4b3b      	ldr	r3, [pc, #236]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e067      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800164e:	4b37      	ldr	r3, [pc, #220]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f023 0203 	bic.w	r2, r3, #3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	4934      	ldr	r1, [pc, #208]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 800165c:	4313      	orrs	r3, r2
 800165e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001660:	f7ff fa5a 	bl	8000b18 <HAL_GetTick>
 8001664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001666:	e00a      	b.n	800167e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001668:	f7ff fa56 	bl	8000b18 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	f241 3288 	movw	r2, #5000	; 0x1388
 8001676:	4293      	cmp	r3, r2
 8001678:	d901      	bls.n	800167e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e04f      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167e:	4b2b      	ldr	r3, [pc, #172]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	f003 020c 	and.w	r2, r3, #12
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	429a      	cmp	r2, r3
 800168e:	d1eb      	bne.n	8001668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001690:	4b25      	ldr	r3, [pc, #148]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d20c      	bcs.n	80016b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a6:	4b20      	ldr	r3, [pc, #128]	; (8001728 <HAL_RCC_ClockConfig+0x1b8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e032      	b.n	800171e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d008      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c4:	4b19      	ldr	r3, [pc, #100]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	4916      	ldr	r1, [pc, #88]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d009      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016e2:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	490e      	ldr	r1, [pc, #56]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016f6:	f000 f821 	bl	800173c <HAL_RCC_GetSysClockFreq>
 80016fa:	4602      	mov	r2, r0
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	f003 030f 	and.w	r3, r3, #15
 8001706:	490a      	ldr	r1, [pc, #40]	; (8001730 <HAL_RCC_ClockConfig+0x1c0>)
 8001708:	5ccb      	ldrb	r3, [r1, r3]
 800170a:	fa22 f303 	lsr.w	r3, r2, r3
 800170e:	4a09      	ldr	r2, [pc, #36]	; (8001734 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_RCC_ClockConfig+0x1c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff f9ba 	bl	8000a90 <HAL_InitTick>

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023c00 	.word	0x40023c00
 800172c:	40023800 	.word	0x40023800
 8001730:	080027ac 	.word	0x080027ac
 8001734:	20000000 	.word	0x20000000
 8001738:	20000004 	.word	0x20000004

0800173c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800173c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001744:	2300      	movs	r3, #0
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	2300      	movs	r3, #0
 800174e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001754:	4b67      	ldr	r3, [pc, #412]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 030c 	and.w	r3, r3, #12
 800175c:	2b08      	cmp	r3, #8
 800175e:	d00d      	beq.n	800177c <HAL_RCC_GetSysClockFreq+0x40>
 8001760:	2b08      	cmp	r3, #8
 8001762:	f200 80bd 	bhi.w	80018e0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001766:	2b00      	cmp	r3, #0
 8001768:	d002      	beq.n	8001770 <HAL_RCC_GetSysClockFreq+0x34>
 800176a:	2b04      	cmp	r3, #4
 800176c:	d003      	beq.n	8001776 <HAL_RCC_GetSysClockFreq+0x3a>
 800176e:	e0b7      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001770:	4b61      	ldr	r3, [pc, #388]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001772:	60bb      	str	r3, [r7, #8]
       break;
 8001774:	e0b7      	b.n	80018e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001776:	4b61      	ldr	r3, [pc, #388]	; (80018fc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001778:	60bb      	str	r3, [r7, #8]
      break;
 800177a:	e0b4      	b.n	80018e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800177c:	4b5d      	ldr	r3, [pc, #372]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001784:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001786:	4b5b      	ldr	r3, [pc, #364]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d04d      	beq.n	800182e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001792:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	099b      	lsrs	r3, r3, #6
 8001798:	461a      	mov	r2, r3
 800179a:	f04f 0300 	mov.w	r3, #0
 800179e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80017a2:	f04f 0100 	mov.w	r1, #0
 80017a6:	ea02 0800 	and.w	r8, r2, r0
 80017aa:	ea03 0901 	and.w	r9, r3, r1
 80017ae:	4640      	mov	r0, r8
 80017b0:	4649      	mov	r1, r9
 80017b2:	f04f 0200 	mov.w	r2, #0
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	014b      	lsls	r3, r1, #5
 80017bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80017c0:	0142      	lsls	r2, r0, #5
 80017c2:	4610      	mov	r0, r2
 80017c4:	4619      	mov	r1, r3
 80017c6:	ebb0 0008 	subs.w	r0, r0, r8
 80017ca:	eb61 0109 	sbc.w	r1, r1, r9
 80017ce:	f04f 0200 	mov.w	r2, #0
 80017d2:	f04f 0300 	mov.w	r3, #0
 80017d6:	018b      	lsls	r3, r1, #6
 80017d8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80017dc:	0182      	lsls	r2, r0, #6
 80017de:	1a12      	subs	r2, r2, r0
 80017e0:	eb63 0301 	sbc.w	r3, r3, r1
 80017e4:	f04f 0000 	mov.w	r0, #0
 80017e8:	f04f 0100 	mov.w	r1, #0
 80017ec:	00d9      	lsls	r1, r3, #3
 80017ee:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80017f2:	00d0      	lsls	r0, r2, #3
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	eb12 0208 	adds.w	r2, r2, r8
 80017fc:	eb43 0309 	adc.w	r3, r3, r9
 8001800:	f04f 0000 	mov.w	r0, #0
 8001804:	f04f 0100 	mov.w	r1, #0
 8001808:	0259      	lsls	r1, r3, #9
 800180a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800180e:	0250      	lsls	r0, r2, #9
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	461a      	mov	r2, r3
 800181c:	f04f 0300 	mov.w	r3, #0
 8001820:	f7fe fcda 	bl	80001d8 <__aeabi_uldivmod>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4613      	mov	r3, r2
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	e04a      	b.n	80018c4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800182e:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	099b      	lsrs	r3, r3, #6
 8001834:	461a      	mov	r2, r3
 8001836:	f04f 0300 	mov.w	r3, #0
 800183a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800183e:	f04f 0100 	mov.w	r1, #0
 8001842:	ea02 0400 	and.w	r4, r2, r0
 8001846:	ea03 0501 	and.w	r5, r3, r1
 800184a:	4620      	mov	r0, r4
 800184c:	4629      	mov	r1, r5
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	f04f 0300 	mov.w	r3, #0
 8001856:	014b      	lsls	r3, r1, #5
 8001858:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800185c:	0142      	lsls	r2, r0, #5
 800185e:	4610      	mov	r0, r2
 8001860:	4619      	mov	r1, r3
 8001862:	1b00      	subs	r0, r0, r4
 8001864:	eb61 0105 	sbc.w	r1, r1, r5
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	018b      	lsls	r3, r1, #6
 8001872:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001876:	0182      	lsls	r2, r0, #6
 8001878:	1a12      	subs	r2, r2, r0
 800187a:	eb63 0301 	sbc.w	r3, r3, r1
 800187e:	f04f 0000 	mov.w	r0, #0
 8001882:	f04f 0100 	mov.w	r1, #0
 8001886:	00d9      	lsls	r1, r3, #3
 8001888:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800188c:	00d0      	lsls	r0, r2, #3
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	1912      	adds	r2, r2, r4
 8001894:	eb45 0303 	adc.w	r3, r5, r3
 8001898:	f04f 0000 	mov.w	r0, #0
 800189c:	f04f 0100 	mov.w	r1, #0
 80018a0:	0299      	lsls	r1, r3, #10
 80018a2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80018a6:	0290      	lsls	r0, r2, #10
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4610      	mov	r0, r2
 80018ae:	4619      	mov	r1, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	461a      	mov	r2, r3
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	f7fe fc8e 	bl	80001d8 <__aeabi_uldivmod>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4613      	mov	r3, r2
 80018c2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018c4:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	0c1b      	lsrs	r3, r3, #16
 80018ca:	f003 0303 	and.w	r3, r3, #3
 80018ce:	3301      	adds	r3, #1
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80018dc:	60bb      	str	r3, [r7, #8]
      break;
 80018de:	e002      	b.n	80018e6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80018e2:	60bb      	str	r3, [r7, #8]
      break;
 80018e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018e6:	68bb      	ldr	r3, [r7, #8]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	00f42400 	.word	0x00f42400
 80018fc:	007a1200 	.word	0x007a1200

08001900 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001904:	4b03      	ldr	r3, [pc, #12]	; (8001914 <HAL_RCC_GetHCLKFreq+0x14>)
 8001906:	681b      	ldr	r3, [r3, #0]
}
 8001908:	4618      	mov	r0, r3
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	20000000 	.word	0x20000000

08001918 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800191c:	f7ff fff0 	bl	8001900 <HAL_RCC_GetHCLKFreq>
 8001920:	4602      	mov	r2, r0
 8001922:	4b05      	ldr	r3, [pc, #20]	; (8001938 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	0a9b      	lsrs	r3, r3, #10
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	4903      	ldr	r1, [pc, #12]	; (800193c <HAL_RCC_GetPCLK1Freq+0x24>)
 800192e:	5ccb      	ldrb	r3, [r1, r3]
 8001930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001934:	4618      	mov	r0, r3
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800
 800193c:	080027bc 	.word	0x080027bc

08001940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001944:	f7ff ffdc 	bl	8001900 <HAL_RCC_GetHCLKFreq>
 8001948:	4602      	mov	r2, r0
 800194a:	4b05      	ldr	r3, [pc, #20]	; (8001960 <HAL_RCC_GetPCLK2Freq+0x20>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	0b5b      	lsrs	r3, r3, #13
 8001950:	f003 0307 	and.w	r3, r3, #7
 8001954:	4903      	ldr	r1, [pc, #12]	; (8001964 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001956:	5ccb      	ldrb	r3, [r1, r3]
 8001958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800195c:	4618      	mov	r0, r3
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40023800 	.word	0x40023800
 8001964:	080027bc 	.word	0x080027bc

08001968 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e03f      	b.n	80019fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d106      	bne.n	8001994 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2200      	movs	r2, #0
 800198a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7fe ffea 	bl	8000968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2224      	movs	r2, #36	; 0x24
 8001998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 f829 	bl	8001a04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	691a      	ldr	r2, [r3, #16]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68da      	ldr	r2, [r3, #12]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2220      	movs	r2, #32
 80019ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2220      	movs	r2, #32
 80019f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a08:	b09f      	sub	sp, #124	; 0x7c
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a1a:	68d9      	ldr	r1, [r3, #12]
 8001a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	ea40 0301 	orr.w	r3, r0, r1
 8001a24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	431a      	orrs	r2, r3
 8001a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	431a      	orrs	r2, r3
 8001a36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8001a3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001a48:	f021 010c 	bic.w	r1, r1, #12
 8001a4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001a52:	430b      	orrs	r3, r1
 8001a54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001a60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a62:	6999      	ldr	r1, [r3, #24]
 8001a64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	ea40 0301 	orr.w	r3, r0, r1
 8001a6c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001a6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	4bc5      	ldr	r3, [pc, #788]	; (8001d88 <UART_SetConfig+0x384>)
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d004      	beq.n	8001a82 <UART_SetConfig+0x7e>
 8001a78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4bc3      	ldr	r3, [pc, #780]	; (8001d8c <UART_SetConfig+0x388>)
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d103      	bne.n	8001a8a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001a82:	f7ff ff5d 	bl	8001940 <HAL_RCC_GetPCLK2Freq>
 8001a86:	6778      	str	r0, [r7, #116]	; 0x74
 8001a88:	e002      	b.n	8001a90 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001a8a:	f7ff ff45 	bl	8001918 <HAL_RCC_GetPCLK1Freq>
 8001a8e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a98:	f040 80b6 	bne.w	8001c08 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001a9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a9e:	461c      	mov	r4, r3
 8001aa0:	f04f 0500 	mov.w	r5, #0
 8001aa4:	4622      	mov	r2, r4
 8001aa6:	462b      	mov	r3, r5
 8001aa8:	1891      	adds	r1, r2, r2
 8001aaa:	6439      	str	r1, [r7, #64]	; 0x40
 8001aac:	415b      	adcs	r3, r3
 8001aae:	647b      	str	r3, [r7, #68]	; 0x44
 8001ab0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ab4:	1912      	adds	r2, r2, r4
 8001ab6:	eb45 0303 	adc.w	r3, r5, r3
 8001aba:	f04f 0000 	mov.w	r0, #0
 8001abe:	f04f 0100 	mov.w	r1, #0
 8001ac2:	00d9      	lsls	r1, r3, #3
 8001ac4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001ac8:	00d0      	lsls	r0, r2, #3
 8001aca:	4602      	mov	r2, r0
 8001acc:	460b      	mov	r3, r1
 8001ace:	1911      	adds	r1, r2, r4
 8001ad0:	6639      	str	r1, [r7, #96]	; 0x60
 8001ad2:	416b      	adcs	r3, r5
 8001ad4:	667b      	str	r3, [r7, #100]	; 0x64
 8001ad6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	461a      	mov	r2, r3
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	1891      	adds	r1, r2, r2
 8001ae2:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ae4:	415b      	adcs	r3, r3
 8001ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ae8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001aec:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001af0:	f7fe fb72 	bl	80001d8 <__aeabi_uldivmod>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4ba5      	ldr	r3, [pc, #660]	; (8001d90 <UART_SetConfig+0x38c>)
 8001afa:	fba3 2302 	umull	r2, r3, r3, r2
 8001afe:	095b      	lsrs	r3, r3, #5
 8001b00:	011e      	lsls	r6, r3, #4
 8001b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b04:	461c      	mov	r4, r3
 8001b06:	f04f 0500 	mov.w	r5, #0
 8001b0a:	4622      	mov	r2, r4
 8001b0c:	462b      	mov	r3, r5
 8001b0e:	1891      	adds	r1, r2, r2
 8001b10:	6339      	str	r1, [r7, #48]	; 0x30
 8001b12:	415b      	adcs	r3, r3
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
 8001b16:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001b1a:	1912      	adds	r2, r2, r4
 8001b1c:	eb45 0303 	adc.w	r3, r5, r3
 8001b20:	f04f 0000 	mov.w	r0, #0
 8001b24:	f04f 0100 	mov.w	r1, #0
 8001b28:	00d9      	lsls	r1, r3, #3
 8001b2a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b2e:	00d0      	lsls	r0, r2, #3
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	1911      	adds	r1, r2, r4
 8001b36:	65b9      	str	r1, [r7, #88]	; 0x58
 8001b38:	416b      	adcs	r3, r5
 8001b3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	461a      	mov	r2, r3
 8001b42:	f04f 0300 	mov.w	r3, #0
 8001b46:	1891      	adds	r1, r2, r2
 8001b48:	62b9      	str	r1, [r7, #40]	; 0x28
 8001b4a:	415b      	adcs	r3, r3
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b52:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001b56:	f7fe fb3f 	bl	80001d8 <__aeabi_uldivmod>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4b8c      	ldr	r3, [pc, #560]	; (8001d90 <UART_SetConfig+0x38c>)
 8001b60:	fba3 1302 	umull	r1, r3, r3, r2
 8001b64:	095b      	lsrs	r3, r3, #5
 8001b66:	2164      	movs	r1, #100	; 0x64
 8001b68:	fb01 f303 	mul.w	r3, r1, r3
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	3332      	adds	r3, #50	; 0x32
 8001b72:	4a87      	ldr	r2, [pc, #540]	; (8001d90 <UART_SetConfig+0x38c>)
 8001b74:	fba2 2303 	umull	r2, r3, r2, r3
 8001b78:	095b      	lsrs	r3, r3, #5
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001b80:	441e      	add	r6, r3
 8001b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b84:	4618      	mov	r0, r3
 8001b86:	f04f 0100 	mov.w	r1, #0
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	1894      	adds	r4, r2, r2
 8001b90:	623c      	str	r4, [r7, #32]
 8001b92:	415b      	adcs	r3, r3
 8001b94:	627b      	str	r3, [r7, #36]	; 0x24
 8001b96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b9a:	1812      	adds	r2, r2, r0
 8001b9c:	eb41 0303 	adc.w	r3, r1, r3
 8001ba0:	f04f 0400 	mov.w	r4, #0
 8001ba4:	f04f 0500 	mov.w	r5, #0
 8001ba8:	00dd      	lsls	r5, r3, #3
 8001baa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001bae:	00d4      	lsls	r4, r2, #3
 8001bb0:	4622      	mov	r2, r4
 8001bb2:	462b      	mov	r3, r5
 8001bb4:	1814      	adds	r4, r2, r0
 8001bb6:	653c      	str	r4, [r7, #80]	; 0x50
 8001bb8:	414b      	adcs	r3, r1
 8001bba:	657b      	str	r3, [r7, #84]	; 0x54
 8001bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	f04f 0300 	mov.w	r3, #0
 8001bc6:	1891      	adds	r1, r2, r2
 8001bc8:	61b9      	str	r1, [r7, #24]
 8001bca:	415b      	adcs	r3, r3
 8001bcc:	61fb      	str	r3, [r7, #28]
 8001bce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bd2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001bd6:	f7fe faff 	bl	80001d8 <__aeabi_uldivmod>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	4b6c      	ldr	r3, [pc, #432]	; (8001d90 <UART_SetConfig+0x38c>)
 8001be0:	fba3 1302 	umull	r1, r3, r3, r2
 8001be4:	095b      	lsrs	r3, r3, #5
 8001be6:	2164      	movs	r1, #100	; 0x64
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	3332      	adds	r3, #50	; 0x32
 8001bf2:	4a67      	ldr	r2, [pc, #412]	; (8001d90 <UART_SetConfig+0x38c>)
 8001bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf8:	095b      	lsrs	r3, r3, #5
 8001bfa:	f003 0207 	and.w	r2, r3, #7
 8001bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4432      	add	r2, r6
 8001c04:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001c06:	e0b9      	b.n	8001d7c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001c08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c0a:	461c      	mov	r4, r3
 8001c0c:	f04f 0500 	mov.w	r5, #0
 8001c10:	4622      	mov	r2, r4
 8001c12:	462b      	mov	r3, r5
 8001c14:	1891      	adds	r1, r2, r2
 8001c16:	6139      	str	r1, [r7, #16]
 8001c18:	415b      	adcs	r3, r3
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001c20:	1912      	adds	r2, r2, r4
 8001c22:	eb45 0303 	adc.w	r3, r5, r3
 8001c26:	f04f 0000 	mov.w	r0, #0
 8001c2a:	f04f 0100 	mov.w	r1, #0
 8001c2e:	00d9      	lsls	r1, r3, #3
 8001c30:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c34:	00d0      	lsls	r0, r2, #3
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	eb12 0804 	adds.w	r8, r2, r4
 8001c3e:	eb43 0905 	adc.w	r9, r3, r5
 8001c42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f04f 0100 	mov.w	r1, #0
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	f04f 0300 	mov.w	r3, #0
 8001c54:	008b      	lsls	r3, r1, #2
 8001c56:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001c5a:	0082      	lsls	r2, r0, #2
 8001c5c:	4640      	mov	r0, r8
 8001c5e:	4649      	mov	r1, r9
 8001c60:	f7fe faba 	bl	80001d8 <__aeabi_uldivmod>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	4b49      	ldr	r3, [pc, #292]	; (8001d90 <UART_SetConfig+0x38c>)
 8001c6a:	fba3 2302 	umull	r2, r3, r3, r2
 8001c6e:	095b      	lsrs	r3, r3, #5
 8001c70:	011e      	lsls	r6, r3, #4
 8001c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c74:	4618      	mov	r0, r3
 8001c76:	f04f 0100 	mov.w	r1, #0
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	1894      	adds	r4, r2, r2
 8001c80:	60bc      	str	r4, [r7, #8]
 8001c82:	415b      	adcs	r3, r3
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c8a:	1812      	adds	r2, r2, r0
 8001c8c:	eb41 0303 	adc.w	r3, r1, r3
 8001c90:	f04f 0400 	mov.w	r4, #0
 8001c94:	f04f 0500 	mov.w	r5, #0
 8001c98:	00dd      	lsls	r5, r3, #3
 8001c9a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001c9e:	00d4      	lsls	r4, r2, #3
 8001ca0:	4622      	mov	r2, r4
 8001ca2:	462b      	mov	r3, r5
 8001ca4:	1814      	adds	r4, r2, r0
 8001ca6:	64bc      	str	r4, [r7, #72]	; 0x48
 8001ca8:	414b      	adcs	r3, r1
 8001caa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001cac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f04f 0100 	mov.w	r1, #0
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	008b      	lsls	r3, r1, #2
 8001cc0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001cc4:	0082      	lsls	r2, r0, #2
 8001cc6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001cca:	f7fe fa85 	bl	80001d8 <__aeabi_uldivmod>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	4b2f      	ldr	r3, [pc, #188]	; (8001d90 <UART_SetConfig+0x38c>)
 8001cd4:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd8:	095b      	lsrs	r3, r3, #5
 8001cda:	2164      	movs	r1, #100	; 0x64
 8001cdc:	fb01 f303 	mul.w	r3, r1, r3
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	3332      	adds	r3, #50	; 0x32
 8001ce6:	4a2a      	ldr	r2, [pc, #168]	; (8001d90 <UART_SetConfig+0x38c>)
 8001ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cec:	095b      	lsrs	r3, r3, #5
 8001cee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cf2:	441e      	add	r6, r3
 8001cf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f04f 0100 	mov.w	r1, #0
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	1894      	adds	r4, r2, r2
 8001d02:	603c      	str	r4, [r7, #0]
 8001d04:	415b      	adcs	r3, r3
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d0c:	1812      	adds	r2, r2, r0
 8001d0e:	eb41 0303 	adc.w	r3, r1, r3
 8001d12:	f04f 0400 	mov.w	r4, #0
 8001d16:	f04f 0500 	mov.w	r5, #0
 8001d1a:	00dd      	lsls	r5, r3, #3
 8001d1c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8001d20:	00d4      	lsls	r4, r2, #3
 8001d22:	4622      	mov	r2, r4
 8001d24:	462b      	mov	r3, r5
 8001d26:	eb12 0a00 	adds.w	sl, r2, r0
 8001d2a:	eb43 0b01 	adc.w	fp, r3, r1
 8001d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f04f 0100 	mov.w	r1, #0
 8001d38:	f04f 0200 	mov.w	r2, #0
 8001d3c:	f04f 0300 	mov.w	r3, #0
 8001d40:	008b      	lsls	r3, r1, #2
 8001d42:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8001d46:	0082      	lsls	r2, r0, #2
 8001d48:	4650      	mov	r0, sl
 8001d4a:	4659      	mov	r1, fp
 8001d4c:	f7fe fa44 	bl	80001d8 <__aeabi_uldivmod>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4b0e      	ldr	r3, [pc, #56]	; (8001d90 <UART_SetConfig+0x38c>)
 8001d56:	fba3 1302 	umull	r1, r3, r3, r2
 8001d5a:	095b      	lsrs	r3, r3, #5
 8001d5c:	2164      	movs	r1, #100	; 0x64
 8001d5e:	fb01 f303 	mul.w	r3, r1, r3
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	3332      	adds	r3, #50	; 0x32
 8001d68:	4a09      	ldr	r2, [pc, #36]	; (8001d90 <UART_SetConfig+0x38c>)
 8001d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6e:	095b      	lsrs	r3, r3, #5
 8001d70:	f003 020f 	and.w	r2, r3, #15
 8001d74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4432      	add	r2, r6
 8001d7a:	609a      	str	r2, [r3, #8]
}
 8001d7c:	bf00      	nop
 8001d7e:	377c      	adds	r7, #124	; 0x7c
 8001d80:	46bd      	mov	sp, r7
 8001d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d86:	bf00      	nop
 8001d88:	40011000 	.word	0x40011000
 8001d8c:	40011400 	.word	0x40011400
 8001d90:	51eb851f 	.word	0x51eb851f

08001d94 <__errno>:
 8001d94:	4b01      	ldr	r3, [pc, #4]	; (8001d9c <__errno+0x8>)
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	2000000c 	.word	0x2000000c

08001da0 <__libc_init_array>:
 8001da0:	b570      	push	{r4, r5, r6, lr}
 8001da2:	4d0d      	ldr	r5, [pc, #52]	; (8001dd8 <__libc_init_array+0x38>)
 8001da4:	4c0d      	ldr	r4, [pc, #52]	; (8001ddc <__libc_init_array+0x3c>)
 8001da6:	1b64      	subs	r4, r4, r5
 8001da8:	10a4      	asrs	r4, r4, #2
 8001daa:	2600      	movs	r6, #0
 8001dac:	42a6      	cmp	r6, r4
 8001dae:	d109      	bne.n	8001dc4 <__libc_init_array+0x24>
 8001db0:	4d0b      	ldr	r5, [pc, #44]	; (8001de0 <__libc_init_array+0x40>)
 8001db2:	4c0c      	ldr	r4, [pc, #48]	; (8001de4 <__libc_init_array+0x44>)
 8001db4:	f000 fce6 	bl	8002784 <_init>
 8001db8:	1b64      	subs	r4, r4, r5
 8001dba:	10a4      	asrs	r4, r4, #2
 8001dbc:	2600      	movs	r6, #0
 8001dbe:	42a6      	cmp	r6, r4
 8001dc0:	d105      	bne.n	8001dce <__libc_init_array+0x2e>
 8001dc2:	bd70      	pop	{r4, r5, r6, pc}
 8001dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dc8:	4798      	blx	r3
 8001dca:	3601      	adds	r6, #1
 8001dcc:	e7ee      	b.n	8001dac <__libc_init_array+0xc>
 8001dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dd2:	4798      	blx	r3
 8001dd4:	3601      	adds	r6, #1
 8001dd6:	e7f2      	b.n	8001dbe <__libc_init_array+0x1e>
 8001dd8:	08002830 	.word	0x08002830
 8001ddc:	08002830 	.word	0x08002830
 8001de0:	08002830 	.word	0x08002830
 8001de4:	08002834 	.word	0x08002834

08001de8 <memset>:
 8001de8:	4402      	add	r2, r0
 8001dea:	4603      	mov	r3, r0
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d100      	bne.n	8001df2 <memset+0xa>
 8001df0:	4770      	bx	lr
 8001df2:	f803 1b01 	strb.w	r1, [r3], #1
 8001df6:	e7f9      	b.n	8001dec <memset+0x4>

08001df8 <_puts_r>:
 8001df8:	b570      	push	{r4, r5, r6, lr}
 8001dfa:	460e      	mov	r6, r1
 8001dfc:	4605      	mov	r5, r0
 8001dfe:	b118      	cbz	r0, 8001e08 <_puts_r+0x10>
 8001e00:	6983      	ldr	r3, [r0, #24]
 8001e02:	b90b      	cbnz	r3, 8001e08 <_puts_r+0x10>
 8001e04:	f000 fa48 	bl	8002298 <__sinit>
 8001e08:	69ab      	ldr	r3, [r5, #24]
 8001e0a:	68ac      	ldr	r4, [r5, #8]
 8001e0c:	b913      	cbnz	r3, 8001e14 <_puts_r+0x1c>
 8001e0e:	4628      	mov	r0, r5
 8001e10:	f000 fa42 	bl	8002298 <__sinit>
 8001e14:	4b2c      	ldr	r3, [pc, #176]	; (8001ec8 <_puts_r+0xd0>)
 8001e16:	429c      	cmp	r4, r3
 8001e18:	d120      	bne.n	8001e5c <_puts_r+0x64>
 8001e1a:	686c      	ldr	r4, [r5, #4]
 8001e1c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e1e:	07db      	lsls	r3, r3, #31
 8001e20:	d405      	bmi.n	8001e2e <_puts_r+0x36>
 8001e22:	89a3      	ldrh	r3, [r4, #12]
 8001e24:	0598      	lsls	r0, r3, #22
 8001e26:	d402      	bmi.n	8001e2e <_puts_r+0x36>
 8001e28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e2a:	f000 fad3 	bl	80023d4 <__retarget_lock_acquire_recursive>
 8001e2e:	89a3      	ldrh	r3, [r4, #12]
 8001e30:	0719      	lsls	r1, r3, #28
 8001e32:	d51d      	bpl.n	8001e70 <_puts_r+0x78>
 8001e34:	6923      	ldr	r3, [r4, #16]
 8001e36:	b1db      	cbz	r3, 8001e70 <_puts_r+0x78>
 8001e38:	3e01      	subs	r6, #1
 8001e3a:	68a3      	ldr	r3, [r4, #8]
 8001e3c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001e40:	3b01      	subs	r3, #1
 8001e42:	60a3      	str	r3, [r4, #8]
 8001e44:	bb39      	cbnz	r1, 8001e96 <_puts_r+0x9e>
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	da38      	bge.n	8001ebc <_puts_r+0xc4>
 8001e4a:	4622      	mov	r2, r4
 8001e4c:	210a      	movs	r1, #10
 8001e4e:	4628      	mov	r0, r5
 8001e50:	f000 f848 	bl	8001ee4 <__swbuf_r>
 8001e54:	3001      	adds	r0, #1
 8001e56:	d011      	beq.n	8001e7c <_puts_r+0x84>
 8001e58:	250a      	movs	r5, #10
 8001e5a:	e011      	b.n	8001e80 <_puts_r+0x88>
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <_puts_r+0xd4>)
 8001e5e:	429c      	cmp	r4, r3
 8001e60:	d101      	bne.n	8001e66 <_puts_r+0x6e>
 8001e62:	68ac      	ldr	r4, [r5, #8]
 8001e64:	e7da      	b.n	8001e1c <_puts_r+0x24>
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <_puts_r+0xd8>)
 8001e68:	429c      	cmp	r4, r3
 8001e6a:	bf08      	it	eq
 8001e6c:	68ec      	ldreq	r4, [r5, #12]
 8001e6e:	e7d5      	b.n	8001e1c <_puts_r+0x24>
 8001e70:	4621      	mov	r1, r4
 8001e72:	4628      	mov	r0, r5
 8001e74:	f000 f888 	bl	8001f88 <__swsetup_r>
 8001e78:	2800      	cmp	r0, #0
 8001e7a:	d0dd      	beq.n	8001e38 <_puts_r+0x40>
 8001e7c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001e80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e82:	07da      	lsls	r2, r3, #31
 8001e84:	d405      	bmi.n	8001e92 <_puts_r+0x9a>
 8001e86:	89a3      	ldrh	r3, [r4, #12]
 8001e88:	059b      	lsls	r3, r3, #22
 8001e8a:	d402      	bmi.n	8001e92 <_puts_r+0x9a>
 8001e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e8e:	f000 faa2 	bl	80023d6 <__retarget_lock_release_recursive>
 8001e92:	4628      	mov	r0, r5
 8001e94:	bd70      	pop	{r4, r5, r6, pc}
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	da04      	bge.n	8001ea4 <_puts_r+0xac>
 8001e9a:	69a2      	ldr	r2, [r4, #24]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	dc06      	bgt.n	8001eae <_puts_r+0xb6>
 8001ea0:	290a      	cmp	r1, #10
 8001ea2:	d004      	beq.n	8001eae <_puts_r+0xb6>
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	1c5a      	adds	r2, r3, #1
 8001ea8:	6022      	str	r2, [r4, #0]
 8001eaa:	7019      	strb	r1, [r3, #0]
 8001eac:	e7c5      	b.n	8001e3a <_puts_r+0x42>
 8001eae:	4622      	mov	r2, r4
 8001eb0:	4628      	mov	r0, r5
 8001eb2:	f000 f817 	bl	8001ee4 <__swbuf_r>
 8001eb6:	3001      	adds	r0, #1
 8001eb8:	d1bf      	bne.n	8001e3a <_puts_r+0x42>
 8001eba:	e7df      	b.n	8001e7c <_puts_r+0x84>
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	250a      	movs	r5, #10
 8001ec0:	1c5a      	adds	r2, r3, #1
 8001ec2:	6022      	str	r2, [r4, #0]
 8001ec4:	701d      	strb	r5, [r3, #0]
 8001ec6:	e7db      	b.n	8001e80 <_puts_r+0x88>
 8001ec8:	080027e8 	.word	0x080027e8
 8001ecc:	08002808 	.word	0x08002808
 8001ed0:	080027c8 	.word	0x080027c8

08001ed4 <puts>:
 8001ed4:	4b02      	ldr	r3, [pc, #8]	; (8001ee0 <puts+0xc>)
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	6818      	ldr	r0, [r3, #0]
 8001eda:	f7ff bf8d 	b.w	8001df8 <_puts_r>
 8001ede:	bf00      	nop
 8001ee0:	2000000c 	.word	0x2000000c

08001ee4 <__swbuf_r>:
 8001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ee6:	460e      	mov	r6, r1
 8001ee8:	4614      	mov	r4, r2
 8001eea:	4605      	mov	r5, r0
 8001eec:	b118      	cbz	r0, 8001ef6 <__swbuf_r+0x12>
 8001eee:	6983      	ldr	r3, [r0, #24]
 8001ef0:	b90b      	cbnz	r3, 8001ef6 <__swbuf_r+0x12>
 8001ef2:	f000 f9d1 	bl	8002298 <__sinit>
 8001ef6:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <__swbuf_r+0x98>)
 8001ef8:	429c      	cmp	r4, r3
 8001efa:	d12b      	bne.n	8001f54 <__swbuf_r+0x70>
 8001efc:	686c      	ldr	r4, [r5, #4]
 8001efe:	69a3      	ldr	r3, [r4, #24]
 8001f00:	60a3      	str	r3, [r4, #8]
 8001f02:	89a3      	ldrh	r3, [r4, #12]
 8001f04:	071a      	lsls	r2, r3, #28
 8001f06:	d52f      	bpl.n	8001f68 <__swbuf_r+0x84>
 8001f08:	6923      	ldr	r3, [r4, #16]
 8001f0a:	b36b      	cbz	r3, 8001f68 <__swbuf_r+0x84>
 8001f0c:	6923      	ldr	r3, [r4, #16]
 8001f0e:	6820      	ldr	r0, [r4, #0]
 8001f10:	1ac0      	subs	r0, r0, r3
 8001f12:	6963      	ldr	r3, [r4, #20]
 8001f14:	b2f6      	uxtb	r6, r6
 8001f16:	4283      	cmp	r3, r0
 8001f18:	4637      	mov	r7, r6
 8001f1a:	dc04      	bgt.n	8001f26 <__swbuf_r+0x42>
 8001f1c:	4621      	mov	r1, r4
 8001f1e:	4628      	mov	r0, r5
 8001f20:	f000 f926 	bl	8002170 <_fflush_r>
 8001f24:	bb30      	cbnz	r0, 8001f74 <__swbuf_r+0x90>
 8001f26:	68a3      	ldr	r3, [r4, #8]
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	60a3      	str	r3, [r4, #8]
 8001f2c:	6823      	ldr	r3, [r4, #0]
 8001f2e:	1c5a      	adds	r2, r3, #1
 8001f30:	6022      	str	r2, [r4, #0]
 8001f32:	701e      	strb	r6, [r3, #0]
 8001f34:	6963      	ldr	r3, [r4, #20]
 8001f36:	3001      	adds	r0, #1
 8001f38:	4283      	cmp	r3, r0
 8001f3a:	d004      	beq.n	8001f46 <__swbuf_r+0x62>
 8001f3c:	89a3      	ldrh	r3, [r4, #12]
 8001f3e:	07db      	lsls	r3, r3, #31
 8001f40:	d506      	bpl.n	8001f50 <__swbuf_r+0x6c>
 8001f42:	2e0a      	cmp	r6, #10
 8001f44:	d104      	bne.n	8001f50 <__swbuf_r+0x6c>
 8001f46:	4621      	mov	r1, r4
 8001f48:	4628      	mov	r0, r5
 8001f4a:	f000 f911 	bl	8002170 <_fflush_r>
 8001f4e:	b988      	cbnz	r0, 8001f74 <__swbuf_r+0x90>
 8001f50:	4638      	mov	r0, r7
 8001f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f54:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <__swbuf_r+0x9c>)
 8001f56:	429c      	cmp	r4, r3
 8001f58:	d101      	bne.n	8001f5e <__swbuf_r+0x7a>
 8001f5a:	68ac      	ldr	r4, [r5, #8]
 8001f5c:	e7cf      	b.n	8001efe <__swbuf_r+0x1a>
 8001f5e:	4b09      	ldr	r3, [pc, #36]	; (8001f84 <__swbuf_r+0xa0>)
 8001f60:	429c      	cmp	r4, r3
 8001f62:	bf08      	it	eq
 8001f64:	68ec      	ldreq	r4, [r5, #12]
 8001f66:	e7ca      	b.n	8001efe <__swbuf_r+0x1a>
 8001f68:	4621      	mov	r1, r4
 8001f6a:	4628      	mov	r0, r5
 8001f6c:	f000 f80c 	bl	8001f88 <__swsetup_r>
 8001f70:	2800      	cmp	r0, #0
 8001f72:	d0cb      	beq.n	8001f0c <__swbuf_r+0x28>
 8001f74:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001f78:	e7ea      	b.n	8001f50 <__swbuf_r+0x6c>
 8001f7a:	bf00      	nop
 8001f7c:	080027e8 	.word	0x080027e8
 8001f80:	08002808 	.word	0x08002808
 8001f84:	080027c8 	.word	0x080027c8

08001f88 <__swsetup_r>:
 8001f88:	4b32      	ldr	r3, [pc, #200]	; (8002054 <__swsetup_r+0xcc>)
 8001f8a:	b570      	push	{r4, r5, r6, lr}
 8001f8c:	681d      	ldr	r5, [r3, #0]
 8001f8e:	4606      	mov	r6, r0
 8001f90:	460c      	mov	r4, r1
 8001f92:	b125      	cbz	r5, 8001f9e <__swsetup_r+0x16>
 8001f94:	69ab      	ldr	r3, [r5, #24]
 8001f96:	b913      	cbnz	r3, 8001f9e <__swsetup_r+0x16>
 8001f98:	4628      	mov	r0, r5
 8001f9a:	f000 f97d 	bl	8002298 <__sinit>
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <__swsetup_r+0xd0>)
 8001fa0:	429c      	cmp	r4, r3
 8001fa2:	d10f      	bne.n	8001fc4 <__swsetup_r+0x3c>
 8001fa4:	686c      	ldr	r4, [r5, #4]
 8001fa6:	89a3      	ldrh	r3, [r4, #12]
 8001fa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fac:	0719      	lsls	r1, r3, #28
 8001fae:	d42c      	bmi.n	800200a <__swsetup_r+0x82>
 8001fb0:	06dd      	lsls	r5, r3, #27
 8001fb2:	d411      	bmi.n	8001fd8 <__swsetup_r+0x50>
 8001fb4:	2309      	movs	r3, #9
 8001fb6:	6033      	str	r3, [r6, #0]
 8001fb8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001fbc:	81a3      	strh	r3, [r4, #12]
 8001fbe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fc2:	e03e      	b.n	8002042 <__swsetup_r+0xba>
 8001fc4:	4b25      	ldr	r3, [pc, #148]	; (800205c <__swsetup_r+0xd4>)
 8001fc6:	429c      	cmp	r4, r3
 8001fc8:	d101      	bne.n	8001fce <__swsetup_r+0x46>
 8001fca:	68ac      	ldr	r4, [r5, #8]
 8001fcc:	e7eb      	b.n	8001fa6 <__swsetup_r+0x1e>
 8001fce:	4b24      	ldr	r3, [pc, #144]	; (8002060 <__swsetup_r+0xd8>)
 8001fd0:	429c      	cmp	r4, r3
 8001fd2:	bf08      	it	eq
 8001fd4:	68ec      	ldreq	r4, [r5, #12]
 8001fd6:	e7e6      	b.n	8001fa6 <__swsetup_r+0x1e>
 8001fd8:	0758      	lsls	r0, r3, #29
 8001fda:	d512      	bpl.n	8002002 <__swsetup_r+0x7a>
 8001fdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001fde:	b141      	cbz	r1, 8001ff2 <__swsetup_r+0x6a>
 8001fe0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001fe4:	4299      	cmp	r1, r3
 8001fe6:	d002      	beq.n	8001fee <__swsetup_r+0x66>
 8001fe8:	4630      	mov	r0, r6
 8001fea:	f000 fa59 	bl	80024a0 <_free_r>
 8001fee:	2300      	movs	r3, #0
 8001ff0:	6363      	str	r3, [r4, #52]	; 0x34
 8001ff2:	89a3      	ldrh	r3, [r4, #12]
 8001ff4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001ff8:	81a3      	strh	r3, [r4, #12]
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	6063      	str	r3, [r4, #4]
 8001ffe:	6923      	ldr	r3, [r4, #16]
 8002000:	6023      	str	r3, [r4, #0]
 8002002:	89a3      	ldrh	r3, [r4, #12]
 8002004:	f043 0308 	orr.w	r3, r3, #8
 8002008:	81a3      	strh	r3, [r4, #12]
 800200a:	6923      	ldr	r3, [r4, #16]
 800200c:	b94b      	cbnz	r3, 8002022 <__swsetup_r+0x9a>
 800200e:	89a3      	ldrh	r3, [r4, #12]
 8002010:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002014:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002018:	d003      	beq.n	8002022 <__swsetup_r+0x9a>
 800201a:	4621      	mov	r1, r4
 800201c:	4630      	mov	r0, r6
 800201e:	f000 f9ff 	bl	8002420 <__smakebuf_r>
 8002022:	89a0      	ldrh	r0, [r4, #12]
 8002024:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002028:	f010 0301 	ands.w	r3, r0, #1
 800202c:	d00a      	beq.n	8002044 <__swsetup_r+0xbc>
 800202e:	2300      	movs	r3, #0
 8002030:	60a3      	str	r3, [r4, #8]
 8002032:	6963      	ldr	r3, [r4, #20]
 8002034:	425b      	negs	r3, r3
 8002036:	61a3      	str	r3, [r4, #24]
 8002038:	6923      	ldr	r3, [r4, #16]
 800203a:	b943      	cbnz	r3, 800204e <__swsetup_r+0xc6>
 800203c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002040:	d1ba      	bne.n	8001fb8 <__swsetup_r+0x30>
 8002042:	bd70      	pop	{r4, r5, r6, pc}
 8002044:	0781      	lsls	r1, r0, #30
 8002046:	bf58      	it	pl
 8002048:	6963      	ldrpl	r3, [r4, #20]
 800204a:	60a3      	str	r3, [r4, #8]
 800204c:	e7f4      	b.n	8002038 <__swsetup_r+0xb0>
 800204e:	2000      	movs	r0, #0
 8002050:	e7f7      	b.n	8002042 <__swsetup_r+0xba>
 8002052:	bf00      	nop
 8002054:	2000000c 	.word	0x2000000c
 8002058:	080027e8 	.word	0x080027e8
 800205c:	08002808 	.word	0x08002808
 8002060:	080027c8 	.word	0x080027c8

08002064 <__sflush_r>:
 8002064:	898a      	ldrh	r2, [r1, #12]
 8002066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800206a:	4605      	mov	r5, r0
 800206c:	0710      	lsls	r0, r2, #28
 800206e:	460c      	mov	r4, r1
 8002070:	d458      	bmi.n	8002124 <__sflush_r+0xc0>
 8002072:	684b      	ldr	r3, [r1, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	dc05      	bgt.n	8002084 <__sflush_r+0x20>
 8002078:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800207a:	2b00      	cmp	r3, #0
 800207c:	dc02      	bgt.n	8002084 <__sflush_r+0x20>
 800207e:	2000      	movs	r0, #0
 8002080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002084:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002086:	2e00      	cmp	r6, #0
 8002088:	d0f9      	beq.n	800207e <__sflush_r+0x1a>
 800208a:	2300      	movs	r3, #0
 800208c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002090:	682f      	ldr	r7, [r5, #0]
 8002092:	602b      	str	r3, [r5, #0]
 8002094:	d032      	beq.n	80020fc <__sflush_r+0x98>
 8002096:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002098:	89a3      	ldrh	r3, [r4, #12]
 800209a:	075a      	lsls	r2, r3, #29
 800209c:	d505      	bpl.n	80020aa <__sflush_r+0x46>
 800209e:	6863      	ldr	r3, [r4, #4]
 80020a0:	1ac0      	subs	r0, r0, r3
 80020a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020a4:	b10b      	cbz	r3, 80020aa <__sflush_r+0x46>
 80020a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020a8:	1ac0      	subs	r0, r0, r3
 80020aa:	2300      	movs	r3, #0
 80020ac:	4602      	mov	r2, r0
 80020ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80020b0:	6a21      	ldr	r1, [r4, #32]
 80020b2:	4628      	mov	r0, r5
 80020b4:	47b0      	blx	r6
 80020b6:	1c43      	adds	r3, r0, #1
 80020b8:	89a3      	ldrh	r3, [r4, #12]
 80020ba:	d106      	bne.n	80020ca <__sflush_r+0x66>
 80020bc:	6829      	ldr	r1, [r5, #0]
 80020be:	291d      	cmp	r1, #29
 80020c0:	d82c      	bhi.n	800211c <__sflush_r+0xb8>
 80020c2:	4a2a      	ldr	r2, [pc, #168]	; (800216c <__sflush_r+0x108>)
 80020c4:	40ca      	lsrs	r2, r1
 80020c6:	07d6      	lsls	r6, r2, #31
 80020c8:	d528      	bpl.n	800211c <__sflush_r+0xb8>
 80020ca:	2200      	movs	r2, #0
 80020cc:	6062      	str	r2, [r4, #4]
 80020ce:	04d9      	lsls	r1, r3, #19
 80020d0:	6922      	ldr	r2, [r4, #16]
 80020d2:	6022      	str	r2, [r4, #0]
 80020d4:	d504      	bpl.n	80020e0 <__sflush_r+0x7c>
 80020d6:	1c42      	adds	r2, r0, #1
 80020d8:	d101      	bne.n	80020de <__sflush_r+0x7a>
 80020da:	682b      	ldr	r3, [r5, #0]
 80020dc:	b903      	cbnz	r3, 80020e0 <__sflush_r+0x7c>
 80020de:	6560      	str	r0, [r4, #84]	; 0x54
 80020e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020e2:	602f      	str	r7, [r5, #0]
 80020e4:	2900      	cmp	r1, #0
 80020e6:	d0ca      	beq.n	800207e <__sflush_r+0x1a>
 80020e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020ec:	4299      	cmp	r1, r3
 80020ee:	d002      	beq.n	80020f6 <__sflush_r+0x92>
 80020f0:	4628      	mov	r0, r5
 80020f2:	f000 f9d5 	bl	80024a0 <_free_r>
 80020f6:	2000      	movs	r0, #0
 80020f8:	6360      	str	r0, [r4, #52]	; 0x34
 80020fa:	e7c1      	b.n	8002080 <__sflush_r+0x1c>
 80020fc:	6a21      	ldr	r1, [r4, #32]
 80020fe:	2301      	movs	r3, #1
 8002100:	4628      	mov	r0, r5
 8002102:	47b0      	blx	r6
 8002104:	1c41      	adds	r1, r0, #1
 8002106:	d1c7      	bne.n	8002098 <__sflush_r+0x34>
 8002108:	682b      	ldr	r3, [r5, #0]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d0c4      	beq.n	8002098 <__sflush_r+0x34>
 800210e:	2b1d      	cmp	r3, #29
 8002110:	d001      	beq.n	8002116 <__sflush_r+0xb2>
 8002112:	2b16      	cmp	r3, #22
 8002114:	d101      	bne.n	800211a <__sflush_r+0xb6>
 8002116:	602f      	str	r7, [r5, #0]
 8002118:	e7b1      	b.n	800207e <__sflush_r+0x1a>
 800211a:	89a3      	ldrh	r3, [r4, #12]
 800211c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002120:	81a3      	strh	r3, [r4, #12]
 8002122:	e7ad      	b.n	8002080 <__sflush_r+0x1c>
 8002124:	690f      	ldr	r7, [r1, #16]
 8002126:	2f00      	cmp	r7, #0
 8002128:	d0a9      	beq.n	800207e <__sflush_r+0x1a>
 800212a:	0793      	lsls	r3, r2, #30
 800212c:	680e      	ldr	r6, [r1, #0]
 800212e:	bf08      	it	eq
 8002130:	694b      	ldreq	r3, [r1, #20]
 8002132:	600f      	str	r7, [r1, #0]
 8002134:	bf18      	it	ne
 8002136:	2300      	movne	r3, #0
 8002138:	eba6 0807 	sub.w	r8, r6, r7
 800213c:	608b      	str	r3, [r1, #8]
 800213e:	f1b8 0f00 	cmp.w	r8, #0
 8002142:	dd9c      	ble.n	800207e <__sflush_r+0x1a>
 8002144:	6a21      	ldr	r1, [r4, #32]
 8002146:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002148:	4643      	mov	r3, r8
 800214a:	463a      	mov	r2, r7
 800214c:	4628      	mov	r0, r5
 800214e:	47b0      	blx	r6
 8002150:	2800      	cmp	r0, #0
 8002152:	dc06      	bgt.n	8002162 <__sflush_r+0xfe>
 8002154:	89a3      	ldrh	r3, [r4, #12]
 8002156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800215a:	81a3      	strh	r3, [r4, #12]
 800215c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002160:	e78e      	b.n	8002080 <__sflush_r+0x1c>
 8002162:	4407      	add	r7, r0
 8002164:	eba8 0800 	sub.w	r8, r8, r0
 8002168:	e7e9      	b.n	800213e <__sflush_r+0xda>
 800216a:	bf00      	nop
 800216c:	20400001 	.word	0x20400001

08002170 <_fflush_r>:
 8002170:	b538      	push	{r3, r4, r5, lr}
 8002172:	690b      	ldr	r3, [r1, #16]
 8002174:	4605      	mov	r5, r0
 8002176:	460c      	mov	r4, r1
 8002178:	b913      	cbnz	r3, 8002180 <_fflush_r+0x10>
 800217a:	2500      	movs	r5, #0
 800217c:	4628      	mov	r0, r5
 800217e:	bd38      	pop	{r3, r4, r5, pc}
 8002180:	b118      	cbz	r0, 800218a <_fflush_r+0x1a>
 8002182:	6983      	ldr	r3, [r0, #24]
 8002184:	b90b      	cbnz	r3, 800218a <_fflush_r+0x1a>
 8002186:	f000 f887 	bl	8002298 <__sinit>
 800218a:	4b14      	ldr	r3, [pc, #80]	; (80021dc <_fflush_r+0x6c>)
 800218c:	429c      	cmp	r4, r3
 800218e:	d11b      	bne.n	80021c8 <_fflush_r+0x58>
 8002190:	686c      	ldr	r4, [r5, #4]
 8002192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0ef      	beq.n	800217a <_fflush_r+0xa>
 800219a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800219c:	07d0      	lsls	r0, r2, #31
 800219e:	d404      	bmi.n	80021aa <_fflush_r+0x3a>
 80021a0:	0599      	lsls	r1, r3, #22
 80021a2:	d402      	bmi.n	80021aa <_fflush_r+0x3a>
 80021a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021a6:	f000 f915 	bl	80023d4 <__retarget_lock_acquire_recursive>
 80021aa:	4628      	mov	r0, r5
 80021ac:	4621      	mov	r1, r4
 80021ae:	f7ff ff59 	bl	8002064 <__sflush_r>
 80021b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80021b4:	07da      	lsls	r2, r3, #31
 80021b6:	4605      	mov	r5, r0
 80021b8:	d4e0      	bmi.n	800217c <_fflush_r+0xc>
 80021ba:	89a3      	ldrh	r3, [r4, #12]
 80021bc:	059b      	lsls	r3, r3, #22
 80021be:	d4dd      	bmi.n	800217c <_fflush_r+0xc>
 80021c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80021c2:	f000 f908 	bl	80023d6 <__retarget_lock_release_recursive>
 80021c6:	e7d9      	b.n	800217c <_fflush_r+0xc>
 80021c8:	4b05      	ldr	r3, [pc, #20]	; (80021e0 <_fflush_r+0x70>)
 80021ca:	429c      	cmp	r4, r3
 80021cc:	d101      	bne.n	80021d2 <_fflush_r+0x62>
 80021ce:	68ac      	ldr	r4, [r5, #8]
 80021d0:	e7df      	b.n	8002192 <_fflush_r+0x22>
 80021d2:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <_fflush_r+0x74>)
 80021d4:	429c      	cmp	r4, r3
 80021d6:	bf08      	it	eq
 80021d8:	68ec      	ldreq	r4, [r5, #12]
 80021da:	e7da      	b.n	8002192 <_fflush_r+0x22>
 80021dc:	080027e8 	.word	0x080027e8
 80021e0:	08002808 	.word	0x08002808
 80021e4:	080027c8 	.word	0x080027c8

080021e8 <std>:
 80021e8:	2300      	movs	r3, #0
 80021ea:	b510      	push	{r4, lr}
 80021ec:	4604      	mov	r4, r0
 80021ee:	e9c0 3300 	strd	r3, r3, [r0]
 80021f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80021f6:	6083      	str	r3, [r0, #8]
 80021f8:	8181      	strh	r1, [r0, #12]
 80021fa:	6643      	str	r3, [r0, #100]	; 0x64
 80021fc:	81c2      	strh	r2, [r0, #14]
 80021fe:	6183      	str	r3, [r0, #24]
 8002200:	4619      	mov	r1, r3
 8002202:	2208      	movs	r2, #8
 8002204:	305c      	adds	r0, #92	; 0x5c
 8002206:	f7ff fdef 	bl	8001de8 <memset>
 800220a:	4b05      	ldr	r3, [pc, #20]	; (8002220 <std+0x38>)
 800220c:	6263      	str	r3, [r4, #36]	; 0x24
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <std+0x3c>)
 8002210:	62a3      	str	r3, [r4, #40]	; 0x28
 8002212:	4b05      	ldr	r3, [pc, #20]	; (8002228 <std+0x40>)
 8002214:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002216:	4b05      	ldr	r3, [pc, #20]	; (800222c <std+0x44>)
 8002218:	6224      	str	r4, [r4, #32]
 800221a:	6323      	str	r3, [r4, #48]	; 0x30
 800221c:	bd10      	pop	{r4, pc}
 800221e:	bf00      	nop
 8002220:	08002615 	.word	0x08002615
 8002224:	08002637 	.word	0x08002637
 8002228:	0800266f 	.word	0x0800266f
 800222c:	08002693 	.word	0x08002693

08002230 <_cleanup_r>:
 8002230:	4901      	ldr	r1, [pc, #4]	; (8002238 <_cleanup_r+0x8>)
 8002232:	f000 b8af 	b.w	8002394 <_fwalk_reent>
 8002236:	bf00      	nop
 8002238:	08002171 	.word	0x08002171

0800223c <__sfmoreglue>:
 800223c:	b570      	push	{r4, r5, r6, lr}
 800223e:	1e4a      	subs	r2, r1, #1
 8002240:	2568      	movs	r5, #104	; 0x68
 8002242:	4355      	muls	r5, r2
 8002244:	460e      	mov	r6, r1
 8002246:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800224a:	f000 f979 	bl	8002540 <_malloc_r>
 800224e:	4604      	mov	r4, r0
 8002250:	b140      	cbz	r0, 8002264 <__sfmoreglue+0x28>
 8002252:	2100      	movs	r1, #0
 8002254:	e9c0 1600 	strd	r1, r6, [r0]
 8002258:	300c      	adds	r0, #12
 800225a:	60a0      	str	r0, [r4, #8]
 800225c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002260:	f7ff fdc2 	bl	8001de8 <memset>
 8002264:	4620      	mov	r0, r4
 8002266:	bd70      	pop	{r4, r5, r6, pc}

08002268 <__sfp_lock_acquire>:
 8002268:	4801      	ldr	r0, [pc, #4]	; (8002270 <__sfp_lock_acquire+0x8>)
 800226a:	f000 b8b3 	b.w	80023d4 <__retarget_lock_acquire_recursive>
 800226e:	bf00      	nop
 8002270:	200000e8 	.word	0x200000e8

08002274 <__sfp_lock_release>:
 8002274:	4801      	ldr	r0, [pc, #4]	; (800227c <__sfp_lock_release+0x8>)
 8002276:	f000 b8ae 	b.w	80023d6 <__retarget_lock_release_recursive>
 800227a:	bf00      	nop
 800227c:	200000e8 	.word	0x200000e8

08002280 <__sinit_lock_acquire>:
 8002280:	4801      	ldr	r0, [pc, #4]	; (8002288 <__sinit_lock_acquire+0x8>)
 8002282:	f000 b8a7 	b.w	80023d4 <__retarget_lock_acquire_recursive>
 8002286:	bf00      	nop
 8002288:	200000e3 	.word	0x200000e3

0800228c <__sinit_lock_release>:
 800228c:	4801      	ldr	r0, [pc, #4]	; (8002294 <__sinit_lock_release+0x8>)
 800228e:	f000 b8a2 	b.w	80023d6 <__retarget_lock_release_recursive>
 8002292:	bf00      	nop
 8002294:	200000e3 	.word	0x200000e3

08002298 <__sinit>:
 8002298:	b510      	push	{r4, lr}
 800229a:	4604      	mov	r4, r0
 800229c:	f7ff fff0 	bl	8002280 <__sinit_lock_acquire>
 80022a0:	69a3      	ldr	r3, [r4, #24]
 80022a2:	b11b      	cbz	r3, 80022ac <__sinit+0x14>
 80022a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022a8:	f7ff bff0 	b.w	800228c <__sinit_lock_release>
 80022ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80022b0:	6523      	str	r3, [r4, #80]	; 0x50
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <__sinit+0x68>)
 80022b4:	4a13      	ldr	r2, [pc, #76]	; (8002304 <__sinit+0x6c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80022ba:	42a3      	cmp	r3, r4
 80022bc:	bf04      	itt	eq
 80022be:	2301      	moveq	r3, #1
 80022c0:	61a3      	streq	r3, [r4, #24]
 80022c2:	4620      	mov	r0, r4
 80022c4:	f000 f820 	bl	8002308 <__sfp>
 80022c8:	6060      	str	r0, [r4, #4]
 80022ca:	4620      	mov	r0, r4
 80022cc:	f000 f81c 	bl	8002308 <__sfp>
 80022d0:	60a0      	str	r0, [r4, #8]
 80022d2:	4620      	mov	r0, r4
 80022d4:	f000 f818 	bl	8002308 <__sfp>
 80022d8:	2200      	movs	r2, #0
 80022da:	60e0      	str	r0, [r4, #12]
 80022dc:	2104      	movs	r1, #4
 80022de:	6860      	ldr	r0, [r4, #4]
 80022e0:	f7ff ff82 	bl	80021e8 <std>
 80022e4:	68a0      	ldr	r0, [r4, #8]
 80022e6:	2201      	movs	r2, #1
 80022e8:	2109      	movs	r1, #9
 80022ea:	f7ff ff7d 	bl	80021e8 <std>
 80022ee:	68e0      	ldr	r0, [r4, #12]
 80022f0:	2202      	movs	r2, #2
 80022f2:	2112      	movs	r1, #18
 80022f4:	f7ff ff78 	bl	80021e8 <std>
 80022f8:	2301      	movs	r3, #1
 80022fa:	61a3      	str	r3, [r4, #24]
 80022fc:	e7d2      	b.n	80022a4 <__sinit+0xc>
 80022fe:	bf00      	nop
 8002300:	080027c4 	.word	0x080027c4
 8002304:	08002231 	.word	0x08002231

08002308 <__sfp>:
 8002308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800230a:	4607      	mov	r7, r0
 800230c:	f7ff ffac 	bl	8002268 <__sfp_lock_acquire>
 8002310:	4b1e      	ldr	r3, [pc, #120]	; (800238c <__sfp+0x84>)
 8002312:	681e      	ldr	r6, [r3, #0]
 8002314:	69b3      	ldr	r3, [r6, #24]
 8002316:	b913      	cbnz	r3, 800231e <__sfp+0x16>
 8002318:	4630      	mov	r0, r6
 800231a:	f7ff ffbd 	bl	8002298 <__sinit>
 800231e:	3648      	adds	r6, #72	; 0x48
 8002320:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002324:	3b01      	subs	r3, #1
 8002326:	d503      	bpl.n	8002330 <__sfp+0x28>
 8002328:	6833      	ldr	r3, [r6, #0]
 800232a:	b30b      	cbz	r3, 8002370 <__sfp+0x68>
 800232c:	6836      	ldr	r6, [r6, #0]
 800232e:	e7f7      	b.n	8002320 <__sfp+0x18>
 8002330:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002334:	b9d5      	cbnz	r5, 800236c <__sfp+0x64>
 8002336:	4b16      	ldr	r3, [pc, #88]	; (8002390 <__sfp+0x88>)
 8002338:	60e3      	str	r3, [r4, #12]
 800233a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800233e:	6665      	str	r5, [r4, #100]	; 0x64
 8002340:	f000 f847 	bl	80023d2 <__retarget_lock_init_recursive>
 8002344:	f7ff ff96 	bl	8002274 <__sfp_lock_release>
 8002348:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800234c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002350:	6025      	str	r5, [r4, #0]
 8002352:	61a5      	str	r5, [r4, #24]
 8002354:	2208      	movs	r2, #8
 8002356:	4629      	mov	r1, r5
 8002358:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800235c:	f7ff fd44 	bl	8001de8 <memset>
 8002360:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002364:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002368:	4620      	mov	r0, r4
 800236a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800236c:	3468      	adds	r4, #104	; 0x68
 800236e:	e7d9      	b.n	8002324 <__sfp+0x1c>
 8002370:	2104      	movs	r1, #4
 8002372:	4638      	mov	r0, r7
 8002374:	f7ff ff62 	bl	800223c <__sfmoreglue>
 8002378:	4604      	mov	r4, r0
 800237a:	6030      	str	r0, [r6, #0]
 800237c:	2800      	cmp	r0, #0
 800237e:	d1d5      	bne.n	800232c <__sfp+0x24>
 8002380:	f7ff ff78 	bl	8002274 <__sfp_lock_release>
 8002384:	230c      	movs	r3, #12
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	e7ee      	b.n	8002368 <__sfp+0x60>
 800238a:	bf00      	nop
 800238c:	080027c4 	.word	0x080027c4
 8002390:	ffff0001 	.word	0xffff0001

08002394 <_fwalk_reent>:
 8002394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002398:	4606      	mov	r6, r0
 800239a:	4688      	mov	r8, r1
 800239c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80023a0:	2700      	movs	r7, #0
 80023a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023a6:	f1b9 0901 	subs.w	r9, r9, #1
 80023aa:	d505      	bpl.n	80023b8 <_fwalk_reent+0x24>
 80023ac:	6824      	ldr	r4, [r4, #0]
 80023ae:	2c00      	cmp	r4, #0
 80023b0:	d1f7      	bne.n	80023a2 <_fwalk_reent+0xe>
 80023b2:	4638      	mov	r0, r7
 80023b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023b8:	89ab      	ldrh	r3, [r5, #12]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d907      	bls.n	80023ce <_fwalk_reent+0x3a>
 80023be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023c2:	3301      	adds	r3, #1
 80023c4:	d003      	beq.n	80023ce <_fwalk_reent+0x3a>
 80023c6:	4629      	mov	r1, r5
 80023c8:	4630      	mov	r0, r6
 80023ca:	47c0      	blx	r8
 80023cc:	4307      	orrs	r7, r0
 80023ce:	3568      	adds	r5, #104	; 0x68
 80023d0:	e7e9      	b.n	80023a6 <_fwalk_reent+0x12>

080023d2 <__retarget_lock_init_recursive>:
 80023d2:	4770      	bx	lr

080023d4 <__retarget_lock_acquire_recursive>:
 80023d4:	4770      	bx	lr

080023d6 <__retarget_lock_release_recursive>:
 80023d6:	4770      	bx	lr

080023d8 <__swhatbuf_r>:
 80023d8:	b570      	push	{r4, r5, r6, lr}
 80023da:	460e      	mov	r6, r1
 80023dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023e0:	2900      	cmp	r1, #0
 80023e2:	b096      	sub	sp, #88	; 0x58
 80023e4:	4614      	mov	r4, r2
 80023e6:	461d      	mov	r5, r3
 80023e8:	da07      	bge.n	80023fa <__swhatbuf_r+0x22>
 80023ea:	2300      	movs	r3, #0
 80023ec:	602b      	str	r3, [r5, #0]
 80023ee:	89b3      	ldrh	r3, [r6, #12]
 80023f0:	061a      	lsls	r2, r3, #24
 80023f2:	d410      	bmi.n	8002416 <__swhatbuf_r+0x3e>
 80023f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023f8:	e00e      	b.n	8002418 <__swhatbuf_r+0x40>
 80023fa:	466a      	mov	r2, sp
 80023fc:	f000 f970 	bl	80026e0 <_fstat_r>
 8002400:	2800      	cmp	r0, #0
 8002402:	dbf2      	blt.n	80023ea <__swhatbuf_r+0x12>
 8002404:	9a01      	ldr	r2, [sp, #4]
 8002406:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800240a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800240e:	425a      	negs	r2, r3
 8002410:	415a      	adcs	r2, r3
 8002412:	602a      	str	r2, [r5, #0]
 8002414:	e7ee      	b.n	80023f4 <__swhatbuf_r+0x1c>
 8002416:	2340      	movs	r3, #64	; 0x40
 8002418:	2000      	movs	r0, #0
 800241a:	6023      	str	r3, [r4, #0]
 800241c:	b016      	add	sp, #88	; 0x58
 800241e:	bd70      	pop	{r4, r5, r6, pc}

08002420 <__smakebuf_r>:
 8002420:	898b      	ldrh	r3, [r1, #12]
 8002422:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002424:	079d      	lsls	r5, r3, #30
 8002426:	4606      	mov	r6, r0
 8002428:	460c      	mov	r4, r1
 800242a:	d507      	bpl.n	800243c <__smakebuf_r+0x1c>
 800242c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002430:	6023      	str	r3, [r4, #0]
 8002432:	6123      	str	r3, [r4, #16]
 8002434:	2301      	movs	r3, #1
 8002436:	6163      	str	r3, [r4, #20]
 8002438:	b002      	add	sp, #8
 800243a:	bd70      	pop	{r4, r5, r6, pc}
 800243c:	ab01      	add	r3, sp, #4
 800243e:	466a      	mov	r2, sp
 8002440:	f7ff ffca 	bl	80023d8 <__swhatbuf_r>
 8002444:	9900      	ldr	r1, [sp, #0]
 8002446:	4605      	mov	r5, r0
 8002448:	4630      	mov	r0, r6
 800244a:	f000 f879 	bl	8002540 <_malloc_r>
 800244e:	b948      	cbnz	r0, 8002464 <__smakebuf_r+0x44>
 8002450:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002454:	059a      	lsls	r2, r3, #22
 8002456:	d4ef      	bmi.n	8002438 <__smakebuf_r+0x18>
 8002458:	f023 0303 	bic.w	r3, r3, #3
 800245c:	f043 0302 	orr.w	r3, r3, #2
 8002460:	81a3      	strh	r3, [r4, #12]
 8002462:	e7e3      	b.n	800242c <__smakebuf_r+0xc>
 8002464:	4b0d      	ldr	r3, [pc, #52]	; (800249c <__smakebuf_r+0x7c>)
 8002466:	62b3      	str	r3, [r6, #40]	; 0x28
 8002468:	89a3      	ldrh	r3, [r4, #12]
 800246a:	6020      	str	r0, [r4, #0]
 800246c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002470:	81a3      	strh	r3, [r4, #12]
 8002472:	9b00      	ldr	r3, [sp, #0]
 8002474:	6163      	str	r3, [r4, #20]
 8002476:	9b01      	ldr	r3, [sp, #4]
 8002478:	6120      	str	r0, [r4, #16]
 800247a:	b15b      	cbz	r3, 8002494 <__smakebuf_r+0x74>
 800247c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002480:	4630      	mov	r0, r6
 8002482:	f000 f93f 	bl	8002704 <_isatty_r>
 8002486:	b128      	cbz	r0, 8002494 <__smakebuf_r+0x74>
 8002488:	89a3      	ldrh	r3, [r4, #12]
 800248a:	f023 0303 	bic.w	r3, r3, #3
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	81a3      	strh	r3, [r4, #12]
 8002494:	89a0      	ldrh	r0, [r4, #12]
 8002496:	4305      	orrs	r5, r0
 8002498:	81a5      	strh	r5, [r4, #12]
 800249a:	e7cd      	b.n	8002438 <__smakebuf_r+0x18>
 800249c:	08002231 	.word	0x08002231

080024a0 <_free_r>:
 80024a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80024a2:	2900      	cmp	r1, #0
 80024a4:	d048      	beq.n	8002538 <_free_r+0x98>
 80024a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024aa:	9001      	str	r0, [sp, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	f1a1 0404 	sub.w	r4, r1, #4
 80024b2:	bfb8      	it	lt
 80024b4:	18e4      	addlt	r4, r4, r3
 80024b6:	f000 f947 	bl	8002748 <__malloc_lock>
 80024ba:	4a20      	ldr	r2, [pc, #128]	; (800253c <_free_r+0x9c>)
 80024bc:	9801      	ldr	r0, [sp, #4]
 80024be:	6813      	ldr	r3, [r2, #0]
 80024c0:	4615      	mov	r5, r2
 80024c2:	b933      	cbnz	r3, 80024d2 <_free_r+0x32>
 80024c4:	6063      	str	r3, [r4, #4]
 80024c6:	6014      	str	r4, [r2, #0]
 80024c8:	b003      	add	sp, #12
 80024ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80024ce:	f000 b941 	b.w	8002754 <__malloc_unlock>
 80024d2:	42a3      	cmp	r3, r4
 80024d4:	d90b      	bls.n	80024ee <_free_r+0x4e>
 80024d6:	6821      	ldr	r1, [r4, #0]
 80024d8:	1862      	adds	r2, r4, r1
 80024da:	4293      	cmp	r3, r2
 80024dc:	bf04      	itt	eq
 80024de:	681a      	ldreq	r2, [r3, #0]
 80024e0:	685b      	ldreq	r3, [r3, #4]
 80024e2:	6063      	str	r3, [r4, #4]
 80024e4:	bf04      	itt	eq
 80024e6:	1852      	addeq	r2, r2, r1
 80024e8:	6022      	streq	r2, [r4, #0]
 80024ea:	602c      	str	r4, [r5, #0]
 80024ec:	e7ec      	b.n	80024c8 <_free_r+0x28>
 80024ee:	461a      	mov	r2, r3
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	b10b      	cbz	r3, 80024f8 <_free_r+0x58>
 80024f4:	42a3      	cmp	r3, r4
 80024f6:	d9fa      	bls.n	80024ee <_free_r+0x4e>
 80024f8:	6811      	ldr	r1, [r2, #0]
 80024fa:	1855      	adds	r5, r2, r1
 80024fc:	42a5      	cmp	r5, r4
 80024fe:	d10b      	bne.n	8002518 <_free_r+0x78>
 8002500:	6824      	ldr	r4, [r4, #0]
 8002502:	4421      	add	r1, r4
 8002504:	1854      	adds	r4, r2, r1
 8002506:	42a3      	cmp	r3, r4
 8002508:	6011      	str	r1, [r2, #0]
 800250a:	d1dd      	bne.n	80024c8 <_free_r+0x28>
 800250c:	681c      	ldr	r4, [r3, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	6053      	str	r3, [r2, #4]
 8002512:	4421      	add	r1, r4
 8002514:	6011      	str	r1, [r2, #0]
 8002516:	e7d7      	b.n	80024c8 <_free_r+0x28>
 8002518:	d902      	bls.n	8002520 <_free_r+0x80>
 800251a:	230c      	movs	r3, #12
 800251c:	6003      	str	r3, [r0, #0]
 800251e:	e7d3      	b.n	80024c8 <_free_r+0x28>
 8002520:	6825      	ldr	r5, [r4, #0]
 8002522:	1961      	adds	r1, r4, r5
 8002524:	428b      	cmp	r3, r1
 8002526:	bf04      	itt	eq
 8002528:	6819      	ldreq	r1, [r3, #0]
 800252a:	685b      	ldreq	r3, [r3, #4]
 800252c:	6063      	str	r3, [r4, #4]
 800252e:	bf04      	itt	eq
 8002530:	1949      	addeq	r1, r1, r5
 8002532:	6021      	streq	r1, [r4, #0]
 8002534:	6054      	str	r4, [r2, #4]
 8002536:	e7c7      	b.n	80024c8 <_free_r+0x28>
 8002538:	b003      	add	sp, #12
 800253a:	bd30      	pop	{r4, r5, pc}
 800253c:	20000090 	.word	0x20000090

08002540 <_malloc_r>:
 8002540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002542:	1ccd      	adds	r5, r1, #3
 8002544:	f025 0503 	bic.w	r5, r5, #3
 8002548:	3508      	adds	r5, #8
 800254a:	2d0c      	cmp	r5, #12
 800254c:	bf38      	it	cc
 800254e:	250c      	movcc	r5, #12
 8002550:	2d00      	cmp	r5, #0
 8002552:	4606      	mov	r6, r0
 8002554:	db01      	blt.n	800255a <_malloc_r+0x1a>
 8002556:	42a9      	cmp	r1, r5
 8002558:	d903      	bls.n	8002562 <_malloc_r+0x22>
 800255a:	230c      	movs	r3, #12
 800255c:	6033      	str	r3, [r6, #0]
 800255e:	2000      	movs	r0, #0
 8002560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002562:	f000 f8f1 	bl	8002748 <__malloc_lock>
 8002566:	4921      	ldr	r1, [pc, #132]	; (80025ec <_malloc_r+0xac>)
 8002568:	680a      	ldr	r2, [r1, #0]
 800256a:	4614      	mov	r4, r2
 800256c:	b99c      	cbnz	r4, 8002596 <_malloc_r+0x56>
 800256e:	4f20      	ldr	r7, [pc, #128]	; (80025f0 <_malloc_r+0xb0>)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	b923      	cbnz	r3, 800257e <_malloc_r+0x3e>
 8002574:	4621      	mov	r1, r4
 8002576:	4630      	mov	r0, r6
 8002578:	f000 f83c 	bl	80025f4 <_sbrk_r>
 800257c:	6038      	str	r0, [r7, #0]
 800257e:	4629      	mov	r1, r5
 8002580:	4630      	mov	r0, r6
 8002582:	f000 f837 	bl	80025f4 <_sbrk_r>
 8002586:	1c43      	adds	r3, r0, #1
 8002588:	d123      	bne.n	80025d2 <_malloc_r+0x92>
 800258a:	230c      	movs	r3, #12
 800258c:	6033      	str	r3, [r6, #0]
 800258e:	4630      	mov	r0, r6
 8002590:	f000 f8e0 	bl	8002754 <__malloc_unlock>
 8002594:	e7e3      	b.n	800255e <_malloc_r+0x1e>
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	1b5b      	subs	r3, r3, r5
 800259a:	d417      	bmi.n	80025cc <_malloc_r+0x8c>
 800259c:	2b0b      	cmp	r3, #11
 800259e:	d903      	bls.n	80025a8 <_malloc_r+0x68>
 80025a0:	6023      	str	r3, [r4, #0]
 80025a2:	441c      	add	r4, r3
 80025a4:	6025      	str	r5, [r4, #0]
 80025a6:	e004      	b.n	80025b2 <_malloc_r+0x72>
 80025a8:	6863      	ldr	r3, [r4, #4]
 80025aa:	42a2      	cmp	r2, r4
 80025ac:	bf0c      	ite	eq
 80025ae:	600b      	streq	r3, [r1, #0]
 80025b0:	6053      	strne	r3, [r2, #4]
 80025b2:	4630      	mov	r0, r6
 80025b4:	f000 f8ce 	bl	8002754 <__malloc_unlock>
 80025b8:	f104 000b 	add.w	r0, r4, #11
 80025bc:	1d23      	adds	r3, r4, #4
 80025be:	f020 0007 	bic.w	r0, r0, #7
 80025c2:	1ac2      	subs	r2, r0, r3
 80025c4:	d0cc      	beq.n	8002560 <_malloc_r+0x20>
 80025c6:	1a1b      	subs	r3, r3, r0
 80025c8:	50a3      	str	r3, [r4, r2]
 80025ca:	e7c9      	b.n	8002560 <_malloc_r+0x20>
 80025cc:	4622      	mov	r2, r4
 80025ce:	6864      	ldr	r4, [r4, #4]
 80025d0:	e7cc      	b.n	800256c <_malloc_r+0x2c>
 80025d2:	1cc4      	adds	r4, r0, #3
 80025d4:	f024 0403 	bic.w	r4, r4, #3
 80025d8:	42a0      	cmp	r0, r4
 80025da:	d0e3      	beq.n	80025a4 <_malloc_r+0x64>
 80025dc:	1a21      	subs	r1, r4, r0
 80025de:	4630      	mov	r0, r6
 80025e0:	f000 f808 	bl	80025f4 <_sbrk_r>
 80025e4:	3001      	adds	r0, #1
 80025e6:	d1dd      	bne.n	80025a4 <_malloc_r+0x64>
 80025e8:	e7cf      	b.n	800258a <_malloc_r+0x4a>
 80025ea:	bf00      	nop
 80025ec:	20000090 	.word	0x20000090
 80025f0:	20000094 	.word	0x20000094

080025f4 <_sbrk_r>:
 80025f4:	b538      	push	{r3, r4, r5, lr}
 80025f6:	4d06      	ldr	r5, [pc, #24]	; (8002610 <_sbrk_r+0x1c>)
 80025f8:	2300      	movs	r3, #0
 80025fa:	4604      	mov	r4, r0
 80025fc:	4608      	mov	r0, r1
 80025fe:	602b      	str	r3, [r5, #0]
 8002600:	f7fe f940 	bl	8000884 <_sbrk>
 8002604:	1c43      	adds	r3, r0, #1
 8002606:	d102      	bne.n	800260e <_sbrk_r+0x1a>
 8002608:	682b      	ldr	r3, [r5, #0]
 800260a:	b103      	cbz	r3, 800260e <_sbrk_r+0x1a>
 800260c:	6023      	str	r3, [r4, #0]
 800260e:	bd38      	pop	{r3, r4, r5, pc}
 8002610:	200000ec 	.word	0x200000ec

08002614 <__sread>:
 8002614:	b510      	push	{r4, lr}
 8002616:	460c      	mov	r4, r1
 8002618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800261c:	f000 f8a0 	bl	8002760 <_read_r>
 8002620:	2800      	cmp	r0, #0
 8002622:	bfab      	itete	ge
 8002624:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002626:	89a3      	ldrhlt	r3, [r4, #12]
 8002628:	181b      	addge	r3, r3, r0
 800262a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800262e:	bfac      	ite	ge
 8002630:	6563      	strge	r3, [r4, #84]	; 0x54
 8002632:	81a3      	strhlt	r3, [r4, #12]
 8002634:	bd10      	pop	{r4, pc}

08002636 <__swrite>:
 8002636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800263a:	461f      	mov	r7, r3
 800263c:	898b      	ldrh	r3, [r1, #12]
 800263e:	05db      	lsls	r3, r3, #23
 8002640:	4605      	mov	r5, r0
 8002642:	460c      	mov	r4, r1
 8002644:	4616      	mov	r6, r2
 8002646:	d505      	bpl.n	8002654 <__swrite+0x1e>
 8002648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800264c:	2302      	movs	r3, #2
 800264e:	2200      	movs	r2, #0
 8002650:	f000 f868 	bl	8002724 <_lseek_r>
 8002654:	89a3      	ldrh	r3, [r4, #12]
 8002656:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800265a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800265e:	81a3      	strh	r3, [r4, #12]
 8002660:	4632      	mov	r2, r6
 8002662:	463b      	mov	r3, r7
 8002664:	4628      	mov	r0, r5
 8002666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800266a:	f000 b817 	b.w	800269c <_write_r>

0800266e <__sseek>:
 800266e:	b510      	push	{r4, lr}
 8002670:	460c      	mov	r4, r1
 8002672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002676:	f000 f855 	bl	8002724 <_lseek_r>
 800267a:	1c43      	adds	r3, r0, #1
 800267c:	89a3      	ldrh	r3, [r4, #12]
 800267e:	bf15      	itete	ne
 8002680:	6560      	strne	r0, [r4, #84]	; 0x54
 8002682:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002686:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800268a:	81a3      	strheq	r3, [r4, #12]
 800268c:	bf18      	it	ne
 800268e:	81a3      	strhne	r3, [r4, #12]
 8002690:	bd10      	pop	{r4, pc}

08002692 <__sclose>:
 8002692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002696:	f000 b813 	b.w	80026c0 <_close_r>
	...

0800269c <_write_r>:
 800269c:	b538      	push	{r3, r4, r5, lr}
 800269e:	4d07      	ldr	r5, [pc, #28]	; (80026bc <_write_r+0x20>)
 80026a0:	4604      	mov	r4, r0
 80026a2:	4608      	mov	r0, r1
 80026a4:	4611      	mov	r1, r2
 80026a6:	2200      	movs	r2, #0
 80026a8:	602a      	str	r2, [r5, #0]
 80026aa:	461a      	mov	r2, r3
 80026ac:	f7fd ffa5 	bl	80005fa <_write>
 80026b0:	1c43      	adds	r3, r0, #1
 80026b2:	d102      	bne.n	80026ba <_write_r+0x1e>
 80026b4:	682b      	ldr	r3, [r5, #0]
 80026b6:	b103      	cbz	r3, 80026ba <_write_r+0x1e>
 80026b8:	6023      	str	r3, [r4, #0]
 80026ba:	bd38      	pop	{r3, r4, r5, pc}
 80026bc:	200000ec 	.word	0x200000ec

080026c0 <_close_r>:
 80026c0:	b538      	push	{r3, r4, r5, lr}
 80026c2:	4d06      	ldr	r5, [pc, #24]	; (80026dc <_close_r+0x1c>)
 80026c4:	2300      	movs	r3, #0
 80026c6:	4604      	mov	r4, r0
 80026c8:	4608      	mov	r0, r1
 80026ca:	602b      	str	r3, [r5, #0]
 80026cc:	f7fe f8a5 	bl	800081a <_close>
 80026d0:	1c43      	adds	r3, r0, #1
 80026d2:	d102      	bne.n	80026da <_close_r+0x1a>
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	b103      	cbz	r3, 80026da <_close_r+0x1a>
 80026d8:	6023      	str	r3, [r4, #0]
 80026da:	bd38      	pop	{r3, r4, r5, pc}
 80026dc:	200000ec 	.word	0x200000ec

080026e0 <_fstat_r>:
 80026e0:	b538      	push	{r3, r4, r5, lr}
 80026e2:	4d07      	ldr	r5, [pc, #28]	; (8002700 <_fstat_r+0x20>)
 80026e4:	2300      	movs	r3, #0
 80026e6:	4604      	mov	r4, r0
 80026e8:	4608      	mov	r0, r1
 80026ea:	4611      	mov	r1, r2
 80026ec:	602b      	str	r3, [r5, #0]
 80026ee:	f7fe f8a0 	bl	8000832 <_fstat>
 80026f2:	1c43      	adds	r3, r0, #1
 80026f4:	d102      	bne.n	80026fc <_fstat_r+0x1c>
 80026f6:	682b      	ldr	r3, [r5, #0]
 80026f8:	b103      	cbz	r3, 80026fc <_fstat_r+0x1c>
 80026fa:	6023      	str	r3, [r4, #0]
 80026fc:	bd38      	pop	{r3, r4, r5, pc}
 80026fe:	bf00      	nop
 8002700:	200000ec 	.word	0x200000ec

08002704 <_isatty_r>:
 8002704:	b538      	push	{r3, r4, r5, lr}
 8002706:	4d06      	ldr	r5, [pc, #24]	; (8002720 <_isatty_r+0x1c>)
 8002708:	2300      	movs	r3, #0
 800270a:	4604      	mov	r4, r0
 800270c:	4608      	mov	r0, r1
 800270e:	602b      	str	r3, [r5, #0]
 8002710:	f7fe f89f 	bl	8000852 <_isatty>
 8002714:	1c43      	adds	r3, r0, #1
 8002716:	d102      	bne.n	800271e <_isatty_r+0x1a>
 8002718:	682b      	ldr	r3, [r5, #0]
 800271a:	b103      	cbz	r3, 800271e <_isatty_r+0x1a>
 800271c:	6023      	str	r3, [r4, #0]
 800271e:	bd38      	pop	{r3, r4, r5, pc}
 8002720:	200000ec 	.word	0x200000ec

08002724 <_lseek_r>:
 8002724:	b538      	push	{r3, r4, r5, lr}
 8002726:	4d07      	ldr	r5, [pc, #28]	; (8002744 <_lseek_r+0x20>)
 8002728:	4604      	mov	r4, r0
 800272a:	4608      	mov	r0, r1
 800272c:	4611      	mov	r1, r2
 800272e:	2200      	movs	r2, #0
 8002730:	602a      	str	r2, [r5, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	f7fe f898 	bl	8000868 <_lseek>
 8002738:	1c43      	adds	r3, r0, #1
 800273a:	d102      	bne.n	8002742 <_lseek_r+0x1e>
 800273c:	682b      	ldr	r3, [r5, #0]
 800273e:	b103      	cbz	r3, 8002742 <_lseek_r+0x1e>
 8002740:	6023      	str	r3, [r4, #0]
 8002742:	bd38      	pop	{r3, r4, r5, pc}
 8002744:	200000ec 	.word	0x200000ec

08002748 <__malloc_lock>:
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <__malloc_lock+0x8>)
 800274a:	f7ff be43 	b.w	80023d4 <__retarget_lock_acquire_recursive>
 800274e:	bf00      	nop
 8002750:	200000e4 	.word	0x200000e4

08002754 <__malloc_unlock>:
 8002754:	4801      	ldr	r0, [pc, #4]	; (800275c <__malloc_unlock+0x8>)
 8002756:	f7ff be3e 	b.w	80023d6 <__retarget_lock_release_recursive>
 800275a:	bf00      	nop
 800275c:	200000e4 	.word	0x200000e4

08002760 <_read_r>:
 8002760:	b538      	push	{r3, r4, r5, lr}
 8002762:	4d07      	ldr	r5, [pc, #28]	; (8002780 <_read_r+0x20>)
 8002764:	4604      	mov	r4, r0
 8002766:	4608      	mov	r0, r1
 8002768:	4611      	mov	r1, r2
 800276a:	2200      	movs	r2, #0
 800276c:	602a      	str	r2, [r5, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	f7fe f836 	bl	80007e0 <_read>
 8002774:	1c43      	adds	r3, r0, #1
 8002776:	d102      	bne.n	800277e <_read_r+0x1e>
 8002778:	682b      	ldr	r3, [r5, #0]
 800277a:	b103      	cbz	r3, 800277e <_read_r+0x1e>
 800277c:	6023      	str	r3, [r4, #0]
 800277e:	bd38      	pop	{r3, r4, r5, pc}
 8002780:	200000ec 	.word	0x200000ec

08002784 <_init>:
 8002784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002786:	bf00      	nop
 8002788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800278a:	bc08      	pop	{r3}
 800278c:	469e      	mov	lr, r3
 800278e:	4770      	bx	lr

08002790 <_fini>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr
