[
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392803",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392803",
        "articleTitle": "Session 8: coverage directed validation",
        "volume": null,
        "issue": null,
        "startPage": "143",
        "endPage": "144",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392807",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392807",
        "articleTitle": "Session 9 panel: unified approach leading to a seamlessly evolving test bench for all phases of a multi-core design, validation and production test",
        "volume": null,
        "issue": null,
        "startPage": "165",
        "endPage": "166",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392775",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392775",
        "articleTitle": "Keynote",
        "volume": null,
        "issue": null,
        "startPage": "ix",
        "endPage": "x",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392809",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392809",
        "articleTitle": "Session 10: Embedded Systems",
        "volume": null,
        "issue": null,
        "startPage": "169",
        "endPage": "170",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392779",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392779",
        "articleTitle": "Session 2: Multiprocessors 11",
        "volume": null,
        "issue": null,
        "startPage": "19",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392783",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392783",
        "articleTitle": "Session 3: Invited Session: Post-Silicon Validation",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "46",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392787",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392787",
        "articleTitle": "Session 4: Debug",
        "volume": null,
        "issue": null,
        "startPage": "57",
        "endPage": "58",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392791",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392791",
        "articleTitle": "Session 5: Test generation",
        "volume": null,
        "issue": null,
        "startPage": "81",
        "endPage": "82",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392795",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392795",
        "articleTitle": "Session 6: Formal verification",
        "volume": null,
        "issue": null,
        "startPage": "105",
        "endPage": "106",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392799",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392799",
        "articleTitle": "Session 7: invited session: high level design",
        "volume": null,
        "issue": null,
        "startPage": "131",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392776",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392776",
        "articleTitle": "Session 1: Multiprocessors I",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392804",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392804",
        "articleTitle": "Functional coverage measurements and results in post-Silicon validation of Core\u21222 duo family",
        "volume": null,
        "issue": null,
        "startPage": "145",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37689386100,
                "preferredName": "Tommy Bojan",
                "firstName": "Tommy",
                "lastName": "Bojan"
            },
            {
                "id": 37087723010,
                "preferredName": "Manuel Aguilar Arreola",
                "firstName": "Manuel",
                "lastName": "Aguilar Arreola"
            },
            {
                "id": 37947818600,
                "preferredName": "Eran Shlomo",
                "firstName": "Eran",
                "lastName": "Shlomo"
            },
            {
                "id": 37947819000,
                "preferredName": "Tal Shachar",
                "firstName": "Tal",
                "lastName": "Shachar"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392793",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392793",
        "articleTitle": "Towards RTL test generation from SystemC TLM specifications",
        "volume": null,
        "issue": null,
        "startPage": "91",
        "endPage": "96",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087453023,
                "preferredName": "Mingsong Chen",
                "firstName": null,
                "lastName": "Mingsong Chen"
            },
            {
                "id": 37087440693,
                "preferredName": "Prabhat Mishra",
                "firstName": null,
                "lastName": "Prabhat Mishra"
            },
            {
                "id": 37087440397,
                "preferredName": "Dhrubajyoti Kalita",
                "firstName": null,
                "lastName": "Dhrubajyoti Kalita"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392806",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392806",
        "articleTitle": "Automatic generation of functional coverage models from CTL",
        "volume": null,
        "issue": null,
        "startPage": "159",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37286702300,
                "preferredName": "Shireesh Verma",
                "firstName": "Shireesh",
                "lastName": "Verma"
            },
            {
                "id": 37295535200,
                "preferredName": "Ian G. Harris",
                "firstName": "Ian G.",
                "lastName": "Harris"
            },
            {
                "id": 37689577200,
                "preferredName": "Kiran Ramineni",
                "firstName": "Kiran",
                "lastName": "Ramineni"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392800",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392800",
        "articleTitle": "Circuit design and verication with Esterel v7 and Esterel Studio",
        "volume": null,
        "issue": null,
        "startPage": "133",
        "endPage": "136",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37845015700,
                "preferredName": "Gerard Berry",
                "firstName": "Gerard",
                "lastName": "Berry"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392784",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392784",
        "articleTitle": "Post-silicon verification methodology on Sun\u2019s UItraSPARC T2",
        "volume": null,
        "issue": null,
        "startPage": "47",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37971332100,
                "preferredName": "Jai Kumar",
                "firstName": "Jai",
                "lastName": "Kumar"
            },
            {
                "id": 37947791600,
                "preferredName": "Catherine Ahlschlager",
                "firstName": "Catherine",
                "lastName": "Ahlschlager"
            },
            {
                "id": 37320906200,
                "preferredName": "Peter Isberg",
                "firstName": "Peter",
                "lastName": "Isberg"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392801",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392801",
        "articleTitle": "FFT Compiler: from math to efficient hardware HLDVT invited short paper",
        "volume": null,
        "issue": null,
        "startPage": "137",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37403753800,
                "preferredName": "Peter A. Milder",
                "firstName": "Peter A.",
                "lastName": "Milder"
            },
            {
                "id": 37330879000,
                "preferredName": "Franz Franchetti",
                "firstName": "Franz",
                "lastName": "Franchetti"
            },
            {
                "id": 37274426200,
                "preferredName": "James C. Hoe",
                "firstName": "James C.",
                "lastName": "Hoe"
            },
            {
                "id": 37284075500,
                "preferredName": "Markus Puschel",
                "firstName": "Markus",
                "lastName": "Puschel"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392786",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392786",
        "articleTitle": "Intel\u2019s Post Silicon functional validation approach",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "56",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37947795100,
                "preferredName": "Bojan Tommy",
                "firstName": "Bojan",
                "lastName": "Tommy"
            },
            {
                "id": 37944150800,
                "preferredName": "Frumkin Igor",
                "firstName": "Frumkin",
                "lastName": "Igor"
            },
            {
                "id": 37959660500,
                "preferredName": "Mauri Robert",
                "firstName": "Mauri",
                "lastName": "Robert"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392785",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392785",
        "articleTitle": "Challenges in post-silicon verification of IBM\u2019s Cell/B.E. and other game processors",
        "volume": null,
        "issue": null,
        "startPage": "48",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37274822000,
                "preferredName": "Shakti Kapoor",
                "firstName": "Shakti",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392812",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392812",
        "articleTitle": "AME: an abstract middleware environment for validating networked embedded systems applications",
        "volume": null,
        "issue": null,
        "startPage": "187",
        "endPage": "194",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37274499900,
                "preferredName": "F. Fummi",
                "firstName": "F.",
                "lastName": "Fummi"
            },
            {
                "id": 37274496200,
                "preferredName": "G. Perbellini",
                "firstName": "G.",
                "lastName": "Perbellini"
            },
            {
                "id": 37332612000,
                "preferredName": "D. Quaglia",
                "firstName": "D.",
                "lastName": "Quaglia"
            },
            {
                "id": 37394601700,
                "preferredName": "S. Vinco",
                "firstName": "S.",
                "lastName": "Vinco"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392798",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392798",
        "articleTitle": "An approach for computing the initial state for retimed synchronous sequential circuits",
        "volume": null,
        "issue": null,
        "startPage": "123",
        "endPage": "130",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 38329966700,
                "preferredName": "Noureddine Chabini",
                "firstName": "Noureddine",
                "lastName": "Chabini"
            },
            {
                "id": 37284351200,
                "preferredName": "Wayne Wolf",
                "firstName": "Wayne",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392773",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392773",
        "articleTitle": "Proceedings",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": "iv",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392781",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392781",
        "articleTitle": "Automatic TLM generation for C-Based MPSoC design",
        "volume": null,
        "issue": null,
        "startPage": "29",
        "endPage": "36",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087440133,
                "preferredName": "Lucky Lo Chi Yu Lo",
                "firstName": null,
                "lastName": "Lucky Lo Chi Yu Lo"
            },
            {
                "id": 37087440797,
                "preferredName": "Samar Abdi",
                "firstName": null,
                "lastName": "Samar Abdi"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392802",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392802",
        "articleTitle": "Transactors for parallel hardware and software co-design",
        "volume": null,
        "issue": null,
        "startPage": "140",
        "endPage": "142",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37422631600,
                "preferredName": "Krste Asanovic",
                "firstName": "Krste",
                "lastName": "Asanovic"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392808",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392808",
        "articleTitle": "Panel: Unified approach leading to a seamlessly evolving test bench for all phases of a multi-core design, validation and production test",
        "volume": null,
        "issue": null,
        "startPage": "167",
        "endPage": "168",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37089142681,
                "preferredName": "Sunil Kakkar",
                "firstName": "Sunil",
                "lastName": "Kakkar"
            },
            {
                "id": 37928945700,
                "preferredName": "Janick Bergeron",
                "firstName": "Janick",
                "lastName": "Bergeron"
            },
            {
                "id": 37087350616,
                "preferredName": "Brian Bailey",
                "firstName": "Brian",
                "lastName": "Bailey"
            },
            {
                "id": 37528212200,
                "preferredName": "Harry Foster",
                "firstName": "Harry",
                "lastName": "Foster"
            },
            {
                "id": 37295535200,
                "preferredName": "Ian Harris",
                "firstName": "Ian",
                "lastName": "Harris"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392789",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392789",
        "articleTitle": "Automatic error diagnosis and correction for RTL designs",
        "volume": null,
        "issue": null,
        "startPage": "65",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087515853,
                "preferredName": "Kai-hui Chang",
                "firstName": null,
                "lastName": "Kai-hui Chang"
            },
            {
                "id": 37088019916,
                "preferredName": "Ilya Wagner",
                "firstName": null,
                "lastName": "Ilya Wagner"
            },
            {
                "id": 37267142300,
                "preferredName": "Valeria Bertacco",
                "firstName": "Valeria",
                "lastName": "Bertacco"
            },
            {
                "id": 37267052900,
                "preferredName": "Igor L. Markov",
                "firstName": "Igor L.",
                "lastName": "Markov"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392792",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392792",
        "articleTitle": "Model-driven test generation for system level validation",
        "volume": null,
        "issue": null,
        "startPage": "83",
        "endPage": "90",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295458900,
                "preferredName": "Deepak A. Mathaikutty",
                "firstName": "Deepak A.",
                "lastName": "Mathaikutty"
            },
            {
                "id": 37087440718,
                "preferredName": "Sumit Ahuja",
                "firstName": null,
                "lastName": "Sumit Ahuja"
            },
            {
                "id": 37087440976,
                "preferredName": "Ajit Dingankar",
                "firstName": null,
                "lastName": "Ajit Dingankar"
            },
            {
                "id": 37087258552,
                "preferredName": "Sandeep Shukla",
                "firstName": null,
                "lastName": "Sandeep Shukla"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392805",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392805",
        "articleTitle": "Coverage-directed test generation through automatic constraint extraction",
        "volume": null,
        "issue": null,
        "startPage": "151",
        "endPage": "158",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087724919,
                "preferredName": "Onur Guzey",
                "firstName": null,
                "lastName": "Onur Guzey"
            },
            {
                "id": 37280758100,
                "preferredName": "Li-C. Wang",
                "firstName": "Li-C.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392777",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392777",
        "articleTitle": "Reliable network-on-chip based on generalized de Bruijn graph",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "10",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37419430000,
                "preferredName": "Mohammad Hosseinabady",
                "firstName": "Mohammad",
                "lastName": "Hosseinabady"
            },
            {
                "id": 37403820600,
                "preferredName": "Mohammad Reza Kakoee",
                "firstName": "Mohammad Reza",
                "lastName": "Kakoee"
            },
            {
                "id": 37298481800,
                "preferredName": "Jimson Mathew",
                "firstName": "Jimson",
                "lastName": "Mathew"
            },
            {
                "id": 37276263100,
                "preferredName": "Dhiraj K. Pradhan",
                "firstName": "Dhiraj K.",
                "lastName": "Pradhan"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392782",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392782",
        "articleTitle": "Automatic buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 38192151700,
                "preferredName": "Eric Cheung",
                "firstName": "Eric",
                "lastName": "Cheung"
            },
            {
                "id": 37267341700,
                "preferredName": "Harry Hsieh",
                "firstName": "Harry",
                "lastName": "Hsieh"
            },
            {
                "id": 37267342700,
                "preferredName": "Felice Balarin",
                "firstName": "Felice",
                "lastName": "Balarin"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392780",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392780",
        "articleTitle": "Framework for fast and accurate performance simulation of multiprocessor systems",
        "volume": null,
        "issue": null,
        "startPage": "21",
        "endPage": "28",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 38192151700,
                "preferredName": "Eric Cheung",
                "firstName": "Eric",
                "lastName": "Cheung"
            },
            {
                "id": 37267341700,
                "preferredName": "Harry Hsieh",
                "firstName": "Harry",
                "lastName": "Hsieh"
            },
            {
                "id": 37267342700,
                "preferredName": "Felice Balarin",
                "firstName": "Felice",
                "lastName": "Balarin"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392796",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392796",
        "articleTitle": "Hierarchical cache coherence protocol verification one level at a time through assume guarantee",
        "volume": null,
        "issue": null,
        "startPage": "107",
        "endPage": "114",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087268634,
                "preferredName": "Xiaofang Chen",
                "firstName": null,
                "lastName": "Xiaofang Chen"
            },
            {
                "id": 37087071430,
                "preferredName": "Yu Yang",
                "firstName": null,
                "lastName": "Yu Yang"
            },
            {
                "id": 37087441680,
                "preferredName": "M. Delisi",
                "firstName": "M.",
                "lastName": "Delisi"
            },
            {
                "id": 37283850200,
                "preferredName": "G. Gopalakrishnan",
                "firstName": "G.",
                "lastName": "Gopalakrishnan"
            },
            {
                "id": 37087440812,
                "preferredName": "Ching-Tsun Chou",
                "firstName": null,
                "lastName": "Ching-Tsun Chou"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392794",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392794",
        "articleTitle": "A novel formal approach to generate high-level test vectors without ILP and SAT solvers",
        "volume": null,
        "issue": null,
        "startPage": "97",
        "endPage": "104",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            },
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392790",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392790",
        "articleTitle": "Bridging RTL and gate: correlating different levels of abstraction for design debugging",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "80",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087441607,
                "preferredName": "Eric Cheung",
                "firstName": null,
                "lastName": "Eric Cheung"
            },
            {
                "id": 37087073788,
                "preferredName": "Xi Chen",
                "firstName": null,
                "lastName": "Xi Chen"
            },
            {
                "id": 37087441146,
                "preferredName": "Furshing Tsai",
                "firstName": null,
                "lastName": "Furshing Tsai"
            },
            {
                "id": 37086981946,
                "preferredName": "Yu-Chin Hsu",
                "firstName": null,
                "lastName": "Yu-Chin Hsu"
            },
            {
                "id": 37087440631,
                "preferredName": "Harry Hsieh",
                "firstName": null,
                "lastName": "Harry Hsieh"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392797",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392797",
        "articleTitle": "Formal model construction using HDL simulation semantics",
        "volume": null,
        "issue": null,
        "startPage": "115",
        "endPage": "122",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37357734200,
                "preferredName": "Joseph Buck",
                "firstName": "Joseph",
                "lastName": "Buck"
            },
            {
                "id": 37422194800,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37735339500,
                "preferredName": "Yunshan Zhu",
                "firstName": "Yunshan",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392811",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392811",
        "articleTitle": "Validating the dependability of embedded systems through fault injection by means of loadable kernel modules",
        "volume": null,
        "issue": null,
        "startPage": "179",
        "endPage": "186",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37295814500,
                "preferredName": "Marco Murciano",
                "firstName": "Marco",
                "lastName": "Murciano"
            },
            {
                "id": 37275742500,
                "preferredName": "Massimo Violante",
                "firstName": "Massimo",
                "lastName": "Violante"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392810",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392810",
        "articleTitle": "Automating the IEEE std. 1500 compliance verification for embedded cores",
        "volume": null,
        "issue": null,
        "startPage": "171",
        "endPage": "178",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37332415700,
                "preferredName": "A. Benso",
                "firstName": "A.",
                "lastName": "Benso"
            },
            {
                "id": 37296346000,
                "preferredName": "S. Di Carlo",
                "firstName": "S.",
                "lastName": "Di Carlo"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 37285604700,
                "preferredName": "A. Bosio",
                "firstName": "A.",
                "lastName": "Bosio"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392778",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392778",
        "articleTitle": "Improving feasible interactions among multiple processes",
        "volume": null,
        "issue": null,
        "startPage": "11",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37689577200,
                "preferredName": "Kiran Ramineni",
                "firstName": "Kiran",
                "lastName": "Ramineni"
            },
            {
                "id": 37295535200,
                "preferredName": "Ian G. Harris",
                "firstName": "Ian G.",
                "lastName": "Harris"
            },
            {
                "id": 37286702300,
                "preferredName": "Shireesh Verma",
                "firstName": "Shireesh",
                "lastName": "Verma"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392788",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392788",
        "articleTitle": "Bug analysis and corresponding error models in real designs",
        "volume": null,
        "issue": null,
        "startPage": "59",
        "endPage": "64",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": [
            {
                "id": 37087294891,
                "preferredName": "Tao Lv",
                "firstName": null,
                "lastName": "Tao Lv"
            },
            {
                "id": 37087767841,
                "preferredName": "Tong Xu",
                "firstName": null,
                "lastName": "Tong Xu"
            },
            {
                "id": 37087161548,
                "preferredName": "Yang Zhao",
                "firstName": null,
                "lastName": "Yang Zhao"
            },
            {
                "id": 37087251078,
                "preferredName": "Huawei Li",
                "firstName": null,
                "lastName": "Huawei Li"
            },
            {
                "id": 37087154413,
                "preferredName": "Xiaowei Li",
                "firstName": null,
                "lastName": "Xiaowei Li"
            }
        ]
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392813",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392813",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "195",
        "endPage": "196",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    },
    {
        "publicationNumber": "4392771",
        "doi": "10.1109/HLDVT.2007.4392774",
        "publicationYear": "2007",
        "publicationDate": "7-9 Nov. 2007",
        "articleNumber": "4392774",
        "articleTitle": "Table of contents",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "viii",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2007 IEEE International High Level Design Validation and Test Workshop",
        "authors": []
    }
]