ARM GAS  /tmp/ccqIQjJw.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB70:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include"delay.h"
  27:Core/Src/main.c **** #include"usbd_hid.h"
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccqIQjJw.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void)
  66:Core/Src/main.c **** {
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE END 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  74:Core/Src/main.c ****   HAL_Init();
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Configure the system clock */
  81:Core/Src/main.c ****   SystemClock_Config();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  84:Core/Src/main.c ****   delay_init();
  85:Core/Src/main.c ****   /* USER CODE END SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
  89:Core/Src/main.c ****   MX_USB_DEVICE_Init();
ARM GAS  /tmp/ccqIQjJw.s 			page 3


  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   extern USBD_HandleTypeDef hUsbDeviceFS;
  97:Core/Src/main.c ****   struct KEYBRD_ReportTypeDef {
  98:Core/Src/main.c ****     uint8_t control;
  99:Core/Src/main.c ****     uint8_t dummy;
 100:Core/Src/main.c ****     uint8_t key[6];
 101:Core/Src/main.c ****   } KEYBRDReport = {0, 0, {0, 0, 0, 0, 0, 0}};
 102:Core/Src/main.c ****   while (1)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     /* 按键检测 */
 105:Core/Src/main.c ****     if(KEY0_IS_PRESS()) // shift
 106:Core/Src/main.c ****     {
 107:Core/Src/main.c ****       KEYBRDReport.control |= 0b00000010;
 108:Core/Src/main.c ****     }else{
 109:Core/Src/main.c ****       KEYBRDReport.control &= 0b11111101;
 110:Core/Src/main.c ****     }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     if(KEY1_IS_PRESS()) // f
 113:Core/Src/main.c ****     {
 114:Core/Src/main.c ****       KEYBRDReport.key[0] = 0x09;
 115:Core/Src/main.c ****     }else{
 116:Core/Src/main.c ****       KEYBRDReport.key[0] = 0;
 117:Core/Src/main.c ****     }
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****     if(KEY_UP_IS_PRESS()) // e
 120:Core/Src/main.c ****     {
 121:Core/Src/main.c ****       KEYBRDReport.key[1] = 0x08;
 122:Core/Src/main.c ****     }else{
 123:Core/Src/main.c ****       KEYBRDReport.key[1] = 0;
 124:Core/Src/main.c ****     }
 125:Core/Src/main.c ****     /* USER CODE END WHILE */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 128:Core/Src/main.c ****     USBD_HID_SendReport(&hUsbDeviceFS, (uint8_t*)&KEYBRDReport, 8); // 通过USB发送数据
 129:Core/Src/main.c ****     delay_ms(10);
 130:Core/Src/main.c ****   }
 131:Core/Src/main.c ****   /* USER CODE END 3 */
 132:Core/Src/main.c **** }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** /**
 135:Core/Src/main.c ****   * @brief System Clock Configuration
 136:Core/Src/main.c ****   * @retval None
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c **** void SystemClock_Config(void)
 139:Core/Src/main.c **** {
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 145:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 146:Core/Src/main.c ****   */
ARM GAS  /tmp/ccqIQjJw.s 			page 4


 147:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 154:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 155:Core/Src/main.c ****   {
 156:Core/Src/main.c ****     Error_Handler();
 157:Core/Src/main.c ****   }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 162:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 163:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 164:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 173:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 174:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /* USER CODE END 4 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 186:Core/Src/main.c ****   * @retval None
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c **** void Error_Handler(void)
 189:Core/Src/main.c **** {
  27              		.loc 1 189 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 190:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 191:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 192:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 192 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /tmp/ccqIQjJw.s 			page 5


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /tmp/ccqIQjJw.s 			page 6


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccqIQjJw.s 			page 7


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 193:Core/Src/main.c ****   while (1)
  49              		.loc 1 193 3 discriminator 1 view .LVU4
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****   }
  50              		.loc 1 195 3 discriminator 1 view .LVU5
 193:Core/Src/main.c ****   while (1)
  51              		.loc 1 193 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE70:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB69:
ARM GAS  /tmp/ccqIQjJw.s 			page 8


 139:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 139 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 88
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 97B0     		sub	sp, sp, #92
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 96
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 140 3 view .LVU8
 140:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 140 22 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 0CA8     		add	r0, sp, #48
  81 000a FFF7FEFF 		bl	memset
  82              	.LVL0:
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  83              		.loc 1 141 3 is_stmt 1 view .LVU10
 141:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  84              		.loc 1 141 22 is_stmt 0 view .LVU11
  85 000e 0023     		movs	r3, #0
  86 0010 0793     		str	r3, [sp, #28]
  87 0012 0893     		str	r3, [sp, #32]
  88 0014 0993     		str	r3, [sp, #36]
  89 0016 0A93     		str	r3, [sp, #40]
  90 0018 0B93     		str	r3, [sp, #44]
 142:Core/Src/main.c **** 
  91              		.loc 1 142 3 is_stmt 1 view .LVU12
 142:Core/Src/main.c **** 
  92              		.loc 1 142 28 is_stmt 0 view .LVU13
  93 001a 0193     		str	r3, [sp, #4]
  94 001c 0293     		str	r3, [sp, #8]
  95 001e 0393     		str	r3, [sp, #12]
  96 0020 0493     		str	r3, [sp, #16]
  97 0022 0593     		str	r3, [sp, #20]
  98 0024 0693     		str	r3, [sp, #24]
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  99              		.loc 1 147 3 is_stmt 1 view .LVU14
 147:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 100              		.loc 1 147 36 is_stmt 0 view .LVU15
 101 0026 0122     		movs	r2, #1
 102 0028 0C92     		str	r2, [sp, #48]
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 103              		.loc 1 148 3 is_stmt 1 view .LVU16
 148:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 104              		.loc 1 148 30 is_stmt 0 view .LVU17
 105 002a 4FF48033 		mov	r3, #65536
 106 002e 0D93     		str	r3, [sp, #52]
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 107              		.loc 1 149 3 is_stmt 1 view .LVU18
 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 108              		.loc 1 150 3 view .LVU19
ARM GAS  /tmp/ccqIQjJw.s 			page 9


 150:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 109              		.loc 1 150 30 is_stmt 0 view .LVU20
 110 0030 1092     		str	r2, [sp, #64]
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 111              		.loc 1 151 3 is_stmt 1 view .LVU21
 151:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 112              		.loc 1 151 34 is_stmt 0 view .LVU22
 113 0032 0222     		movs	r2, #2
 114 0034 1392     		str	r2, [sp, #76]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 115              		.loc 1 152 3 is_stmt 1 view .LVU23
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 116              		.loc 1 152 35 is_stmt 0 view .LVU24
 117 0036 1493     		str	r3, [sp, #80]
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 118              		.loc 1 153 3 is_stmt 1 view .LVU25
 153:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 119              		.loc 1 153 32 is_stmt 0 view .LVU26
 120 0038 4FF4E013 		mov	r3, #1835008
 121 003c 1593     		str	r3, [sp, #84]
 154:Core/Src/main.c ****   {
 122              		.loc 1 154 3 is_stmt 1 view .LVU27
 154:Core/Src/main.c ****   {
 123              		.loc 1 154 7 is_stmt 0 view .LVU28
 124 003e 0CA8     		add	r0, sp, #48
 125 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 126              	.LVL1:
 154:Core/Src/main.c ****   {
 127              		.loc 1 154 6 view .LVU29
 128 0044 C0B9     		cbnz	r0, .L8
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 129              		.loc 1 161 3 is_stmt 1 view .LVU30
 161:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 130              		.loc 1 161 31 is_stmt 0 view .LVU31
 131 0046 0F23     		movs	r3, #15
 132 0048 0793     		str	r3, [sp, #28]
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133              		.loc 1 163 3 is_stmt 1 view .LVU32
 163:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 134              		.loc 1 163 34 is_stmt 0 view .LVU33
 135 004a 0221     		movs	r1, #2
 136 004c 0891     		str	r1, [sp, #32]
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 137              		.loc 1 164 3 is_stmt 1 view .LVU34
 164:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 138              		.loc 1 164 35 is_stmt 0 view .LVU35
 139 004e 0023     		movs	r3, #0
 140 0050 0993     		str	r3, [sp, #36]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 141              		.loc 1 165 3 is_stmt 1 view .LVU36
 165:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 142              		.loc 1 165 36 is_stmt 0 view .LVU37
 143 0052 4FF48062 		mov	r2, #1024
 144 0056 0A92     		str	r2, [sp, #40]
 166:Core/Src/main.c **** 
 145              		.loc 1 166 3 is_stmt 1 view .LVU38
 166:Core/Src/main.c **** 
ARM GAS  /tmp/ccqIQjJw.s 			page 10


 146              		.loc 1 166 36 is_stmt 0 view .LVU39
 147 0058 0B93     		str	r3, [sp, #44]
 168:Core/Src/main.c ****   {
 148              		.loc 1 168 3 is_stmt 1 view .LVU40
 168:Core/Src/main.c ****   {
 149              		.loc 1 168 7 is_stmt 0 view .LVU41
 150 005a 07A8     		add	r0, sp, #28
 151 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 152              	.LVL2:
 168:Core/Src/main.c ****   {
 153              		.loc 1 168 6 view .LVU42
 154 0060 60B9     		cbnz	r0, .L9
 172:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 155              		.loc 1 172 3 is_stmt 1 view .LVU43
 172:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 156              		.loc 1 172 38 is_stmt 0 view .LVU44
 157 0062 1023     		movs	r3, #16
 158 0064 0193     		str	r3, [sp, #4]
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 159              		.loc 1 173 3 is_stmt 1 view .LVU45
 173:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 160              		.loc 1 173 35 is_stmt 0 view .LVU46
 161 0066 0023     		movs	r3, #0
 162 0068 0693     		str	r3, [sp, #24]
 174:Core/Src/main.c ****   {
 163              		.loc 1 174 3 is_stmt 1 view .LVU47
 174:Core/Src/main.c ****   {
 164              		.loc 1 174 7 is_stmt 0 view .LVU48
 165 006a 01A8     		add	r0, sp, #4
 166 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 167              	.LVL3:
 174:Core/Src/main.c ****   {
 168              		.loc 1 174 6 view .LVU49
 169 0070 30B9     		cbnz	r0, .L10
 178:Core/Src/main.c **** 
 170              		.loc 1 178 1 view .LVU50
 171 0072 17B0     		add	sp, sp, #92
 172              	.LCFI2:
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 4
 175              		@ sp needed
 176 0074 5DF804FB 		ldr	pc, [sp], #4
 177              	.L8:
 178              	.LCFI3:
 179              		.cfi_restore_state
 156:Core/Src/main.c ****   }
 180              		.loc 1 156 5 is_stmt 1 view .LVU51
 181 0078 FFF7FEFF 		bl	Error_Handler
 182              	.LVL4:
 183              	.L9:
 170:Core/Src/main.c ****   }
 184              		.loc 1 170 5 view .LVU52
 185 007c FFF7FEFF 		bl	Error_Handler
 186              	.LVL5:
 187              	.L10:
 176:Core/Src/main.c ****   }
 188              		.loc 1 176 5 view .LVU53
ARM GAS  /tmp/ccqIQjJw.s 			page 11


 189 0080 FFF7FEFF 		bl	Error_Handler
 190              	.LVL6:
 191              		.cfi_endproc
 192              	.LFE69:
 194              		.section	.text.main,"ax",%progbits
 195              		.align	1
 196              		.global	main
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	main:
 202              	.LFB68:
  66:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 203              		.loc 1 66 1 view -0
 204              		.cfi_startproc
 205              		@ Volatile: function does not return.
 206              		@ args = 0, pretend = 0, frame = 8
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 00B5     		push	{lr}
 209              	.LCFI4:
 210              		.cfi_def_cfa_offset 4
 211              		.cfi_offset 14, -4
 212 0002 83B0     		sub	sp, sp, #12
 213              	.LCFI5:
 214              		.cfi_def_cfa_offset 16
  74:Core/Src/main.c **** 
 215              		.loc 1 74 3 view .LVU55
 216 0004 FFF7FEFF 		bl	HAL_Init
 217              	.LVL7:
  81:Core/Src/main.c **** 
 218              		.loc 1 81 3 view .LVU56
 219 0008 FFF7FEFF 		bl	SystemClock_Config
 220              	.LVL8:
  84:Core/Src/main.c ****   /* USER CODE END SysInit */
 221              		.loc 1 84 3 view .LVU57
 222 000c FFF7FEFF 		bl	delay_init
 223              	.LVL9:
  88:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 224              		.loc 1 88 3 view .LVU58
 225 0010 FFF7FEFF 		bl	MX_GPIO_Init
 226              	.LVL10:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 227              		.loc 1 89 3 view .LVU59
 228 0014 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 229              	.LVL11:
  96:Core/Src/main.c ****   struct KEYBRD_ReportTypeDef {
 230              		.loc 1 96 3 view .LVU60
  97:Core/Src/main.c ****     uint8_t control;
 231              		.loc 1 97 3 view .LVU61
 101:Core/Src/main.c ****   while (1)
 232              		.loc 1 101 5 is_stmt 0 view .LVU62
 233 0018 1D4B     		ldr	r3, .L21
 234 001a 93E80300 		ldm	r3, {r0, r1}
 235 001e 02AB     		add	r3, sp, #8
 236 0020 03E90300 		stmdb	r3, {r0, r1}
 237 0024 15E0     		b	.L18
 238              	.L12:
ARM GAS  /tmp/ccqIQjJw.s 			page 12


 109:Core/Src/main.c ****     }
 239              		.loc 1 109 7 is_stmt 1 view .LVU63
 109:Core/Src/main.c ****     }
 240              		.loc 1 109 19 is_stmt 0 view .LVU64
 241 0026 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 109:Core/Src/main.c ****     }
 242              		.loc 1 109 28 view .LVU65
 243 002a 23F00203 		bic	r3, r3, #2
 244 002e 8DF80030 		strb	r3, [sp]
 245 0032 1AE0     		b	.L13
 246              	.L14:
 116:Core/Src/main.c ****     }
 247              		.loc 1 116 7 is_stmt 1 view .LVU66
 116:Core/Src/main.c ****     }
 248              		.loc 1 116 27 is_stmt 0 view .LVU67
 249 0034 0023     		movs	r3, #0
 250 0036 8DF80230 		strb	r3, [sp, #2]
 251 003a 1FE0     		b	.L15
 252              	.L20:
 121:Core/Src/main.c ****     }else{
 253              		.loc 1 121 7 is_stmt 1 view .LVU68
 121:Core/Src/main.c ****     }else{
 254              		.loc 1 121 27 is_stmt 0 view .LVU69
 255 003c 0823     		movs	r3, #8
 256 003e 8DF80330 		strb	r3, [sp, #3]
 257              	.L17:
 128:Core/Src/main.c ****     delay_ms(10);
 258              		.loc 1 128 5 is_stmt 1 view .LVU70
 259 0042 0822     		movs	r2, #8
 260 0044 6946     		mov	r1, sp
 261 0046 1348     		ldr	r0, .L21+4
 262 0048 FFF7FEFF 		bl	USBD_HID_SendReport
 263              	.LVL12:
 129:Core/Src/main.c ****   }
 264              		.loc 1 129 5 view .LVU71
 265 004c 0A20     		movs	r0, #10
 266 004e FFF7FEFF 		bl	delay_ms
 267              	.LVL13:
 102:Core/Src/main.c ****   {
 268              		.loc 1 102 9 view .LVU72
 269              	.L18:
 102:Core/Src/main.c ****   {
 270              		.loc 1 102 3 view .LVU73
 105:Core/Src/main.c ****     {
 271              		.loc 1 105 5 view .LVU74
 105:Core/Src/main.c ****     {
 272              		.loc 1 105 8 is_stmt 0 view .LVU75
 273 0052 1021     		movs	r1, #16
 274 0054 1048     		ldr	r0, .L21+8
 275 0056 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 276              	.LVL14:
 105:Core/Src/main.c ****     {
 277              		.loc 1 105 7 view .LVU76
 278 005a 0028     		cmp	r0, #0
 279 005c E3D1     		bne	.L12
 107:Core/Src/main.c ****     }else{
 280              		.loc 1 107 7 is_stmt 1 view .LVU77
ARM GAS  /tmp/ccqIQjJw.s 			page 13


 107:Core/Src/main.c ****     }else{
 281              		.loc 1 107 19 is_stmt 0 view .LVU78
 282 005e 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 107:Core/Src/main.c ****     }else{
 283              		.loc 1 107 28 view .LVU79
 284 0062 43F00203 		orr	r3, r3, #2
 285 0066 8DF80030 		strb	r3, [sp]
 286              	.L13:
 112:Core/Src/main.c ****     {
 287              		.loc 1 112 5 is_stmt 1 view .LVU80
 112:Core/Src/main.c ****     {
 288              		.loc 1 112 8 is_stmt 0 view .LVU81
 289 006a 0821     		movs	r1, #8
 290 006c 0A48     		ldr	r0, .L21+8
 291 006e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 292              	.LVL15:
 112:Core/Src/main.c ****     {
 293              		.loc 1 112 7 view .LVU82
 294 0072 0028     		cmp	r0, #0
 295 0074 DED1     		bne	.L14
 114:Core/Src/main.c ****     }else{
 296              		.loc 1 114 7 is_stmt 1 view .LVU83
 114:Core/Src/main.c ****     }else{
 297              		.loc 1 114 27 is_stmt 0 view .LVU84
 298 0076 0923     		movs	r3, #9
 299 0078 8DF80230 		strb	r3, [sp, #2]
 300              	.L15:
 119:Core/Src/main.c ****     {
 301              		.loc 1 119 5 is_stmt 1 view .LVU85
 119:Core/Src/main.c ****     {
 302              		.loc 1 119 8 is_stmt 0 view .LVU86
 303 007c 0121     		movs	r1, #1
 304 007e 0748     		ldr	r0, .L21+12
 305 0080 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 306              	.LVL16:
 119:Core/Src/main.c ****     {
 307              		.loc 1 119 7 view .LVU87
 308 0084 0028     		cmp	r0, #0
 309 0086 D9D1     		bne	.L20
 123:Core/Src/main.c ****     }
 310              		.loc 1 123 7 is_stmt 1 view .LVU88
 123:Core/Src/main.c ****     }
 311              		.loc 1 123 27 is_stmt 0 view .LVU89
 312 0088 0023     		movs	r3, #0
 313 008a 8DF80330 		strb	r3, [sp, #3]
 314 008e D8E7     		b	.L17
 315              	.L22:
 316              		.align	2
 317              	.L21:
 318 0090 00000000 		.word	.LANCHOR0
 319 0094 00000000 		.word	hUsbDeviceFS
 320 0098 00180140 		.word	1073813504
 321 009c 00080140 		.word	1073809408
 322              		.cfi_endproc
 323              	.LFE68:
 325              		.section	.rodata
 326              		.align	2
ARM GAS  /tmp/ccqIQjJw.s 			page 14


 327              		.set	.LANCHOR0,. + 0
 328              	.LC0:
 329 0000 00       		.byte	0
 330 0001 00       		.byte	0
 331 0002 00000000 		.ascii	"\000\000\000\000\000\000"
 331      0000
 332              		.text
 333              	.Letext0:
 334              		.file 3 "/home/tanjie/EmbeddedLibrary/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-ea
 335              		.file 4 "/home/tanjie/EmbeddedLibrary/arm-gnu-toolchain-12.2.rel1-x86_64-arm-none-eabi/arm-none-ea
 336              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 337              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 338              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 339              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 340              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 341              		.file 10 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 342              		.file 11 "Middlewares/ST/STM32_USB_Device_Library/Class/Keyboard_HID/Inc/usbd_hid.h"
 343              		.file 12 "USB_DEVICE/App/usb_device.h"
 344              		.file 13 "Core/Inc/gpio.h"
 345              		.file 14 "Core/Inc/delay.h"
 346              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 347              		.file 16 "<built-in>"
ARM GAS  /tmp/ccqIQjJw.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccqIQjJw.s:19     .text.Error_Handler:0000000000000000 $t
     /tmp/ccqIQjJw.s:25     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccqIQjJw.s:57     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccqIQjJw.s:63     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccqIQjJw.s:195    .text.main:0000000000000000 $t
     /tmp/ccqIQjJw.s:201    .text.main:0000000000000000 main
     /tmp/ccqIQjJw.s:318    .text.main:0000000000000090 $d
     /tmp/ccqIQjJw.s:326    .rodata:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
delay_init
MX_GPIO_Init
MX_USB_DEVICE_Init
USBD_HID_SendReport
delay_ms
HAL_GPIO_ReadPin
hUsbDeviceFS
