

================================================================
== Vitis HLS Report for 'fir_n11_maxi_Pipeline_XFER_LOOP'
================================================================
* Date:           Sat Sep 23 20:28:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     539|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    33|       0|     220|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     638|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    33|     638|     872|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  33|  0| 220|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_242_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln19_fu_264_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln29_1_fu_480_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_2_fu_486_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_3_fu_492_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_4_fu_498_p2       |         +|   0|  0|  39|          32|          32|
    |add_ln29_5_fu_504_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_6_fu_510_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_7_fu_516_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_8_fu_522_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_9_fu_528_p2       |         +|   0|  0|  32|          32|          32|
    |add_ln29_fu_474_p2         |         +|   0|  0|  39|          32|          32|
    |add_ln31_fu_290_p2         |         +|   0|  0|  71|          64|          64|
    |icmp_ln17_fu_236_p2        |      icmp|   0|  0|  19|          31|          31|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 539|         513|         484|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_n32XferCnt_1  |   9|          2|   31|         62|
    |gmem_blk_n_AR                  |   9|          2|    1|          2|
    |gmem_blk_n_AW                  |   9|          2|    1|          2|
    |gmem_blk_n_B                   |   9|          2|    1|          2|
    |gmem_blk_n_R                   |   9|          2|    1|          2|
    |gmem_blk_n_W                   |   9|          2|    1|          2|
    |n32XferCnt_fu_112              |   9|          2|   31|         62|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  81|         18|   69|        138|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln29_9_reg_618                 |  32|   0|   32|          0|
    |an32ShiftReg_0                     |  32|   0|   32|          0|
    |an32ShiftReg_1                     |  32|   0|   32|          0|
    |an32ShiftReg_2                     |  32|   0|   32|          0|
    |an32ShiftReg_3                     |  32|   0|   32|          0|
    |an32ShiftReg_4                     |  32|   0|   32|          0|
    |an32ShiftReg_5                     |  32|   0|   32|          0|
    |an32ShiftReg_6                     |  32|   0|   32|          0|
    |an32ShiftReg_7                     |  32|   0|   32|          0|
    |an32ShiftReg_8                     |  32|   0|   32|          0|
    |an32ShiftReg_9                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_1_reg_606                |  64|   0|   64|          0|
    |gmem_addr_reg_600                  |  64|   0|   64|          0|
    |n32Temp_reg_612                    |  32|   0|   32|          0|
    |n32XferCnt_fu_112                  |  31|   0|   31|          0|
    |gmem_addr_1_reg_606                |  64|  32|   64|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 638|  32|  638|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_n11_maxi_Pipeline_XFER_LOOP|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|tmp                  |   in|   31|     ap_none|                              tmp|        scalar|
|pn32HPInput          |   in|   64|     ap_none|                      pn32HPInput|        scalar|
|an32Coef_load        |   in|   32|     ap_none|                    an32Coef_load|        scalar|
|an32Coef_load_1      |   in|   32|     ap_none|                  an32Coef_load_1|        scalar|
|an32Coef_load_2      |   in|   32|     ap_none|                  an32Coef_load_2|        scalar|
|an32Coef_load_3      |   in|   32|     ap_none|                  an32Coef_load_3|        scalar|
|an32Coef_load_4      |   in|   32|     ap_none|                  an32Coef_load_4|        scalar|
|an32Coef_load_5      |   in|   32|     ap_none|                  an32Coef_load_5|        scalar|
|an32Coef_load_6      |   in|   32|     ap_none|                  an32Coef_load_6|        scalar|
|an32Coef_load_7      |   in|   32|     ap_none|                  an32Coef_load_7|        scalar|
|an32Coef_load_8      |   in|   32|     ap_none|                  an32Coef_load_8|        scalar|
|an32Coef_load_9      |   in|   32|     ap_none|                  an32Coef_load_9|        scalar|
|an32Coef_load_10     |   in|   32|     ap_none|                 an32Coef_load_10|        scalar|
|pn32HPOutput         |   in|   64|     ap_none|                     pn32HPOutput|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

