  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg
WARNING: [HLS 200-1921] Skipping unknown config ini [hls] entry 'ldflags=-lstdc++' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'syn.file=defs.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/defs.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=aes.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/aes.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=encrypt.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/encrypt.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=PRG.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/PRG.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=ggm_tree.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/ggm_tree.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=sha3.hpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/sha3.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=./shake.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/shake.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=commit.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/commit.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=gatebygate.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(30)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/gatebygate.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(31)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=fiat_shamir.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(32)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/fiat_shamir.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.h' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(33)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=endtoend.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(34)
INFO: [HLS 200-10] Adding design file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/endtoend.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./tb_vole.cpp' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(35)
INFO: [HLS 200-10] Adding test bench file '/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/tb_vole.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=GenerateProof' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcu250-figd2104-2-e' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2-e'
INFO: [HLS 200-1465] Applying config ini 'clock=7ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=0ns' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.43 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.93 seconds; current allocated memory: 482.027 MB.
INFO: [HLS 200-10] Analyzing design file 'endtoend.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fiat_shamir.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'gatebygate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'commit.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'vole.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'shake.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'ggm_tree.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:101:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:251:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:426:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./sha3.hpp:756:9)
INFO: [HLS 200-10] Analyzing design file 'PRG.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'encrypt.cpp' ... 
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./aes.hpp:16:9)
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (./aes.hpp:17:9)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:57:31)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:58:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:58:53)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:58:78)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:126:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:303:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:429:55)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:523:31)
WARNING: [HLS 207-5292] unused parameter 'ciphertext' (./aes.hpp:531:31)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:531:54)
WARNING: [HLS 207-5292] unused parameter 'plaintext' (./aes.hpp:531:79)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:624:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:786:56)
WARNING: [HLS 207-5292] unused parameter 'cipherkey' (./aes.hpp:935:56)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.21 seconds. CPU system time: 2.62 seconds. Elapsed time: 17.83 seconds; current allocated memory: 490.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 190,814 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 995,721 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 499,612 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,621 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,605 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,889 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,672 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,673 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,696 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,727 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 470,686 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 422,036 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 394,119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 393,955 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 394,229 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 375,100 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/tkgong/Research/VOLE-ocity/VOLEitH-FPGA/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'xf::security::aesTable::aesTable()' into 'xf::security::aesEnc<128>::aesEnc()' (./aes.hpp:386:5)
INFO: [HLS 214-131] Inlining function 'xf::security::aesEnc<128>::aesEnc()' into 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' (encrypt.cpp:4:31)
INFO: [HLS 214-131] Inlining function 'PRG(ap_uint<128>&, ap_uint<128>, ap_uint<128>&, ap_uint<128>&)' into 'expand_roots(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>*)' (ggm_tree.cpp:178:13)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTL<64u>(ap_uint<64u>, unsigned int)' into 'xf::security::internal::KECCAK_f(ap_uint<64>*)' (./sha3.hpp:154:33)
INFO: [HLS 214-131] Inlining function 'PRG(ap_uint<128>&, ap_uint<128>, ap_uint<128>&, ap_uint<128>&)' into 'ggm_small(ap_uint<128>&, ap_uint<128>&, ap_uint<128>*, ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (ggm_tree.cpp:145:13)
INFO: [HLS 214-131] Inlining function 'PRG(ap_uint<128>&, ap_uint<128>, ap_uint<128>&, ap_uint<128>&)' into 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16])' (vole.cpp:34:21)
INFO: [HLS 214-131] Inlining function 'gf128_reduce(ap_uint<256>)' into 'gf128_multiply(ap_uint<128>, ap_uint<128>)' (gatebygate.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'gf128_reduce(ap_uint<256>)' into 'ToField(hls::stream<ap_uint<256>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<256>, 0>&)' (gatebygate.cpp:149:26)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:758:12)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:432:12)
INFO: [HLS 214-377] Adding 'cipher' into disaggregation list because there's array-partition pragma applied on the struct field (./aes.hpp:388:9)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:433:9)
INFO: [HLS 214-377] Adding 'stateArray' into disaggregation list because there's array-partition pragma applied on the struct field (./sha3.hpp:759:9)
INFO: [HLS 214-210] Disaggregating variable 'cipher' (encrypt.cpp:4:31)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stateArray' (./sha3.hpp:432:12)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stateArray' (./sha3.hpp:758:12)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_2' is marked as complete unroll implied by the pipeline pragma (fiat_shamir.cpp:69:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_835_6' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:835:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_1' is marked as complete unroll implied by the pipeline pragma (gatebygate.cpp:10:22)
INFO: [HLS 214-291] Loop 'INIT_V' is marked as complete unroll implied by the pipeline pragma (vole.cpp:63:10)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_1' is marked as complete unroll implied by the pipeline pragma (vole.cpp:65:19)
INFO: [HLS 214-291] Loop 'READ_LEAVES' is marked as complete unroll implied by the pipeline pragma (vole.cpp:71:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_2' is marked as complete unroll implied by the pipeline pragma (vole.cpp:73:19)
INFO: [HLS 214-291] Loop 'BUILD_LEVELS' is marked as complete unroll implied by the pipeline pragma (vole.cpp:80:27)
INFO: [HLS 214-291] Loop 'PROCESS_NODES' is marked as complete unroll implied by the pipeline pragma (vole.cpp:85:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_3' is marked as complete unroll implied by the pipeline pragma (vole.cpp:86:38)
INFO: [HLS 214-291] Loop 'WRITE_V' is marked as complete unroll implied by the pipeline pragma (vole.cpp:94:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_96_4' is marked as complete unroll implied by the pipeline pragma (vole.cpp:96:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_3' is marked as complete unroll implied by the pipeline pragma (vole.cpp:29:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_4' is marked as complete unroll implied by the pipeline pragma (vole.cpp:30:34)
INFO: [HLS 214-291] Loop 'LOOP_5_STEP_MAPPING' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:104:5)
INFO: [HLS 214-291] Loop 'LOOP_THETA_1' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:110:9)
INFO: [HLS 214-291] Loop 'LOOP_THETA_2' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:117:9)
INFO: [HLS 214-291] Loop 'LOOP_CALCULATE_THETA' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:121:13)
INFO: [HLS 214-291] Loop 'LOOP_CHI' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:186:9)
INFO: [HLS 214-291] Loop 'LOOP_INIT_STATEREG' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:191:13)
INFO: [HLS 214-291] Loop 'LOOP_CALCULATE_CHI' is marked as complete unroll implied by the pipeline pragma (./sha3.hpp:196:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_439_1' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:439:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_441_2' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:441:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_469_3' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:469:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_476_4' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:476:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_396_1' is marked as complete unroll implied by the pipeline pragma (./aes.hpp:396:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (fiat_shamir.cpp:69:26) in function 'chal2' completely with a factor of 64 (fiat_shamir.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_761_1' (./sha3.hpp:761:20) in function 'xf::security::shake_extensible' completely with a factor of 25 (./sha3.hpp:737:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_835_6' (./sha3.hpp:835:35) in function 'xf::security::shake_extensible' completely with a factor of 16 (./sha3.hpp:737:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_1' (gatebygate.cpp:10:22) in function 'gf128_clmul' completely with a factor of 128 (gatebygate.cpp:5:0)
INFO: [HLS 214-188] Unrolling loop 'UNPACK_U' (vole.cpp:125:12) in function 'mem_transfer' partially with a factor of 2 (vole.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'READ_V' (vole.cpp:134:9) in function 'mem_transfer' completely with a factor of 32 (vole.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (vole.cpp:136:20) in function 'mem_transfer' completely with a factor of 4 (vole.cpp:115:0)
INFO: [HLS 214-188] Unrolling loop 'WRITE_V' (vole.cpp:141:18) in function 'mem_transfer' partially with a factor of 2 (vole.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_3' (vole.cpp:144:31) in function 'mem_transfer' completely with a factor of 32 (vole.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_4' (vole.cpp:146:20) in function 'mem_transfer' completely with a factor of 4 (vole.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'INIT_V' (vole.cpp:63:10) in function 'build_VOLE' completely with a factor of 4 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (vole.cpp:65:19) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'READ_LEAVES' (vole.cpp:71:26) in function 'build_VOLE' completely with a factor of 16 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (vole.cpp:73:19) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'BUILD_LEVELS' (vole.cpp:80:27) in function 'build_VOLE' completely with a factor of 4 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:85:32) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_3' (vole.cpp:86:38) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:85:32) in function 'build_VOLE' completely with a factor of 2 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:85:32) in function 'build_VOLE' completely with a factor of 4 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'PROCESS_NODES' (vole.cpp:85:32) in function 'build_VOLE' completely with a factor of 8 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_V' (vole.cpp:94:22) in function 'build_VOLE' completely with a factor of 4 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_96_4' (vole.cpp:96:19) in function 'build_VOLE' completely with a factor of 1 (vole.cpp:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_2' (vole.cpp:20:30) in function 'expand_seed' completely with a factor of 1 (vole.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (vole.cpp:29:19) in function 'expand_seed' completely with a factor of 16 (vole.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (vole.cpp:30:34) in function 'expand_seed' completely with a factor of 1 (vole.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_1' (fiat_shamir.cpp:41:22) in function 'chal1' completely with a factor of 32 (fiat_shamir.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'PARALLEL_HASH' (shake.cpp:91:9) in function 'H' completely with a factor of 1 (shake.cpp:80:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_2' (ggm_tree.cpp:206:20) in function 'ggm_build' completely with a factor of 1 (ggm_tree.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'PARALLEL_TREES' (ggm_tree.cpp:212:9) in function 'ggm_build' completely with a factor of 1 (ggm_tree.cpp:197:0)
INFO: [HLS 214-186] Unrolling loop 'HASH_LOOP' (ggm_tree.cpp:151:5) in function 'ggm_small' completely with a factor of 16 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'LEVEL_LOOP' (ggm_tree.cpp:130:5) in function 'ggm_small' completely with a factor of 4 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'EXPAND_LOOP' (ggm_tree.cpp:138:9) in function 'ggm_small' completely with a factor of 8 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'EXPAND_LOOP' (ggm_tree.cpp:138:9) in function 'ggm_small' completely with a factor of 4 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'EXPAND_LOOP' (ggm_tree.cpp:138:9) in function 'ggm_small' completely with a factor of 2 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'EXPAND_LOOP' (ggm_tree.cpp:138:9) in function 'ggm_small' completely with a factor of 1 (ggm_tree.cpp:115:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATE_ARRAYS' (./sha3.hpp:435:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 25 (./sha3.hpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA3_EMIT' (./sha3.hpp:541:9) in function 'xf::security::internal::shakeXOF<32u>' completely with a factor of 4 (./sha3.hpp:408:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_5_STEP_MAPPING' (./sha3.hpp:104:5) in function 'xf::security::internal::KECCAK_f' completely with a factor of 24 (./sha3.hpp:93:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'LOOP_5_STEP_MAPPING' (./sha3.hpp:104:5) in function 'xf::security::internal::KECCAK_f' has been removed because the loop is unrolled completely (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CHI' (./sha3.hpp:186:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_CHI' (./sha3.hpp:196:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_INIT_STATEREG' (./sha3.hpp:191:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_2' (./sha3.hpp:117:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_CALCULATE_THETA' (./sha3.hpp:121:13) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_THETA_1' (./sha3.hpp:110:9) in function 'xf::security::internal::KECCAK_f' completely with a factor of 5 (./sha3.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'PARALLEL_GEN' (ggm_tree.cpp:174:9) in function 'expand_roots' completely with a factor of 1 (ggm_tree.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_STREAM' (ggm_tree.cpp:182:9) in function 'expand_roots' completely with a factor of 1 (ggm_tree.cpp:166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_439_1' (./aes.hpp:439:27) in function 'xf::security::aesEnc<128>::process' completely with a factor of 10 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_476_4' (./aes.hpp:476:35) in function 'xf::security::aesEnc<128>::process' completely with a factor of 4 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_469_3' (./aes.hpp:469:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_441_2' (./aes.hpp:441:31) in function 'xf::security::aesEnc<128>::process' completely with a factor of 16 (./aes.hpp:429:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_396_1' (./aes.hpp:396:27) in function 'xf::security::aesEnc<128>::updateKey' completely with a factor of 10 (./aes.hpp:391:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_396_1' (./aes.hpp:396:27) in function 'xf::security::aesEnc<128>::updateKey' has been removed because the loop is unrolled completely (./aes.hpp:391:0)
WARNING: [HLS 214-366] Duplicating function 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (PRG.cpp:9:3)
WARNING: [HLS 214-366] Duplicating function 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (PRG.cpp:8:2)
WARNING: [HLS 214-366] Duplicating function 'xf::security::aesEnc<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&) (.48)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (encrypt.cpp:6:12)
INFO: [HLS 214-178] Inlining function 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&)' into 'expand_roots(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>*)' (ggm_tree.cpp:166:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'h0(ap_uint<128>&, ap_uint<128>&, ap_uint<128>&, ap_uint<128>&)' (shake.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'H(hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0>&)' (shake.cpp:80:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&) (.7)' into 'H_COM(hls::stream<ap_uint<256>, 0>&, ap_uint<256>&)' (shake.cpp:173:0)
INFO: [HLS 214-178] Inlining function 'xf::security::shake256(hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<256>, 0>&, hls::stream<bool, 0>&)' into 'chal1(ap_uint<256>&, ap_uint<128>&, ap_uint<4>*, ap_uint<128>&)' (fiat_shamir.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'VC_Open(ap_uint<4>*, ap_uint<128> (*) [31], ap_uint<128> (*) [16], hls::stream<ap_uint<128>, 0>&)' into 'ggm_top(ap_uint<128>&, ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, ap_uint<256>&, hls::stream<ap_uint<128>, 0>&, ap_uint<128>&)' (ggm_tree.cpp:279:0)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i5': Complete partitioning on dimension 1. (encrypt.cpp:4:31)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1.i': Complete partitioning on dimension 1. (encrypt.cpp:4:31)
INFO: [HLS 214-248] Applying array_partition to 'left': Complete partitioning on dimension 1. (ggm_tree.cpp:169:22)
INFO: [HLS 214-248] Applying array_partition to 'right': Complete partitioning on dimension 1. (ggm_tree.cpp:169:31)
INFO: [HLS 214-248] Applying array_partition to 'cipher.1': Complete partitioning on dimension 1. (encrypt.cpp:4:31)
INFO: [HLS 214-248] Applying array_partition to 'stateArray': Complete partitioning on dimension 1. (./sha3.hpp:432:12)
INFO: [HLS 214-248] Applying array_partition to 'seeds': Complete partitioning on dimension 1. (ggm_tree.cpp:116:18)
INFO: [HLS 214-248] Applying array_partition to 'level': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ggm_tree.cpp:122:15)
INFO: [HLS 214-248] Applying array_partition to 'roots': Complete partitioning on dimension 1. (ggm_tree.cpp:203:22)
INFO: [HLS 214-248] Applying array_partition to 'root_strm': Complete partitioning on dimension 1. (ggm_tree.cpp:234:28)
INFO: [HLS 214-248] Applying array_partition to 'com_strm': Complete partitioning on dimension 1. (ggm_tree.cpp:236:28)
INFO: [HLS 214-248] Applying array_partition to 'ggm_keys': Complete partitioning on dimension 2. (ggm_tree.cpp:280:18)
INFO: [HLS 214-248] Applying array_partition to 'coms': Complete partitioning on dimension 2. (ggm_tree.cpp:281:18)
INFO: [HLS 214-248] Applying array_partition to 'chal': Complete partitioning on dimension 1. (ggm_tree.cpp:283:16)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (ggm_tree.cpp:266:29)
INFO: [HLS 214-248] Applying array_partition to 'sd': Complete partitioning on dimension 2. (vole.cpp:15:22)
INFO: [HLS 214-248] Applying array_partition to 'r_strm': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (vole.cpp:170:31)
INFO: [HLS 214-248] Applying array_partition to 'v_strm': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (vole.cpp:174:31)
INFO: [HLS 214-248] Applying array_partition to 'seed_strm': Complete partitioning on dimension 1. (commit.cpp:17:28)
INFO: [HLS 214-248] Applying array_partition to 'stateArray': Complete partitioning on dimension 1. (./sha3.hpp:758:12)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (./sha3.hpp:821:33)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (./sha3.hpp:829:35)
INFO: [HLS 214-248] Applying array_partition to 'u': Cyclic partitioning with factor 2 on dimension 1. (endtoend.cpp:17:16)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'circuit' with compact=bit mode in 58-bits (endtoend.cpp:14:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< WRITE_V> at vole.cpp:141:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< UNPACK_U> at vole.cpp:125:12 
INFO: [HLS 214-376] automatically set the pipeline for Loop< READ_SEEDS> at vole.cpp:19:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_ENDMSGLEN> at shake.cpp:160:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_MSGLEN> at shake.cpp:153:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_MSG> at shake.cpp:146:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_END> at shake.cpp:139:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_DIGEST> at shake.cpp:132:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_DIGEST> at shake.cpp:39:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_END> at shake.cpp:46:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_MSG> at shake.cpp:53:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_MSGLEN> at shake.cpp:60:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< DRAIN_ENDMSGLEN> at shake.cpp:67:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< ROOT_GEN> at ggm_tree.cpp:168:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< TRANSFER_STREAM> at endtoend.cpp:35:22 
INFO: [HLS 214-364] Automatically inlining function 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&) (.293)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (PRG.cpp:8:2)
INFO: [HLS 214-364] Automatically inlining function 'encrypt(ap_uint<128>, ap_uint<128>, ap_uint<128>&) (.293)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (PRG.cpp:9:3)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::process(ap_uint<128>, ap_uint<128>, ap_uint<128>&) (.48)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (encrypt.cpp:6:12)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:479:29)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:480:48)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:485:54)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:486:54)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:491:55)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:492:55)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:494:55)
INFO: [HLS 214-364] Automatically inlining function 'xf::security::aesEnc<128>::GFMul2(ap_uint<8>)' to improve effectiveness of pipeline pragma in function 'expand_seed(ap_uint<128>&, hls::stream<ap_uint<128>, 0>*, hls::stream<ap_uint<256>, 0> (*) [16]) (.351.352)' (./aes.hpp:498:55)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'V' due to pipeline pragma (endtoend.cpp:18:18)
INFO: [HLS 214-248] Applying array_partition to 'V': Cyclic partitioning with factor 2 on dimension 1. (endtoend.cpp:18:18)
INFO: [HLS 214-480] Find two read processes sharing ports on memory 'u_0' in dataflow function 'ProverCircuitEval' (gatebygate.cpp:201:0)
INFO: [HLS 214-480] Find two read processes sharing ports on memory 'u_1' in dataflow function 'ProverCircuitEval' (gatebygate.cpp:201:0)
INFO: [HLS 214-480] Find two read processes sharing ports on memory 'V_0' in dataflow function 'ProverCircuitEval' (gatebygate.cpp:201:0)
INFO: [HLS 214-480] Find two read processes sharing ports on memory 'V_1' in dataflow function 'ProverCircuitEval' (gatebygate.cpp:201:0)
WARNING: [HLS 214-373] Impl=auto in bind_op is deprecated. Consider using a different operation implementation. (./sha3.hpp:756:9)
WARNING: [HLS 214-373] Impl=auto in bind_op is deprecated. Consider using a different operation implementation. (./sha3.hpp:426:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 167.94 seconds. CPU system time: 0.94 seconds. Elapsed time: 165.44 seconds; current allocated memory: 663.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 663.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.73 seconds; current allocated memory: 762.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] vole.cpp:129: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-24] fiat_shamir.cpp:82: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.09 seconds; current allocated memory: 825.527 MB.
WARNING: [HLS 200-805] An internal stream 'msgStrm' (fiat_shamir.cpp:54) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'msgLenStrm' (fiat_shamir.cpp:88) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'endMsgLenStrm' (fiat_shamir.cpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'outLenStrm' (fiat_shamir.cpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'endOutLenStrm' (fiat_shamir.cpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'endDigestStrm_internal' (fiat_shamir.cpp:94) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'seed_strm' (commit.cpp:17) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'a0_strm' (gatebygate.cpp:206) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'a1_strm' (gatebygate.cpp:207) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_strm_cp' (gatebygate.cpp:208) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ch2_strm' (gatebygate.cpp:209) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'a_strm' (gatebygate.cpp:210) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'msgStrm' (shake.cpp:175) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'msgLenStrm' (shake.cpp:176) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'endMsgLenStrm' (shake.cpp:177) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'digestStrm' (shake.cpp:178) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'endDigestStrm' (shake.cpp:179) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'path_strm' (endtoend.cpp:21) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'root.val1' of dataflow function 'VOLECommit' (commit.cpp:17:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'iv.val3' of dataflow function 'VOLECommit' (commit.cpp:17:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'root.val1' of dataflow function 'ggm_tree' (ggm_tree.cpp:234:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'iv.val3' of dataflow function 'ggm_tree' (ggm_tree.cpp:234:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'iv.val1' of dataflow function 'ConvertToVOLE' (vole.cpp:170:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'ch1.val1' of dataflow function 'ProverCircuitEval' (gatebygate.cpp:206:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'u_0' of dataflow function 'ProverCircuitEval' (gatebygate.cpp:206:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'u_1' of dataflow function 'ProverCircuitEval' (gatebygate.cpp:206:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'V_0' of dataflow function 'ProverCircuitEval' (gatebygate.cpp:206:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'V_1' of dataflow function 'ProverCircuitEval' (gatebygate.cpp:206:1).
INFO: [HLS 200-778] Automatically marking array 'u_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'u_0' to function 'compute_mask' (gatebygate.cpp:70:22) 
INFO: [HLS 200-755] Binding port 1 of memory 'u_0' to function 'EvalCircuit' (gatebygate.cpp:92:21) 
INFO: [HLS 200-778] Automatically marking array 'u_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'u_1' to function 'compute_mask' (gatebygate.cpp:70:22) 
INFO: [HLS 200-755] Binding port 1 of memory 'u_1' to function 'EvalCircuit' (gatebygate.cpp:92:21) 
INFO: [HLS 200-778] Automatically marking array 'V_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'V_0' to function 'compute_mask' (gatebygate.cpp:70:22) 
INFO: [HLS 200-755] Binding port 1 of memory 'V_0' to function 'EvalCircuit' (gatebygate.cpp:92:21) 
INFO: [HLS 200-778] Automatically marking array 'V_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'V_1' to function 'compute_mask' (gatebygate.cpp:70:22) 
INFO: [HLS 200-755] Binding port 1 of memory 'V_1' to function 'EvalCircuit' (gatebygate.cpp:92:21) 
INFO: [XFORM 203-712] Applying dataflow to function 'ggm_tree' (ggm_tree.cpp:234:1), detected/extracted 4 process function(s): 
	 'expand_roots'
	 'ggm_build'
	 'H'
	 'H_COM'.
INFO: [XFORM 203-712] Applying dataflow to function 'ConvertToVOLE' (vole.cpp:170:1), detected/extracted 3 process function(s): 
	 'expand_seed'
	 'build_VOLE'
	 'mem_transfer'.
INFO: [XFORM 203-712] Applying dataflow to function 'VOLECommit' (commit.cpp:17:1), detected/extracted 2 process function(s): 
	 'ggm_top'
	 'ConvertToVOLE'.
INFO: [XFORM 203-712] Applying dataflow to function 'ProverCircuitEval' (gatebygate.cpp:206:1), detected/extracted 5 process function(s): 
	 'compute_mask'
	 'EvalCircuit'
	 'ToField'
	 'chal2'
	 'aggregate_coef'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./sha3.hpp:807:20) to (./sha3.hpp:809:27) in function 'xf::security::shake_extensible'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::KECCAK_f' (./sha3.hpp:76:93)...840 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process.143' (./aes.hpp:16:87)...450 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process.1' (./aes.hpp:16:87)...450 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::aesEnc<128>::process' (./aes.hpp:16:87)...450 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gf128_multiply' (gatebygate.cpp:20:1)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gf128_clmul' (gatebygate.cpp:7:5)...75 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'expand_seed' (./aes.hpp:5:20)...7488 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'build_VOLE' (vole.cpp:47:25)...23 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ToField' (gatebygate.cpp:20:23)...5 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 36.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 36.11 seconds; current allocated memory: 934.809 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'PROCESS_BATCHES'(vole.cpp:54:19) and 'PROCESS_CHUNKS'(vole.cpp:55:25) in function 'build_VOLE' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'PROCESS_BATCHES' (vole.cpp:54:19) in function 'build_VOLE'.
WARNING: [HLS 200-1450] Process ggm_build has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
WARNING: [HLS 200-1450] Process ggm_top has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
INFO: [HLS 200-634] Sharing array u_0 among processes compute_mask and EvalCircuit
INFO: [HLS 200-634] Sharing array u_1 among processes compute_mask and EvalCircuit
INFO: [HLS 200-634] Sharing array V_0 among processes compute_mask and EvalCircuit
INFO: [HLS 200-634] Sharing array V_1 among processes compute_mask and EvalCircuit
WARNING: [HLS 200-765] Process EvalCircuit is made part of the output synchronization in its dataflow region, because it has an external FIFO output and no PIPO output
Resolution: For help on HLS 200-765 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-765.html
WARNING: [HLS 200-1450] Process EvalCircuit has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Resolution: For help on HLS 200-1450 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1450.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 220.42 seconds. CPU system time: 0.24 seconds. Elapsed time: 220.7 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GenerateProof' ...
WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.
WARNING: [SYN 201-103] Legalizing function name 'process.143' to 'process_143'.
WARNING: [SYN 201-103] Legalizing function name 'process.1' to 'process_1'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>_Pipeline_LOOP_GEN_LAST_BLK' to 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' to 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK'.
WARNING: [SYN 201-103] Legalizing function name 'shakeXOF<32u>' to 'shakeXOF_32u_s'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (./aes.hpp:16->./aes.hpp:386->encrypt.cpp:4->PRG.cpp:8->ggm_tree.cpp:178): 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (./aes.hpp:16->./aes.hpp:386->encrypt.cpp:4->PRG.cpp:9->ggm_tree.cpp:178): 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (./aes.hpp:16->./aes.hpp:386->encrypt.cpp:4): 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM': 'cipher_0_ssbox' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_nP_LUTRAM' (./aes.hpp:16->./aes.hpp:386->encrypt.cpp:4): 'cipher_0_ssbox' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GenerateProof_Pipeline_INPUT_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'INPUT_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'updateKey39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'updateKey39'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GFMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'GFMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'GFMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'process'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, function 'process'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_roots' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ROOT_GEN'.
WARNING: [HLS 200-880] The II Violation in module 'expand_roots' (loop 'ROOT_GEN'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('root_strm1_write_ln185', ggm_tree.cpp:185) on port 'root_strm1' (ggm_tree.cpp:185) and fifo write operation ('root_strm1_write_ln184', ggm_tree.cpp:184) on port 'root_strm1' (ggm_tree.cpp:184).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'ROOT_GEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'updateKey'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'updateKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.782 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_Pipeline_LOOP_GEN_LAST_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_LAST_BLK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_GEN_LAST_BLK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_Pipeline_LOOP_GEN_FULL_MESSAGE_BLK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_MESSAGE_BLK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_GEN_FULL_MESSAGE_BLK'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KECCAK_f' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KECCAK_f'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'KECCAK_f'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.52 seconds. CPU system time: 0.22 seconds. Elapsed time: 16.74 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shakeXOF_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0_Pipeline_DRAIN_DIGEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_DIGEST'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_DIGEST'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0_Pipeline_DRAIN_END' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_END'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_END'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0_Pipeline_DRAIN_MSG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_MSG'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_MSG'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0_Pipeline_DRAIN_MSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_MSGLEN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_MSGLEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0_Pipeline_DRAIN_ENDMSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_ENDMSGLEN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_ENDMSGLEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'h0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_small_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_small' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_build' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_READ_COMS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_COMS'.
WARNING: [HLS 200-880] The II Violation in module 'H_Pipeline_READ_COMS' (loop 'READ_COMS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('msgStrm_write_ln116', shake.cpp:116) on port 'msgStrm' (shake.cpp:116) and fifo write operation ('msgStrm_write_ln115', shake.cpp:115) on port 'msgStrm' (shake.cpp:115).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'READ_COMS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_DRAIN_DIGEST' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_DIGEST'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_DIGEST'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_DRAIN_END' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_END'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_END'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_DRAIN_MSG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_MSG'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_MSG'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_DRAIN_MSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_MSGLEN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_MSGLEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_Pipeline_DRAIN_ENDMSGLEN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DRAIN_ENDMSGLEN'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'DRAIN_ENDMSGLEN'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_COM_Pipeline_VITIS_LOOP_183_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_183_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_COM_Pipeline_VITIS_LOOP_190_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_2'.
WARNING: [HLS 200-880] The II Violation in module 'H_COM_Pipeline_VITIS_LOOP_190_2' (loop 'VITIS_LOOP_190_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('msgStrm_write_ln193', shake.cpp:193) on port 'msgStrm' (shake.cpp:193) and fifo write operation ('msgStrm_write_ln192', shake.cpp:192) on port 'msgStrm' (shake.cpp:192).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'H_COM_Pipeline_VITIS_LOOP_190_2' (loop 'VITIS_LOOP_190_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('msgStrm_write_ln194', shake.cpp:194) on port 'msgStrm' (shake.cpp:194) and fifo write operation ('msgStrm_write_ln192', shake.cpp:192) on port 'msgStrm' (shake.cpp:192).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'H_COM_Pipeline_VITIS_LOOP_190_2' (loop 'VITIS_LOOP_190_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('msgStrm_write_ln195', shake.cpp:195) on port 'msgStrm' (shake.cpp:195) and fifo write operation ('msgStrm_write_ln192', shake.cpp:192) on port 'msgStrm' (shake.cpp:192).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 5, loop 'VITIS_LOOP_190_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'H_COM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chal1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ggm_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_252_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_252_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_22' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_23' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_24' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_25' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_26' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_27' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_28' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_29' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'ggm_keys_30' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'coms_15' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_seed_Pipeline_READ_SEEDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_SEEDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'READ_SEEDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expand_seed_Pipeline_PROCESS_CHUNKS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PROCESS_CHUNKS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'PROCESS_CHUNKS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 537.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 537.36 seconds; current allocated memory: 2.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
