03:38:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Zach\Documents\VitisWorkspace\temp_xsdb_launch_script.tcl
03:39:00 INFO  : XSCT server has started successfully.
03:39:00 INFO  : Successfully done setting XSCT server connection channel  
03:39:00 INFO  : plnx-install-location is set to ''
03:39:00 INFO  : Successfully done setting workspace for the tool. 
03:39:00 INFO  : Successfully done query RDI_DATADIR 
03:39:01 INFO  : Registering command handlers for Vitis TCF services
03:40:00 INFO  : Successfully done sdx_reload_mss "C:/Users/Zach/Documents/VitisWorkspace/test/zynq_fsbl/zynq_fsbl_bsp/system.mss"
03:40:01 INFO  : Successfully done sdx_reload_mss "C:/Users/Zach/Documents/VitisWorkspace/test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
03:40:10 INFO  : (SwPlaform) Successfully done setParamInSpec 
03:40:15 INFO  : (SwPlaform) Successfully done setParamInSpec 
03:40:15 INFO  : (SwPlatform) Successfully done update_mss 
03:40:15 INFO  : Successfully done sdx_reload_mss "C:/Users/Zach/Documents/VitisWorkspace/test/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
03:42:19 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
03:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
03:43:03 INFO  : 'jtag frequency' command is executed.
03:43:04 INFO  : Context for 'APU' is selected.
03:43:04 INFO  : System reset is completed.
03:43:07 INFO  : 'after 3000' command is executed.
03:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
03:43:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
03:43:11 INFO  : Context for 'APU' is selected.
03:43:11 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
03:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:43:12 INFO  : Context for 'APU' is selected.
03:43:12 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
03:43:12 INFO  : 'ps7_init' command is executed.
03:43:12 INFO  : 'ps7_post_config' command is executed.
03:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:12 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:43:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:43:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

03:43:13 INFO  : Memory regions updated for context APU
03:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:43:13 INFO  : 'con' command is executed.
03:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:43:13 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
03:44:12 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
03:44:54 INFO  : Disconnected from the channel tcfchan#3.
03:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:44:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
03:44:54 INFO  : 'jtag frequency' command is executed.
03:44:54 INFO  : Context for 'APU' is selected.
03:44:54 INFO  : System reset is completed.
03:44:57 INFO  : 'after 3000' command is executed.
03:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
03:45:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
03:45:00 INFO  : Context for 'APU' is selected.
03:45:00 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
03:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:00 INFO  : Context for 'APU' is selected.
03:45:00 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
03:45:00 INFO  : 'ps7_init' command is executed.
03:45:00 INFO  : 'ps7_post_config' command is executed.
03:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:01 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:01 INFO  : Memory regions updated for context APU
03:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:01 INFO  : 'con' command is executed.
03:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:01 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
03:45:23 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
03:45:40 INFO  : Disconnected from the channel tcfchan#5.
03:45:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
03:45:40 INFO  : 'jtag frequency' command is executed.
03:45:40 INFO  : Context for 'APU' is selected.
03:45:40 INFO  : System reset is completed.
03:45:43 INFO  : 'after 3000' command is executed.
03:45:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
03:45:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
03:45:46 INFO  : Context for 'APU' is selected.
03:45:46 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
03:45:46 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:46 INFO  : Context for 'APU' is selected.
03:45:46 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
03:45:46 INFO  : 'ps7_init' command is executed.
03:45:46 INFO  : 'ps7_post_config' command is executed.
03:45:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:46 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:47 INFO  : Memory regions updated for context APU
03:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:47 INFO  : 'con' command is executed.
03:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:47 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
03:47:46 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
03:47:56 INFO  : Disconnected from the channel tcfchan#7.
03:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
03:47:56 INFO  : 'jtag frequency' command is executed.
03:47:56 INFO  : Context for 'APU' is selected.
03:47:56 INFO  : System reset is completed.
03:47:59 INFO  : 'after 3000' command is executed.
03:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
03:48:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
03:48:02 INFO  : Context for 'APU' is selected.
03:48:02 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
03:48:02 INFO  : 'configparams force-mem-access 1' command is executed.
03:48:02 INFO  : Context for 'APU' is selected.
03:48:02 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
03:48:02 INFO  : 'ps7_init' command is executed.
03:48:02 INFO  : 'ps7_post_config' command is executed.
03:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:48:02 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
03:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

03:48:02 INFO  : Memory regions updated for context APU
03:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:48:03 INFO  : 'con' command is executed.
03:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:48:03 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
04:01:48 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
04:02:03 INFO  : Disconnected from the channel tcfchan#9.
04:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
04:02:03 INFO  : 'jtag frequency' command is executed.
04:02:03 INFO  : Context for 'APU' is selected.
04:02:03 INFO  : System reset is completed.
04:02:06 INFO  : 'after 3000' command is executed.
04:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
04:02:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
04:02:09 INFO  : Context for 'APU' is selected.
04:02:09 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
04:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:09 INFO  : Context for 'APU' is selected.
04:02:09 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
04:02:09 INFO  : 'ps7_init' command is executed.
04:02:09 INFO  : 'ps7_post_config' command is executed.
04:02:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:10 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:10 INFO  : Memory regions updated for context APU
04:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:10 INFO  : 'con' command is executed.
04:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:02:10 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
04:06:19 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
04:06:45 INFO  : Disconnected from the channel tcfchan#11.
04:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:06:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
04:06:45 INFO  : 'jtag frequency' command is executed.
04:06:45 INFO  : Context for 'APU' is selected.
04:06:45 INFO  : System reset is completed.
04:06:49 INFO  : 'after 3000' command is executed.
04:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
04:06:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
04:06:51 INFO  : Context for 'APU' is selected.
04:06:51 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
04:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
04:06:51 INFO  : Context for 'APU' is selected.
04:06:51 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
04:06:51 INFO  : 'ps7_init' command is executed.
04:06:51 INFO  : 'ps7_post_config' command is executed.
04:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:52 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
04:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

04:06:52 INFO  : Memory regions updated for context APU
04:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:06:52 INFO  : 'con' command is executed.
04:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:06:52 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
04:08:37 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
04:08:50 INFO  : Checking for BSP changes to sync application flags for project 'test_s'...
04:09:06 INFO  : Disconnected from the channel tcfchan#13.
04:09:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:09:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
04:09:06 INFO  : 'jtag frequency' command is executed.
04:09:06 INFO  : Context for 'APU' is selected.
04:09:06 INFO  : System reset is completed.
04:09:09 INFO  : 'after 3000' command is executed.
04:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
04:09:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
04:09:12 INFO  : Context for 'APU' is selected.
04:09:12 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
04:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
04:09:12 INFO  : Context for 'APU' is selected.
04:09:12 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
04:09:12 INFO  : 'ps7_init' command is executed.
04:09:12 INFO  : 'ps7_post_config' command is executed.
04:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:12 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
04:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

04:09:12 INFO  : Memory regions updated for context APU
04:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:09:12 INFO  : 'con' command is executed.
04:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:09:12 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
04:09:54 INFO  : Disconnected from the channel tcfchan#16.
13:22:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Zach\Documents\VitisWorkspace\temp_xsdb_launch_script.tcl
13:22:35 INFO  : Registering command handlers for Vitis TCF services
13:22:35 INFO  : XSCT server has started successfully.
13:22:35 INFO  : plnx-install-location is set to ''
13:22:35 INFO  : Successfully done setting XSCT server connection channel  
13:22:38 INFO  : Successfully done setting workspace for the tool. 
13:22:38 INFO  : Successfully done query RDI_DATADIR 
13:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
13:22:55 INFO  : 'jtag frequency' command is executed.
13:22:56 INFO  : Context for 'APU' is selected.
13:22:56 INFO  : System reset is completed.
13:22:59 INFO  : 'after 3000' command is executed.
13:23:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
13:23:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
13:23:03 INFO  : Context for 'APU' is selected.
13:23:03 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
13:23:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:03 INFO  : Context for 'APU' is selected.
13:23:03 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
13:23:04 INFO  : 'ps7_init' command is executed.
13:23:04 INFO  : 'ps7_post_config' command is executed.
13:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:04 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:04 INFO  : Memory regions updated for context APU
13:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:04 INFO  : 'con' command is executed.
13:23:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:23:04 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
13:24:21 INFO  : Disconnected from the channel tcfchan#1.
14:22:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Zach\Documents\VitisWorkspace\temp_xsdb_launch_script.tcl
14:22:22 INFO  : XSCT server has started successfully.
14:22:22 INFO  : Registering command handlers for Vitis TCF services
14:22:25 INFO  : Successfully done setting XSCT server connection channel  
14:22:25 INFO  : plnx-install-location is set to ''
14:22:25 INFO  : Successfully done query RDI_DATADIR 
14:22:25 INFO  : Successfully done setting workspace for the tool. 
14:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
14:23:34 INFO  : 'jtag frequency' command is executed.
14:23:35 INFO  : Context for 'APU' is selected.
14:23:35 INFO  : System reset is completed.
14:23:38 INFO  : 'after 3000' command is executed.
14:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
14:23:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
14:23:43 INFO  : Context for 'APU' is selected.
14:23:43 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
14:23:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:43 INFO  : Context for 'APU' is selected.
14:23:43 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
14:23:43 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

14:23:43 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
14:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AD6838A' is selected.
14:23:54 INFO  : 'jtag frequency' command is executed.
14:23:55 INFO  : Context for 'APU' is selected.
14:23:55 INFO  : System reset is completed.
14:23:58 INFO  : 'after 3000' command is executed.
14:23:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1' command is executed.
14:24:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit"
14:24:01 INFO  : Context for 'APU' is selected.
14:24:01 INFO  : Hardware design information is loaded from 'C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa'.
14:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:01 INFO  : Context for 'APU' is selected.
14:24:01 INFO  : Sourcing of 'C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl' is done.
14:24:01 INFO  : 'ps7_init' command is executed.
14:24:01 INFO  : 'ps7_post_config' command is executed.
14:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:02 INFO  : The application 'C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AD6838A" && level==0} -index 1
fpga -file C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/bitstream/system_top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Zach/Documents/VitisWorkspace/test/export/test/hw/system_top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Zach/Documents/VitisWorkspace/test_s/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Zach/Documents/VitisWorkspace/test_s/Debug/test_s.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:02 INFO  : Memory regions updated for context APU
14:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:02 INFO  : 'con' command is executed.
14:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:24:02 INFO  : Launch script is exported to file 'C:\Users\Zach\Documents\VitisWorkspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_s_system_standalone.tcl'
14:24:19 INFO  : Disconnected from the channel tcfchan#1.
15:57:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Zach\Documents\VitisWorkspace\temp_xsdb_launch_script.tcl
15:57:16 INFO  : Registering command handlers for Vitis TCF services
15:57:16 INFO  : XSCT server has started successfully.
15:57:18 INFO  : plnx-install-location is set to ''
15:57:18 INFO  : Successfully done setting XSCT server connection channel  
15:57:18 INFO  : Successfully done query RDI_DATADIR 
15:57:18 INFO  : Successfully done setting workspace for the tool. 
