=== Simulation ===
CPU 0 runs /home/xylem/bertichamp/traces/400.perlbench-41B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.967 instructions: 500000001 cycles: 254135842
CPU 0 Branch Prediction Accuracy: 94% MPKI: 12.42 Average ROB Occupancy at Mispredict: 29.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0106
BRANCH_INDIRECT: 0.335
BRANCH_CONDITIONAL: 11.9
BRANCH_DIRECT_CALL: 0.00527
BRANCH_INDIRECT_CALL: 0.165
BRANCH_RETURN: 0.007

LLC TOTAL        ACCESS:     292461 HIT:      96788 MISS:     195673
LLC LOAD         ACCESS:     216772 HIT:      41048 MISS:     175724
LLC RFO          ACCESS:      18123 HIT:       6047 MISS:      12076
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      46530 HIT:      45874 MISS:        656
LLC TRANSLATION  ACCESS:      11036 HIT:       3819 MISS:       7217
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 185.9 cycles
cpu0_DTLB TOTAL        ACCESS:  127665336 HIT:  127192219 MISS:     473117
cpu0_DTLB LOAD         ACCESS:  127665336 HIT:  127192219 MISS:     473117
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.04 cycles
cpu0_ITLB TOTAL        ACCESS:    3531294 HIT:    3491947 MISS:      39347
cpu0_ITLB LOAD         ACCESS:    3531294 HIT:    3491947 MISS:      39347
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.68 cycles
cpu0_L1D TOTAL        ACCESS:  166483623 HIT:  165576236 MISS:     907387
cpu0_L1D LOAD         ACCESS:   97361784 HIT:   96659391 MISS:     702393
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   69104772 HIT:   68915757 MISS:     189015
cpu0_L1D TRANSLATION  ACCESS:      17067 HIT:       1088 MISS:      15979
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.1 cycles
cpu0_L1I TOTAL        ACCESS:    4077149 HIT:    3558285 MISS:     518864
cpu0_L1I LOAD         ACCESS:    4077149 HIT:    3558285 MISS:     518864
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.707 cycles
cpu0_L2C TOTAL        ACCESS:     938825 HIT:     692288 MISS:     246537
cpu0_L2C LOAD         ACCESS:     766552 HIT:     549780 MISS:     216772
cpu0_L2C RFO          ACCESS:      42169 HIT:      24046 MISS:      18123
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     114178 HIT:     113572 MISS:        606
cpu0_L2C TRANSLATION  ACCESS:      15926 HIT:       4890 MISS:      11036
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 168.3 cycles
cpu0_STLB TOTAL        ACCESS:     350413 HIT:     334538 MISS:      15875
cpu0_STLB LOAD         ACCESS:     350413 HIT:     334538 MISS:      15875
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 132.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37702
  ROW_BUFFER_MISS:     157309
 AVG DBUS CONGESTED CYCLE: 3.796
WQ ROW_BUFFER_HIT: Channel 0
  ROW_BUFFER_MISS:      13902
  FULL:      19113
