

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_5_x1'
================================================================
* Date:           Sun Sep 18 03:45:44 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       57|    24273|  0.190 us|  80.902 us|   57|  24273|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_1         |       56|    24272|  14 ~ 6068|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_2        |       12|     6066|   2 ~ 1011|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_3      |      912|      912|        114|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_4    |      112|      112|          7|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_5  |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_7      |       96|       96|          6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_5_x1_loop_8    |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      168|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      326|     -|
|Register             |        -|      -|      487|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      615|      623|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln25681_fu_618_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_957_fu_459_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_958_fu_427_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_959_fu_590_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_960_fu_608_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_961_fu_483_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_962_fu_519_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_415_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln878_fu_525_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_994_fu_433_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_995_fu_453_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_996_fu_465_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_997_fu_602_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_998_fu_513_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_999_fu_628_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_421_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ret_fu_447_p2             |        or|   0|  0|   6|           6|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 168|          68|          53|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_data_split_V_0_5_phi_fu_315_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_1_5_phi_fu_297_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_2_5_phi_fu_279_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_3_5_phi_fu_261_p8       |  14|          3|   32|         96|
    |ap_phi_mux_v1_V_phi_fu_332_p8                   |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1061_phi_fu_364_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1062_phi_fu_348_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_380_p8                   |  14|          3|   32|         96|
    |c0_V_reg_157                                    |   9|          2|    3|          6|
    |c1_V_reg_168                                    |   9|          2|    3|          6|
    |c5_V_reg_393                                    |   9|          2|    5|         10|
    |c6_V_reg_404                                    |   9|          2|    2|          4|
    |c7_V_reg_179                                    |   9|          2|    4|          8|
    |c8_V_reg_190                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_228                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_219                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_210                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_201                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_3_5_x1164_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_237                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_248                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 326|         69|  546|       1367|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_957_reg_678     |    4|   0|    4|          0|
    |add_ln691_958_reg_666     |    3|   0|    3|          0|
    |add_ln691_959_reg_749     |    5|   0|    5|          0|
    |add_ln691_960_reg_762     |    2|   0|    2|          0|
    |add_ln691_961_reg_695     |    5|   0|    5|          0|
    |add_ln691_reg_658         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   10|   0|   10|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_157              |    3|   0|    3|          0|
    |c1_V_reg_168              |    3|   0|    3|          0|
    |c5_V_reg_393              |    5|   0|    5|          0|
    |c6_V_reg_404              |    2|   0|    2|          0|
    |c7_V_reg_179              |    4|   0|    4|          0|
    |c8_V_reg_190              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_228  |   32|   0|   32|          0|
    |data_split_V_0_reg_720    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_219  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_210  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_201  |   32|   0|   32|          0|
    |empty_reg_691             |    2|   0|    2|          0|
    |icmp_ln890_995_reg_674    |    1|   0|    1|          0|
    |local_D_V_addr_reg_712    |    5|   0|    5|          0|
    |n_V_reg_237               |    3|   0|    3|          0|
    |p_Repl2_1328_fu_108       |   32|   0|   32|          0|
    |p_Repl2_1329_fu_112       |   32|   0|   32|          0|
    |p_Repl2_1330_fu_116       |   32|   0|   32|          0|
    |p_Repl2_s_fu_104          |   32|   0|   32|          0|
    |p_Val2_s_reg_248          |  128|   0|  128|          0|
    |shl_ln890_reg_754         |    4|   0|    5|          1|
    |tmp_reg_686               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  487|   0|  488|          1|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_5_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x1196|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x1196|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_5_3_x1196|       pointer|
|fifo_D_drain_PE_3_5_x1164_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_5_x1164|       pointer|
|fifo_D_drain_PE_3_5_x1164_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_5_x1164|       pointer|
|fifo_D_drain_PE_3_5_x1164_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_5_x1164|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

