<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_lcb_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__lcb__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_lcb_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__lcb__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_LCB_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_LCB_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structLCB__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a0db5278e41d03935e2f30658557afb28">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structLCB__Type.html#a0db5278e41d03935e2f30658557afb28">CTRL</a>;                        <span class="comment">/* 0x0: control register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a3c7ca62f31efd079dac205862336bffb">   14</a></span>    __R  uint8_t  RESERVED0[96];               <span class="comment">/* 0x4 - 0x63: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structLCB__Type.html#aef92f5af76d5d9c509b53e3a4f791950">   15</a></span>    __R  uint32_t <a class="code hl_variable" href="structLCB__Type.html#aef92f5af76d5d9c509b53e3a4f791950">PHY_STAT</a>;                    <span class="comment">/* 0x64: LVDS RX PHY Status register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a3a3eda9f58938d189e7fe5f92159d202">   16</a></span>    __RW uint32_t PHY_POW_CTRL[2];             <span class="comment">/* 0x68 - 0x6C: LVDS0 PHY power control register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structLCB__Type.html#ac3412ededbf7ca50ca444a1b3a2d1957">   17</a></span>    __RW uint32_t PHY_D_CTRL[4];               <span class="comment">/* 0x70 - 0x7C: LVDS0 PHY Data Channel RX0 Setting */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a88448846aeaeb603a070fd107b4190b5">   18</a></span>    __RW uint32_t PHY_CK_CTRL[2];              <span class="comment">/* 0x80 - 0x84: LVDS0 PHY CK Channel Setting */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a54745d3948e20d26c78422bb298f16a2">   19</a></span>    __RW uint32_t PHY_ADJ_CTRL[2];             <span class="comment">/* 0x88 - 0x8C: LVDS0 PHY ADJ Setting */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structLCB__Type.html#a186b7aabbbaaeee7cd6bfc7fc1f7359c">   20</a></span>    __RW uint32_t PHY_SU_CTRL[2];              <span class="comment">/* 0x90 - 0x94: LVDS0 PHY SU CTRL */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>} <a class="code hl_struct" href="structLCB__Type.html">LCB_Type</a>;</div>
</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/*</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * LVDS_RXCK_SEL (RW)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> *</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * just for LVDS Display mode and CAM LINK mode,  clock selection:</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * 1: LVDS1 RXCK</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * 0: LVDS0 RXCK</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a25a406724819afc4329611b1da363418">   32</a></span><span class="preprocessor">#define LCB_CTRL_LVDS_RXCK_SEL_MASK (0x100U)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ac3097773b889df0642fce01e13aaefa9">   33</a></span><span class="preprocessor">#define LCB_CTRL_LVDS_RXCK_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af7e123230ec977087c959be049103f3b">   34</a></span><span class="preprocessor">#define LCB_CTRL_LVDS_RXCK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; LCB_CTRL_LVDS_RXCK_SEL_SHIFT) &amp; LCB_CTRL_LVDS_RXCK_SEL_MASK)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae09651881379fb2f1035090a67fcd1dc">   35</a></span><span class="preprocessor">#define LCB_CTRL_LVDS_RXCK_SEL_GET(x) (((uint32_t)(x) &amp; LCB_CTRL_LVDS_RXCK_SEL_MASK) &gt;&gt; LCB_CTRL_LVDS_RXCK_SEL_SHIFT)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/*</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * CAM_LINK_WIDTH (RW)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> *</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * just for CAM LINK mode,  data width:</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * 00: 24bit</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * 01: 30bit</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * 10: 36bit</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * 11: reserved</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a78b63d0479b8e87d52774baede2d6864">   46</a></span><span class="preprocessor">#define LCB_CTRL_CAM_LINK_WIDTH_MASK (0xC0U)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ac7d5bebf2c961cd30962700328a292a4">   47</a></span><span class="preprocessor">#define LCB_CTRL_CAM_LINK_WIDTH_SHIFT (6U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#abbc4eb831bbef715d8c1c06bc7e78e7d">   48</a></span><span class="preprocessor">#define LCB_CTRL_CAM_LINK_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; LCB_CTRL_CAM_LINK_WIDTH_SHIFT) &amp; LCB_CTRL_CAM_LINK_WIDTH_MASK)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af759dd69a737209b59e8d8d9635206ac">   49</a></span><span class="preprocessor">#define LCB_CTRL_CAM_LINK_WIDTH_GET(x) (((uint32_t)(x) &amp; LCB_CTRL_CAM_LINK_WIDTH_MASK) &gt;&gt; LCB_CTRL_CAM_LINK_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/*</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * BIT_MAPPING (RW)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * just for LVDS Display mode,  data protocol:</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 1: JEIDA standard</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 0: SPWG standard</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a5878788e75e09c424e0ceb864f996efa">   58</a></span><span class="preprocessor">#define LCB_CTRL_BIT_MAPPING_MASK (0x20U)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae59f04b90d938921c147ebb9d1568d25">   59</a></span><span class="preprocessor">#define LCB_CTRL_BIT_MAPPING_SHIFT (5U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a43258ddd030f273d631ccbd01e6a63a6">   60</a></span><span class="preprocessor">#define LCB_CTRL_BIT_MAPPING_SET(x) (((uint32_t)(x) &lt;&lt; LCB_CTRL_BIT_MAPPING_SHIFT) &amp; LCB_CTRL_BIT_MAPPING_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#afb0df93b0ea3fbea601f2c6e9961f3e7">   61</a></span><span class="preprocessor">#define LCB_CTRL_BIT_MAPPING_GET(x) (((uint32_t)(x) &amp; LCB_CTRL_BIT_MAPPING_MASK) &gt;&gt; LCB_CTRL_BIT_MAPPING_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * DATA_WIDTH (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * just for LVDS Display mode,  data width:</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 1: 24bit</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 0: 18bit(3line)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a0f99dd048e260dfbc48bbfc0ef3205b7">   70</a></span><span class="preprocessor">#define LCB_CTRL_DATA_WIDTH_MASK (0x10U)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a610d7f867800d1704705ff9d9e6e0210">   71</a></span><span class="preprocessor">#define LCB_CTRL_DATA_WIDTH_SHIFT (4U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a9742f7e179033625dc4efad8c5d451c2">   72</a></span><span class="preprocessor">#define LCB_CTRL_DATA_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; LCB_CTRL_DATA_WIDTH_SHIFT) &amp; LCB_CTRL_DATA_WIDTH_MASK)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a3ba2e4ebe810aa490c494e3d08d27ba9">   73</a></span><span class="preprocessor">#define LCB_CTRL_DATA_WIDTH_GET(x) (((uint32_t)(x) &amp; LCB_CTRL_DATA_WIDTH_MASK) &gt;&gt; LCB_CTRL_DATA_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * mode selection：</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * 00: lvds display(4 line), two LVDS RX PHY must be LVDS display mode</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * 01: cam link(4 line), two LVDS RX PHY must be LVDS display mode</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 10: sync code(2 line), LVDS RX PHY must be LVDS cameral mode</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * 11: sync code(1line), LVDS RX PHY must be LVDS cameral mode</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a5c264595171e5aed4d9e5f9d475c4a44">   84</a></span><span class="preprocessor">#define LCB_CTRL_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af42a5de2f92cd39346384bf84eb220f2">   85</a></span><span class="preprocessor">#define LCB_CTRL_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af937ee2167c8cc90b744bca6c14d720d">   86</a></span><span class="preprocessor">#define LCB_CTRL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; LCB_CTRL_MODE_SHIFT) &amp; LCB_CTRL_MODE_MASK)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae10c806b0595b101f27bcce1b712958c">   87</a></span><span class="preprocessor">#define LCB_CTRL_MODE_GET(x) (((uint32_t)(x) &amp; LCB_CTRL_MODE_MASK) &gt;&gt; LCB_CTRL_MODE_SHIFT)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/* Bitfield definition for register: PHY_STAT */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * LVDS1_RX_PHY_DLL_LOCK (RO)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * LVDS1 RX PHY DLL Lock indication Signal, 1 means dll already locked</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a027405b5d4b3cf343d5ea1490bb0f229">   95</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS1_RX_PHY_DLL_LOCK_MASK (0x2U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a115cad48942ac2640c51fb83965dd433">   96</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS1_RX_PHY_DLL_LOCK_SHIFT (1U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a0427b4c9cef8941eeb34a906e4516957">   97</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS1_RX_PHY_DLL_LOCK_GET(x) (((uint32_t)(x) &amp; LCB_PHY_STAT_LVDS1_RX_PHY_DLL_LOCK_MASK) &gt;&gt; LCB_PHY_STAT_LVDS1_RX_PHY_DLL_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/*</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * LVDS0_RX_PHY_DLL_LOCK (RO)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> *</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> * LVDS0 RX PHY DLL Lock indication Signal, 1 means dll already locked</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aa54aeb7fe0929468946024007d2850ed">  104</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS0_RX_PHY_DLL_LOCK_MASK (0x1U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a8f5c961b1fb5e5a350b38ecc46fc6f4a">  105</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS0_RX_PHY_DLL_LOCK_SHIFT (0U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ada334583abea0a0a338d75361a387d7e">  106</a></span><span class="preprocessor">#define LCB_PHY_STAT_LVDS0_RX_PHY_DLL_LOCK_GET(x) (((uint32_t)(x) &amp; LCB_PHY_STAT_LVDS0_RX_PHY_DLL_LOCK_MASK) &gt;&gt; LCB_PHY_STAT_LVDS0_RX_PHY_DLL_LOCK_SHIFT)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* Bitfield definition for register array: PHY_POW_CTRL */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/*</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * IDDQ_EN (RW)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> *</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * Power down control signal of channel rxck/rx1/rx0</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ab084ebcfaed1daee8494d0df5d8c8e63">  116</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_IDDQ_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a9c0667113dbaf230a16b67f09bf5f184">  117</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_IDDQ_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a16dc4a0916b6d9ad3e4619af4da6ff43">  118</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_IDDQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_POW_CTRL_IDDQ_EN_SHIFT) &amp; LCB_PHY_POW_CTRL_IDDQ_EN_MASK)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a778864b3526e5f9efccc53615abb7cee">  119</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_IDDQ_EN_GET(x) (((uint32_t)(x) &amp; LCB_PHY_POW_CTRL_IDDQ_EN_MASK) &gt;&gt; LCB_PHY_POW_CTRL_IDDQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/*</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * RXCK_PD (RW)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> *</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * Power down control signal of channel rxck</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a15806a01e2b16ef007b18e494a656e5c">  128</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RXCK_PD_MASK (0x4U)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a7b5c76db8327f489e7d97ec94f684a03">  129</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RXCK_PD_SHIFT (2U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a8c494b892f094b805d09915a1788ae54">  130</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RXCK_PD_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_POW_CTRL_RXCK_PD_SHIFT) &amp; LCB_PHY_POW_CTRL_RXCK_PD_MASK)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af001adc28ef27c4160dc271a79152738">  131</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RXCK_PD_GET(x) (((uint32_t)(x) &amp; LCB_PHY_POW_CTRL_RXCK_PD_MASK) &gt;&gt; LCB_PHY_POW_CTRL_RXCK_PD_SHIFT)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/*</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * RX1_PD (RW)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * Power down control signal of channel rx1</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a26492a9907b5ccb6a5a47c3deeb0f365">  140</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX1_PD_MASK (0x2U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a478009d71fdabfef32f555c416994060">  141</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX1_PD_SHIFT (1U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a74fecf212ce8c4bf9a13417c6a1a6a5a">  142</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX1_PD_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_POW_CTRL_RX1_PD_SHIFT) &amp; LCB_PHY_POW_CTRL_RX1_PD_MASK)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae8ace378769c52f09c04f208403bb3b7">  143</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX1_PD_GET(x) (((uint32_t)(x) &amp; LCB_PHY_POW_CTRL_RX1_PD_MASK) &gt;&gt; LCB_PHY_POW_CTRL_RX1_PD_SHIFT)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">/*</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * RX0_PD (RW)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> *</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * Power down control signal of channel rx0</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 0: Normal operation</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * 1: Power down channel</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ad8e733273c2351c2eb1e2f73a89b4167">  152</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX0_PD_MASK (0x1U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a20841a26eb86f84a924fc8546c2e4a0d">  153</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX0_PD_SHIFT (0U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a102b52814fc402d9b263378f5bfeffc0">  154</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX0_PD_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_POW_CTRL_RX0_PD_SHIFT) &amp; LCB_PHY_POW_CTRL_RX0_PD_MASK)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ac70f61d3122ace8a210cdfc44574cf88">  155</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_RX0_PD_GET(x) (((uint32_t)(x) &amp; LCB_PHY_POW_CTRL_RX0_PD_MASK) &gt;&gt; LCB_PHY_POW_CTRL_RX0_PD_SHIFT)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/* Bitfield definition for register array: PHY_D_CTRL */</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/*</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * RX_VCOM (RW)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> *</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * bit 1: Receiver hysteresis enable signal. 0: enable; 1: disable</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * bit 0: Terminal impedance common mode selection control signal. 0: floating; 1: Ground</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a40004928e649a4976a979b375f56e3fa">  164</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_VCOM_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ac8c01895ef92f0b8c366f39072c836b5">  165</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_VCOM_SHIFT (20U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af5f15e722a1e6062aa8a7e926f435090">  166</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_VCOM_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_D_CTRL_RX_VCOM_SHIFT) &amp; LCB_PHY_D_CTRL_RX_VCOM_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a3ae8e0dbc2ea25ff2c340db20a97df81">  167</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_VCOM_GET(x) (((uint32_t)(x) &amp; LCB_PHY_D_CTRL_RX_VCOM_MASK) &gt;&gt; LCB_PHY_D_CTRL_RX_VCOM_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * RX_RTERM (RW)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * Terminal impedance regulation control signal</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 0000: hi-z;</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 0001: 150ohm;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * 1000:100ohm;</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * 1111:75ohm</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae46facdf0030d1396567ce4784af5155">  178</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_RTERM_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a6debd13cae855e3ae792b8133fe657fc">  179</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_RTERM_SHIFT (16U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae14bcb03baed2284734a8706f2090b3d">  180</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_RTERM_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_D_CTRL_RX_RTERM_SHIFT) &amp; LCB_PHY_D_CTRL_RX_RTERM_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ad2c0c750eea5ca2f21c5d28b4c04a551">  181</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_RTERM_GET(x) (((uint32_t)(x) &amp; LCB_PHY_D_CTRL_RX_RTERM_MASK) &gt;&gt; LCB_PHY_D_CTRL_RX_RTERM_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * RX_CTL (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * bit 0 :  Lane N Data MSB first enable signal. 0: LSB ; 1: MSB</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * bit 1 :  Lane N Data Polarity signal. 0: Not inverting; 1: Inverting</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * bit [4:2] : Phase difference between the output first bit data (rxN[6:0]) and the input clock (RCKP/N) in LVDS Display Mode.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * bit 5 : Reserved</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * bit 6 : Output data sampling clock control signal</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * 0: Sampling using the rising edge of the clock pck.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * 1: Sampling using the falling edge of the clock pck.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * bit 7 : Reserved</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * bit 8 : Data Lane N Skew adjust enable in LVDS Camera Mode.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * bit [12:9] : Data Lane N Skew adjust; 0000: min; 0111: default; 1111: max.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * bit [15:13] : Reserved</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a7fdfcf09147788056bdf785f33eaee2e">  198</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_CTL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a813267f81aa6e17c659da394b0e536a6">  199</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af8f33c4ee3bd591e7649184ba7da554f">  200</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_CTL_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_D_CTRL_RX_CTL_SHIFT) &amp; LCB_PHY_D_CTRL_RX_CTL_MASK)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ade32cdf1f2557f5f4cf68746ec1effc9">  201</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_RX_CTL_GET(x) (((uint32_t)(x) &amp; LCB_PHY_D_CTRL_RX_CTL_MASK) &gt;&gt; LCB_PHY_D_CTRL_RX_CTL_SHIFT)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Bitfield definition for register array: PHY_CK_CTRL */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * RX_VCOM (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * bit 1: Receiver hysteresis enable signal. 0: enable; 1: disable</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * bit 0: Terminal impedance common mode selection control signal. 0: floating; 1: Ground</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ae588912603c20af11cc307fca0e5255e">  210</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_VCOM_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a23cb554a3d20b93d3e4cefdd10f753d0">  211</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_VCOM_SHIFT (20U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a7689f78ffe140588b87c3923625163ba">  212</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_VCOM_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_CK_CTRL_RX_VCOM_SHIFT) &amp; LCB_PHY_CK_CTRL_RX_VCOM_MASK)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#adb2d51a27540b3f43160c314b9f69973">  213</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_VCOM_GET(x) (((uint32_t)(x) &amp; LCB_PHY_CK_CTRL_RX_VCOM_MASK) &gt;&gt; LCB_PHY_CK_CTRL_RX_VCOM_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * RX_RTERM (RW)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * Terminal impedance regulation control signal</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * 0000: hi-z;</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * 0001: 150ohm;</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * 1000:100ohm;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 1111:75ohm</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a46aa58f3a89d3f88c75642ec398dff71">  224</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_RTERM_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a3f897792a76dbbd99ddd708ff55680a1">  225</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_RTERM_SHIFT (16U)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ad2b04b3cb6b78aa2f1e422310ee96d45">  226</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_RTERM_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_CK_CTRL_RX_RTERM_SHIFT) &amp; LCB_PHY_CK_CTRL_RX_RTERM_MASK)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aa1cc69228ab1cd2e90e3840b7a883a87">  227</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_RTERM_GET(x) (((uint32_t)(x) &amp; LCB_PHY_CK_CTRL_RX_RTERM_MASK) &gt;&gt; LCB_PHY_CK_CTRL_RX_RTERM_SHIFT)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * RX_CTL (RW)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * bit 0 : DLL loop delay adjustment minimum control signal</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * 0: used for RCKP/RCKN’s frequency is 40Mhz~70Mhz</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 1:used for RCKP/RCKN’s frequency is 70Mhz~110Mhz</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * bit [2:1] : DLL loop delay adjustment current regulation control signal. 00: min; 11: max</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * bit 3 : Reserved</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * bit 4 : Clock Lane Skew adjust enable in LVDS Camera Mode.</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * bit [7:5] : Bus width selection in LVDS Camera Mode</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 000: 4bit; 001:6bit; 010:7bit; 011:8bit; 100:9bit; 101:10bit; 110:11bit; 111:12bit.</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * bit [10:8] : DDR Clock duty cycle adjust in LVDS Camera Mode.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * bit [15:11] : Reserved</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#abfa24d82e5eaa91c037bea528015258d">  243</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_CTL_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a60abff8b428026672fb7a5a9c70ff73f">  244</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aaef191ab2ab3549c1a5d9d99186768ae">  245</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_CTL_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_CK_CTRL_RX_CTL_SHIFT) &amp; LCB_PHY_CK_CTRL_RX_CTL_MASK)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a7ff4bedc275b806699e8575e8d0cc5ca">  246</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_RX_CTL_GET(x) (((uint32_t)(x) &amp; LCB_PHY_CK_CTRL_RX_CTL_MASK) &gt;&gt; LCB_PHY_CK_CTRL_RX_CTL_SHIFT)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* Bitfield definition for register array: PHY_ADJ_CTRL */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/*</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * LVDS_RX0_DLINE_ADJ (RW)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * LVDS RX PHY RX0 line:</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * bit [7:0] : Lane N skew adjustment control signal between data and clock</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * 0000000: max; 1111111: min</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * bit 8 : Reserved</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a34846790a00798d3622e44a87946a3e0">  257</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a4518dcf9746a897eb6567d27ab5e7f6e">  258</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_SHIFT (24U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a8252affea1e9d33087fdab4aba705d02">  259</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_SHIFT) &amp; LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_MASK)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a74ffc2d4a97394ecdabafcd7d8fc70c3">  260</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_GET(x) (((uint32_t)(x) &amp; LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_MASK) &gt;&gt; LCB_PHY_ADJ_CTRL_LVDS_RX0_DLINE_ADJ_SHIFT)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/*</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * LVDS_RX1_DLINE_ADJ (RW)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> *</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * LVDS RX PHY RX1 line:</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * bit [7:0] : Lane N skew adjustment control signal between data and clock</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 0000000: max; 1111111: min</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * bit 8 : Reserved</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aad67d8a614c1df48f5a84406247f21d7">  270</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a86048d415f4c7f8646770eca7c8700c9">  271</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_SHIFT (16U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a9e6834c223b46c2e1c8bf57455f5a0e2">  272</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_SHIFT) &amp; LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a9c239478cb7195528eb7c2ea4f83d00d">  273</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_GET(x) (((uint32_t)(x) &amp; LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_MASK) &gt;&gt; LCB_PHY_ADJ_CTRL_LVDS_RX1_DLINE_ADJ_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * LVDS_DLL_TUNING_INT (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * LVDS RX PHY RXCK line:</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * DLL loop delay coarse adjustment initial signal</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 00000000: min ; 11111111: max</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a23b80ee8301b2c833d5df1ef491274fa">  282</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a3f382421d6f722bb96e738c71db2356f">  283</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_SHIFT (0U)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af230f13aa6926c5956f17aedf2969082">  284</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_SHIFT) &amp; LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_MASK)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#af808af12e93cc14ff09e24c6079ab756">  285</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_GET(x) (((uint32_t)(x) &amp; LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_MASK) &gt;&gt; LCB_PHY_ADJ_CTRL_LVDS_DLL_TUNING_INT_SHIFT)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/* Bitfield definition for register array: PHY_SU_CTRL */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">/*</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * SU_CTRL (RW)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> *</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * bit [2:0] : Reference voltage/current adjustment control signal. 000: min; 111: max</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * bit [3] : Internal bias circuit selection signal. 0: from Bandgap Mode; 1: from self-bias mode</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * bit [7:4] : Reserved</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a1c3b1d9ec5095ed7164b6ad2828545e5">  295</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_SU_CTRL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ade7c8743089712b039226f587f84fad4">  296</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_SU_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a2aefccd588df5c33a1698d3dd015ce84">  297</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_SU_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; LCB_PHY_SU_CTRL_SU_CTRL_SHIFT) &amp; LCB_PHY_SU_CTRL_SU_CTRL_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a513c01666b32e53334a97856c7cfa20b">  298</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_SU_CTRL_GET(x) (((uint32_t)(x) &amp; LCB_PHY_SU_CTRL_SU_CTRL_MASK) &gt;&gt; LCB_PHY_SU_CTRL_SU_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* PHY_POW_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a9238a6a0bf1d843fed78b50aee15d4aa">  303</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_LVDS0 (0UL)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ad196f87d378c86ca8f37bce975044e0a">  304</a></span><span class="preprocessor">#define LCB_PHY_POW_CTRL_LVDS1 (1UL)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/* PHY_D_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aba5ea325bc1b7c2e898ba10d7b156c84">  307</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_LVDS0_RX0 (0UL)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a8d2a9fbfef7f848c521c9aee542a90f0">  308</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_LVDS0_RX1 (1UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aaa133f96b598ab01f773cf33eed70c93">  309</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_LVDS1_RX0 (2UL)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ad789905fee4e5b825a3091fcbaa605c3">  310</a></span><span class="preprocessor">#define LCB_PHY_D_CTRL_LVDS1_RX1 (3UL)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/* PHY_CK_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a7f32a221c7d76e85a9ba9c06dbf55d3c">  313</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_LVDS0_RXCK (0UL)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#aaddc1bfa5f188566c0a64320944ec701">  314</a></span><span class="preprocessor">#define LCB_PHY_CK_CTRL_LVDS1_RXCK (1UL)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/* PHY_ADJ_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a5be289b8514a9470a148185e9c47780e">  317</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS0 (0UL)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a6b819874d84e1554092f736dbd21b50c">  318</a></span><span class="preprocessor">#define LCB_PHY_ADJ_CTRL_LVDS1 (1UL)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* PHY_SU_CTRL register group index macro definition */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#ac6aef708765d1210a625a5b7a0e68384">  321</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_LVDS0 (0UL)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__lcb__regs_8h.html#a870ec61c321bde247c2f40d0773b494b">  322</a></span><span class="preprocessor">#define LCB_PHY_SU_CTRL_LVDS1 (1UL)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_LCB_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructLCB__Type_html"><div class="ttname"><a href="structLCB__Type.html">LCB_Type</a></div><div class="ttdef"><b>Definition</b> hpm_lcb_regs.h:12</div></div>
<div class="ttc" id="astructLCB__Type_html_a0db5278e41d03935e2f30658557afb28"><div class="ttname"><a href="structLCB__Type.html#a0db5278e41d03935e2f30658557afb28">LCB_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_lcb_regs.h:13</div></div>
<div class="ttc" id="astructLCB__Type_html_aef92f5af76d5d9c509b53e3a4f791950"><div class="ttname"><a href="structLCB__Type.html#aef92f5af76d5d9c509b53e3a4f791950">LCB_Type::PHY_STAT</a></div><div class="ttdeci">__R uint32_t PHY_STAT</div><div class="ttdef"><b>Definition</b> hpm_lcb_regs.h:15</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__lcb__regs_8h.html">hpm_lcb_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:55 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
