Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d89684f4790d4c93bf836de4614f2f6f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot VGACounter_behav xil_defaultlib.VGACounter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal posx [/home/estudiante/Final_Digital_2048/Final_Digital_2048.srcs/sources_1/imports/imports/Demo21/Display.vhd:53]
WARNING: [VRFC 10-1625] value in initialization depends on signal posx [/home/estudiante/Final_Digital_2048/Final_Digital_2048.srcs/sources_1/imports/imports/Demo21/Display.vhd:54]
ERROR: [VRFC 10-1537] value -4294967296 is out of target constraint range -2147483648 to 2147483647 [/home/estudiante/Final_Digital_2048/Final_Digital_2048.srcs/sources_1/imports/imports/Demo21/Display.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit vgacounter in library work failed.
