

================================================================
== Vitis HLS Report for 'userdma'
================================================================
* Date:           Mon Jun 17 13:08:03 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        userdma_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |entry_proc_U0                 |entry_proc                 |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |getinstream_U0                |getinstream                |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |paralleltostreamwithburst_U0  |paralleltostreamwithburst  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |sendoutstream_U0              |sendoutstream              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        9|    -|    1230|    714|    -|
|Instance         |        0|    -|    3083|   7382|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    0|    4316|   8143|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       4|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |control_s_axi_U               |control_s_axi              |        0|   0|  339|   502|    0|
    |entry_proc_U0                 |entry_proc                 |        0|   0|    3|    47|    0|
    |getinstream_U0                |getinstream                |        0|   0|  244|   544|    0|
    |gmem0_m_axi_U                 |gmem0_m_axi                |        0|   0|  743|  2152|    0|
    |gmem1_m_axi_U                 |gmem1_m_axi                |        0|   0|  743|  2152|    0|
    |paralleltostreamwithburst_U0  |paralleltostreamwithburst  |        0|   0|  514|   984|    0|
    |sendoutstream_U0              |sendoutstream              |        0|   0|   82|   237|    0|
    |streamtoparallelwithburst_U0  |streamtoparallelwithburst  |        0|   0|  415|   764|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |Total                         |                           |        0|   0| 3083|  7382|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |inbuf_U             |        2|  163|   0|    -|  1024|   33|    33792|
    |incount_U           |        2|  155|   0|    -|    64|   32|     2048|
    |m2s_enb_clrsts_c_U  |        0|   99|   0|    -|     2|    1|        2|
    |m2s_sts_clear_c_U   |        0|   99|   0|    -|     3|    1|        3|
    |outbuf_U            |        3|  163|   0|    -|  1024|   40|    40960|
    |outcount_U          |        2|  155|   0|    -|    64|   32|     2048|
    |s2m_enb_clrsts_c_U  |        0|   99|   0|    -|     2|    1|        2|
    |s2m_len_c_U         |        0|   99|   0|    -|     2|   32|       64|
    |s2m_sts_clear_c_U   |        0|   99|   0|    -|     3|    1|        3|
    |s2mbuf_c_U          |        0|   99|   0|    -|     3|   64|      192|
    +--------------------+---------+-----+----+-----+------+-----+---------+
    |Total               |        9| 1230|   0|    0|  2191|  237|    79114|
    +--------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_start_full_n                     |       and|   0|  0|   2|           1|           1|
    |getinstream_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |paralleltostreamwithburst_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_getinstream_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    |ap_sync_paralleltostreamwithburst_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  20|          10|          10|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   9|          2|    1|          2|
    |ap_sync_reg_getinstream_U0_ap_ready                |   9|          2|    1|          2|
    |ap_sync_reg_paralleltostreamwithburst_U0_ap_ready  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  27|          6|    3|          6|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    |ap_sync_reg_getinstream_U0_ap_ready                |  1|   0|    1|          0|
    |ap_sync_reg_paralleltostreamwithburst_U0_ap_ready  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  3|   0|    3|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|                control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|                control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                userdma|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                userdma|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                userdma|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                  gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                  gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                  gmem1|       pointer|
|inStreamTop_TDATA      |   in|   32|        axis|   inStreamTop_V_data_V|       pointer|
|inStreamTop_TKEEP      |   in|    4|        axis|   inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB      |   in|    4|        axis|   inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER      |   in|    7|        axis|   inStreamTop_V_user_V|       pointer|
|inStreamTop_TLAST      |   in|    1|        axis|   inStreamTop_V_last_V|       pointer|
|inStreamTop_TVALID     |   in|    1|        axis|   inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY     |  out|    1|        axis|   inStreamTop_V_last_V|       pointer|
|outStreamTop_TDATA     |  out|   32|        axis|  outStreamTop_V_data_V|       pointer|
|outStreamTop_TKEEP     |  out|    4|        axis|  outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB     |  out|    4|        axis|  outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER     |  out|    7|        axis|  outStreamTop_V_user_V|       pointer|
|outStreamTop_TLAST     |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TVALID    |  out|    1|        axis|  outStreamTop_V_last_V|       pointer|
|outStreamTop_TREADY    |   in|    1|        axis|  outStreamTop_V_last_V|       pointer|
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m2s_enb_clrsts_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 7 'alloca' 'm2s_enb_clrsts_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m2s_sts_clear_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 8 'alloca' 'm2s_sts_clear_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s2mbuf_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 9 'alloca' 's2mbuf_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%s2m_enb_clrsts_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 10 'alloca' 's2m_enb_clrsts_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s2m_len_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 11 'alloca' 's2m_len_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s2m_sts_clear_c = alloca i64 1" [hls_userdma/userdma.cpp:202]   --->   Operation 12 'alloca' 's2m_sts_clear_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inbuf = alloca i64 1"   --->   Operation 13 'alloca' 'inbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%incount = alloca i64 1" [hls_userdma/userdma.cpp:205]   --->   Operation 14 'alloca' 'incount' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outbuf = alloca i64 1"   --->   Operation 15 'alloca' 'outbuf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1024> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outcount = alloca i64 1" [hls_userdma/userdma.cpp:207]   --->   Operation 16 'alloca' 'outcount' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%m2s_enb_clrsts_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %m2s_enb_clrsts" [hls_userdma/userdma.cpp:202]   --->   Operation 17 'read' 'm2s_enb_clrsts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%m2s_len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %m2s_len" [hls_userdma/userdma.cpp:202]   --->   Operation 18 'read' 'm2s_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%m2s_sts_clear_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %m2s_sts_clear" [hls_userdma/userdma.cpp:202]   --->   Operation 19 'read' 'm2s_sts_clear_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 20 [1/1] (1.00ns)   --->   "%m2sbuf_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %m2sbuf" [hls_userdma/userdma.cpp:202]   --->   Operation 20 'read' 'm2sbuf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%Img_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Img_width" [hls_userdma/userdma.cpp:202]   --->   Operation 21 'read' 'Img_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "%s2mbuf_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %s2mbuf" [hls_userdma/userdma.cpp:202]   --->   Operation 22 'read' 's2mbuf_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%s2m_enb_clrsts_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %s2m_enb_clrsts" [hls_userdma/userdma.cpp:202]   --->   Operation 23 'read' 's2m_enb_clrsts_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%s2m_len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %s2m_len" [hls_userdma/userdma.cpp:202]   --->   Operation 24 'read' 's2m_len_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%s2m_sts_clear_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %s2m_sts_clear" [hls_userdma/userdma.cpp:202]   --->   Operation 25 'read' 's2m_sts_clear_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 26 [1/1] (3.63ns)   --->   "%call_ln202 = call void @entry_proc, i1 %s2m_sts_clear_read, i1 %s2m_sts_clear_c, i64 %s2mbuf_read, i64 %s2mbuf_c, i1 %m2s_sts_clear_read, i1 %m2s_sts_clear_c" [hls_userdma/userdma.cpp:202]   --->   Operation 26 'call' 'call_ln202' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [2/2] (6.05ns)   --->   "%call_ln209 = call void @getinstream, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 %s2m_enb_clrsts_read, i32 %s2m_len_read, i1 %s2m_err, i32 %Img_width_read, i33 %inbuf, i32 %incount, i32 %s2m_len_c, i1 %s2m_enb_clrsts_c, i32 %in_len_V, i32 %width_count" [hls_userdma/userdma.cpp:209]   --->   Operation 27 'call' 'call_ln209' <Predicate = true> <Delay = 6.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [2/2] (3.63ns)   --->   "%call_ln211 = call void @paralleltostreamwithburst, i32 %gmem1, i64 %m2sbuf_read, i1 %m2s_enb_clrsts_read, i32 %Img_width_read, i32 %m2s_len_read, i40 %outbuf, i32 %outcount, i1 %m2s_enb_clrsts_c, i1 %first, i32 %m2s_len_r, i32 %Img_width_count" [hls_userdma/userdma.cpp:211]   --->   Operation 28 'call' 'call_ln211' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 29 [1/2] (0.97ns)   --->   "%call_ln209 = call void @getinstream, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i1 %s2m_enb_clrsts_read, i32 %s2m_len_read, i1 %s2m_err, i32 %Img_width_read, i33 %inbuf, i32 %incount, i32 %s2m_len_c, i1 %s2m_enb_clrsts_c, i32 %in_len_V, i32 %width_count" [hls_userdma/userdma.cpp:209]   --->   Operation 29 'call' 'call_ln209' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln211 = call void @paralleltostreamwithburst, i32 %gmem1, i64 %m2sbuf_read, i1 %m2s_enb_clrsts_read, i32 %Img_width_read, i32 %m2s_len_read, i40 %outbuf, i32 %outcount, i1 %m2s_enb_clrsts_c, i1 %first, i32 %m2s_len_r, i32 %Img_width_count" [hls_userdma/userdma.cpp:211]   --->   Operation 30 'call' 'call_ln211' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln210 = call void @streamtoparallelwithburst, i33 %inbuf, i32 %incount, i1 %s2m_enb_clrsts_c, i1 %s2m_buf_sts, i1 %s2m_sts_clear_c, i32 %s2m_len_c, i32 %gmem0, i64 %s2mbuf_c, i1 %out_sts, i32 %final_s2m_len_V" [hls_userdma/userdma.cpp:210]   --->   Operation 31 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln212 = call void @sendoutstream, i40 %outbuf, i32 %outcount, i1 %m2s_enb_clrsts_c, i1 %m2s_buf_sts, i1 %m2s_sts_clear_c, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V" [hls_userdma/userdma.cpp:212]   --->   Operation 32 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 33 [1/2] (1.58ns)   --->   "%call_ln210 = call void @streamtoparallelwithburst, i33 %inbuf, i32 %incount, i1 %s2m_enb_clrsts_c, i1 %s2m_buf_sts, i1 %s2m_sts_clear_c, i32 %s2m_len_c, i32 %gmem0, i64 %s2mbuf_c, i1 %out_sts, i32 %final_s2m_len_V" [hls_userdma/userdma.cpp:210]   --->   Operation 33 'call' 'call_ln210' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [1/2] (3.63ns)   --->   "%call_ln212 = call void @sendoutstream, i40 %outbuf, i32 %outcount, i1 %m2s_enb_clrsts_c, i1 %m2s_buf_sts, i1 %m2s_sts_clear_c, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V" [hls_userdma/userdma.cpp:212]   --->   Operation 34 'call' 'call_ln212' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @m2s_enb_clrsts_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %m2s_enb_clrsts_c, i1 %m2s_enb_clrsts_c" [hls_userdma/userdma.cpp:202]   --->   Operation 35 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 36 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @m2s_sts_clear_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %m2s_sts_clear_c, i1 %m2s_sts_clear_c" [hls_userdma/userdma.cpp:202]   --->   Operation 37 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_sts_clear_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 38 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @s2mbuf_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i64 %s2mbuf_c, i64 %s2mbuf_c" [hls_userdma/userdma.cpp:202]   --->   Operation 39 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i64 %s2mbuf_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 40 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @s2m_enb_clrsts_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i1 %s2m_enb_clrsts_c, i1 %s2m_enb_clrsts_c" [hls_userdma/userdma.cpp:202]   --->   Operation 41 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 42 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @s2m_len_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %s2m_len_c, i32 %s2m_len_c" [hls_userdma/userdma.cpp:202]   --->   Operation 43 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 44 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @s2m_sts_clear_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i1 %s2m_sts_clear_c, i1 %s2m_sts_clear_c" [hls_userdma/userdma.cpp:202]   --->   Operation 45 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln202 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_sts_clear_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [hls_userdma/userdma.cpp:202]   --->   Operation 46 'specinterface' 'specinterface_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln202 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_27" [hls_userdma/userdma.cpp:202]   --->   Operation 47 'specdataflowpipeline' 'specdataflowpipeline_ln202' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%spectopmodule_ln170 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_30" [hls_userdma/userdma.cpp:170]   --->   Operation 48 'spectopmodule' 'spectopmodule_ln170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_26, i32 0, i32 0, void @empty_27, i32 10, i32 1024, void @empty_28, void @empty_29, void @empty_27, i32 16, i32 16, i32 16, i32 64, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_26, i32 0, i32 0, void @empty_27, i32 10, i32 1024, void @empty_16, void @empty_29, void @empty_27, i32 16, i32 16, i32 16, i32 64, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStreamTop_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStreamTop_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStreamTop_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i7 %inStreamTop_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStreamTop_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s2m_buf_sts"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_buf_sts, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_buf_sts, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s2m_sts_clear"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_sts_clear, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_14, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_sts_clear, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2m_len"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s2m_enb_clrsts"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2mbuf, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_8, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2mbuf, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_8, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s2m_err"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_err, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_err, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Img_width"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Img_width, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_10, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Img_width, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2sbuf, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_8, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m2sbuf, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_8, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m2s_buf_sts"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_buf_sts, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_buf_sts, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m2s_sts_clear"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_sts_clear, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_sts_clear, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m2s_len"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2s_len, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_24, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m2s_len, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m2s_enb_clrsts"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts, void @empty_23, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStreamTop_V_data_V"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStreamTop_V_keep_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStreamTop_V_strb_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i7 %outStreamTop_V_user_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStreamTop_V_last_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @inbuf_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i33 %inbuf, i33 %inbuf"   --->   Operation 100 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @incount_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %incount, i32 %incount"   --->   Operation 102 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @outbuf_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i40 %outbuf, i40 %outbuf"   --->   Operation 104 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @outcount_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i32 %outcount, i32 %outcount"   --->   Operation 106 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outcount, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln214 = ret" [hls_userdma/userdma.cpp:214]   --->   Operation 108 'ret' 'ret_ln214' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ s2m_sts_clear]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_enb_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2mbuf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2sbuf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2s_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m2s_sts_clear]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2s_enb_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_len_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ out_sts]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ final_s2m_len_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ m2s_len_r]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Img_width_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m2s_enb_clrsts_c           (alloca              ) [ 0011111]
m2s_sts_clear_c            (alloca              ) [ 0011111]
s2mbuf_c                   (alloca              ) [ 0011111]
s2m_enb_clrsts_c           (alloca              ) [ 0011111]
s2m_len_c                  (alloca              ) [ 0011111]
s2m_sts_clear_c            (alloca              ) [ 0011111]
inbuf                      (alloca              ) [ 0011111]
incount                    (alloca              ) [ 0011111]
outbuf                     (alloca              ) [ 0011111]
outcount                   (alloca              ) [ 0011111]
m2s_enb_clrsts_read        (read                ) [ 0001000]
m2s_len_read               (read                ) [ 0001000]
m2s_sts_clear_read         (read                ) [ 0000000]
m2sbuf_read                (read                ) [ 0001000]
Img_width_read             (read                ) [ 0001000]
s2mbuf_read                (read                ) [ 0000000]
s2m_enb_clrsts_read        (read                ) [ 0001000]
s2m_len_read               (read                ) [ 0001000]
s2m_sts_clear_read         (read                ) [ 0000000]
call_ln202                 (call                ) [ 0000000]
call_ln209                 (call                ) [ 0000000]
call_ln211                 (call                ) [ 0000000]
call_ln210                 (call                ) [ 0000000]
call_ln212                 (call                ) [ 0000000]
empty                      (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
empty_45                   (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
empty_46                   (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
empty_47                   (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
empty_48                   (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
empty_49                   (specchannel         ) [ 0000000]
specinterface_ln202        (specinterface       ) [ 0000000]
specdataflowpipeline_ln202 (specdataflowpipeline) [ 0000000]
spectopmodule_ln170        (spectopmodule       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_50                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_51                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_52                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_53                   (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
ret_ln214                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s2m_sts_clear">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_sts_clear"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s2m_len">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s2m_enb_clrsts">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2mbuf">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2mbuf"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s2m_err">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Img_width">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_width"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="m2sbuf">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2sbuf"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="m2s_buf_sts">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="m2s_sts_clear">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_sts_clear"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="m2s_len">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="m2s_enb_clrsts">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outStreamTop_V_data_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outStreamTop_V_keep_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="outStreamTop_V_strb_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="outStreamTop_V_user_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="outStreamTop_V_last_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_len_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="width_count">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_count"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_sts">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_sts"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="final_s2m_len_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_s2m_len_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="first">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="m2s_len_r">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_len_r"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Img_width_count">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Img_width_count"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sendoutstream"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_sts_clear_c_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2mbuf_c_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len_c_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_sts_clear_c_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcount_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="m2s_enb_clrsts_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2s_enb_clrsts_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="m2s_sts_clear_c_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2s_sts_clear_c/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="s2mbuf_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s2mbuf_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="s2m_enb_clrsts_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s2m_enb_clrsts_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="s2m_len_c_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s2m_len_c/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="s2m_sts_clear_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s2m_sts_clear_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="inbuf_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inbuf/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="incount_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="incount/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="outbuf_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outbuf/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="outcount_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcount/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="m2s_enb_clrsts_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2s_enb_clrsts_read/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m2s_len_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2s_len_read/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="m2s_sts_clear_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2s_sts_clear_read/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="m2sbuf_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m2sbuf_read/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Img_width_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Img_width_read/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="s2mbuf_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2mbuf_read/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="s2m_enb_clrsts_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2m_enb_clrsts_read/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="s2m_len_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2m_len_read/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="s2m_sts_clear_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2m_sts_clear_read/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="call_ln202_entry_proc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="64" slack="0"/>
<pin id="281" dir="0" index="4" bw="64" slack="1"/>
<pin id="282" dir="0" index="5" bw="1" slack="0"/>
<pin id="283" dir="0" index="6" bw="1" slack="1"/>
<pin id="284" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_getinstream_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="4" slack="0"/>
<pin id="293" dir="0" index="3" bw="4" slack="0"/>
<pin id="294" dir="0" index="4" bw="7" slack="0"/>
<pin id="295" dir="0" index="5" bw="1" slack="0"/>
<pin id="296" dir="0" index="6" bw="1" slack="0"/>
<pin id="297" dir="0" index="7" bw="32" slack="0"/>
<pin id="298" dir="0" index="8" bw="1" slack="0"/>
<pin id="299" dir="0" index="9" bw="32" slack="0"/>
<pin id="300" dir="0" index="10" bw="33" slack="1"/>
<pin id="301" dir="0" index="11" bw="32" slack="1"/>
<pin id="302" dir="0" index="12" bw="32" slack="1"/>
<pin id="303" dir="0" index="13" bw="1" slack="1"/>
<pin id="304" dir="0" index="14" bw="32" slack="0"/>
<pin id="305" dir="0" index="15" bw="32" slack="0"/>
<pin id="306" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln209/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_paralleltostreamwithburst_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="64" slack="0"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="0" index="4" bw="32" slack="0"/>
<pin id="325" dir="0" index="5" bw="32" slack="0"/>
<pin id="326" dir="0" index="6" bw="40" slack="1"/>
<pin id="327" dir="0" index="7" bw="32" slack="1"/>
<pin id="328" dir="0" index="8" bw="1" slack="1"/>
<pin id="329" dir="0" index="9" bw="1" slack="0"/>
<pin id="330" dir="0" index="10" bw="32" slack="0"/>
<pin id="331" dir="0" index="11" bw="32" slack="0"/>
<pin id="332" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln211/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_streamtoparallelwithburst_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="33" slack="3"/>
<pin id="345" dir="0" index="2" bw="32" slack="3"/>
<pin id="346" dir="0" index="3" bw="1" slack="3"/>
<pin id="347" dir="0" index="4" bw="1" slack="0"/>
<pin id="348" dir="0" index="5" bw="1" slack="3"/>
<pin id="349" dir="0" index="6" bw="32" slack="3"/>
<pin id="350" dir="0" index="7" bw="32" slack="0"/>
<pin id="351" dir="0" index="8" bw="64" slack="3"/>
<pin id="352" dir="0" index="9" bw="1" slack="0"/>
<pin id="353" dir="0" index="10" bw="32" slack="0"/>
<pin id="354" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln210/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_sendoutstream_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="40" slack="3"/>
<pin id="363" dir="0" index="2" bw="32" slack="3"/>
<pin id="364" dir="0" index="3" bw="1" slack="3"/>
<pin id="365" dir="0" index="4" bw="1" slack="0"/>
<pin id="366" dir="0" index="5" bw="1" slack="3"/>
<pin id="367" dir="0" index="6" bw="32" slack="0"/>
<pin id="368" dir="0" index="7" bw="4" slack="0"/>
<pin id="369" dir="0" index="8" bw="4" slack="0"/>
<pin id="370" dir="0" index="9" bw="7" slack="0"/>
<pin id="371" dir="0" index="10" bw="1" slack="0"/>
<pin id="372" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln212/4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="m2s_enb_clrsts_c_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m2s_enb_clrsts_c "/>
</bind>
</comp>

<comp id="386" class="1005" name="m2s_sts_clear_c_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m2s_sts_clear_c "/>
</bind>
</comp>

<comp id="392" class="1005" name="s2mbuf_c_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s2mbuf_c "/>
</bind>
</comp>

<comp id="398" class="1005" name="s2m_enb_clrsts_c_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="s2m_enb_clrsts_c "/>
</bind>
</comp>

<comp id="404" class="1005" name="s2m_len_c_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2m_len_c "/>
</bind>
</comp>

<comp id="410" class="1005" name="s2m_sts_clear_c_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="s2m_sts_clear_c "/>
</bind>
</comp>

<comp id="416" class="1005" name="inbuf_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="33" slack="1"/>
<pin id="418" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="inbuf "/>
</bind>
</comp>

<comp id="422" class="1005" name="incount_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="incount "/>
</bind>
</comp>

<comp id="428" class="1005" name="outbuf_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="40" slack="1"/>
<pin id="430" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="outbuf "/>
</bind>
</comp>

<comp id="434" class="1005" name="outcount_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcount "/>
</bind>
</comp>

<comp id="440" class="1005" name="m2s_enb_clrsts_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="m2s_enb_clrsts_read "/>
</bind>
</comp>

<comp id="445" class="1005" name="m2s_len_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2s_len_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="m2sbuf_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m2sbuf_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="Img_width_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Img_width_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="s2m_enb_clrsts_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="s2m_enb_clrsts_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="s2m_len_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2m_len_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="62" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="62" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="64" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="252" pin="2"/><net_sink comp="276" pin=3"/></net>

<net id="288"><net_src comp="234" pin="2"/><net_sink comp="276" pin=5"/></net>

<net id="307"><net_src comp="72" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="310"><net_src comp="8" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="311"><net_src comp="10" pin="0"/><net_sink comp="289" pin=4"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="289" pin=5"/></net>

<net id="313"><net_src comp="258" pin="2"/><net_sink comp="289" pin=6"/></net>

<net id="314"><net_src comp="264" pin="2"/><net_sink comp="289" pin=7"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="289" pin=8"/></net>

<net id="316"><net_src comp="246" pin="2"/><net_sink comp="289" pin=9"/></net>

<net id="317"><net_src comp="48" pin="0"/><net_sink comp="289" pin=14"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="289" pin=15"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="2" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="335"><net_src comp="240" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="336"><net_src comp="222" pin="2"/><net_sink comp="319" pin=3"/></net>

<net id="337"><net_src comp="246" pin="2"/><net_sink comp="319" pin=4"/></net>

<net id="338"><net_src comp="228" pin="2"/><net_sink comp="319" pin=5"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="319" pin=9"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="319" pin=10"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="319" pin=11"/></net>

<net id="355"><net_src comp="76" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="342" pin=4"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="342" pin=7"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="342" pin=9"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="342" pin=10"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="360" pin=4"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="360" pin=6"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="360" pin=7"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="360" pin=8"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="360" pin=9"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="360" pin=10"/></net>

<net id="383"><net_src comp="182" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="319" pin=8"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="389"><net_src comp="186" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="276" pin=6"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="360" pin=5"/></net>

<net id="395"><net_src comp="190" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="342" pin=8"/></net>

<net id="401"><net_src comp="194" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="289" pin=13"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="342" pin=3"/></net>

<net id="407"><net_src comp="198" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="289" pin=12"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="342" pin=6"/></net>

<net id="413"><net_src comp="202" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="342" pin=5"/></net>

<net id="419"><net_src comp="206" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="289" pin=10"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="425"><net_src comp="210" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="289" pin=11"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="431"><net_src comp="214" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="319" pin=6"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="437"><net_src comp="218" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="319" pin=7"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="443"><net_src comp="222" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="319" pin=3"/></net>

<net id="448"><net_src comp="228" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="319" pin=5"/></net>

<net id="453"><net_src comp="240" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="458"><net_src comp="246" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="289" pin=9"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="319" pin=4"/></net>

<net id="464"><net_src comp="258" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="289" pin=6"/></net>

<net id="469"><net_src comp="264" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="289" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {4 5 }
	Port: s2m_buf_sts | {4 5 }
	Port: s2m_err | {2 3 }
	Port: m2s_buf_sts | {4 5 }
	Port: outStreamTop_V_data_V | {4 5 }
	Port: outStreamTop_V_keep_V | {4 5 }
	Port: outStreamTop_V_strb_V | {4 5 }
	Port: outStreamTop_V_user_V | {4 5 }
	Port: outStreamTop_V_last_V | {4 5 }
	Port: in_len_V | {2 3 }
	Port: width_count | {2 3 }
	Port: out_sts | {4 5 }
	Port: final_s2m_len_V | {4 5 }
	Port: first | {2 3 }
	Port: m2s_len_r | {2 3 }
	Port: Img_width_count | {2 3 }
 - Input state : 
	Port: userdma : gmem1 | {2 3 }
	Port: userdma : inStreamTop_V_data_V | {2 3 }
	Port: userdma : inStreamTop_V_keep_V | {2 3 }
	Port: userdma : inStreamTop_V_strb_V | {2 3 }
	Port: userdma : inStreamTop_V_user_V | {2 3 }
	Port: userdma : inStreamTop_V_last_V | {2 3 }
	Port: userdma : s2m_sts_clear | {2 }
	Port: userdma : s2m_len | {2 }
	Port: userdma : s2m_enb_clrsts | {2 }
	Port: userdma : s2mbuf | {2 }
	Port: userdma : Img_width | {2 }
	Port: userdma : m2sbuf | {2 }
	Port: userdma : m2s_sts_clear | {2 }
	Port: userdma : m2s_len | {2 }
	Port: userdma : m2s_enb_clrsts | {2 }
	Port: userdma : in_len_V | {2 3 }
	Port: userdma : width_count | {2 3 }
	Port: userdma : out_sts | {4 5 }
	Port: userdma : final_s2m_len_V | {4 5 }
	Port: userdma : first | {2 3 }
	Port: userdma : m2s_len_r | {2 3 }
	Port: userdma : Img_width_count | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |     call_ln202_entry_proc_fu_276     |    0    |    0    |    0    |
|          |        grp_getinstream_fu_289        |  6.352  |   304   |   391   |
|   call   | grp_paralleltostreamwithburst_fu_319 |  1.588  |   674   |   537   |
|          | grp_streamtoparallelwithburst_fu_342 |  4.764  |   482   |   308   |
|          |       grp_sendoutstream_fu_360       |  1.588  |   102   |    56   |
|----------|--------------------------------------|---------|---------|---------|
|          |    m2s_enb_clrsts_read_read_fu_222   |    0    |    0    |    0    |
|          |       m2s_len_read_read_fu_228       |    0    |    0    |    0    |
|          |    m2s_sts_clear_read_read_fu_234    |    0    |    0    |    0    |
|          |        m2sbuf_read_read_fu_240       |    0    |    0    |    0    |
|   read   |      Img_width_read_read_fu_246      |    0    |    0    |    0    |
|          |        s2mbuf_read_read_fu_252       |    0    |    0    |    0    |
|          |    s2m_enb_clrsts_read_read_fu_258   |    0    |    0    |    0    |
|          |       s2m_len_read_read_fu_264       |    0    |    0    |    0    |
|          |    s2m_sts_clear_read_read_fu_270    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |  14.292 |   1562  |   1292  |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   Img_width_read_reg_455  |   32   |
|       inbuf_reg_416       |   33   |
|      incount_reg_422      |   32   |
|  m2s_enb_clrsts_c_reg_380 |    1   |
|m2s_enb_clrsts_read_reg_440|    1   |
|    m2s_len_read_reg_445   |   32   |
|  m2s_sts_clear_c_reg_386  |    1   |
|    m2sbuf_read_reg_450    |   64   |
|       outbuf_reg_428      |   40   |
|      outcount_reg_434     |   32   |
|  s2m_enb_clrsts_c_reg_398 |    1   |
|s2m_enb_clrsts_read_reg_461|    1   |
|     s2m_len_c_reg_404     |   32   |
|    s2m_len_read_reg_466   |   32   |
|  s2m_sts_clear_c_reg_410  |    1   |
|      s2mbuf_c_reg_392     |   64   |
+---------------------------+--------+
|           Total           |   399  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|        grp_getinstream_fu_289        |  p6  |   2  |   1  |    2   ||    9    |
|        grp_getinstream_fu_289        |  p7  |   2  |  32  |   64   ||    9    |
|        grp_getinstream_fu_289        |  p9  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_fu_319 |  p2  |   2  |  64  |   128  ||    9    |
| grp_paralleltostreamwithburst_fu_319 |  p3  |   2  |   1  |    2   ||    9    |
| grp_paralleltostreamwithburst_fu_319 |  p4  |   2  |  32  |   64   ||    9    |
| grp_paralleltostreamwithburst_fu_319 |  p5  |   2  |  32  |   64   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   388  ||  11.116 ||    63   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |  1562  |  1292  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   63   |
|  Register |    -   |   399  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |  1961  |  1355  |
+-----------+--------+--------+--------+
