This project is an investigation into the effectiveness and shortcomings of the memory hierarchy on processor architectures.

The specification of the project is as follows:

- [X] 32 Bit Von Neumann Architecture
- [X] Multi-Cycle CPU
- [ ] Memory Components:
  - [ ] Memory Controller
  - [X] Memory Management Unit
  - [X] Translation Lookaside Buffer
  - [X] L2 Cache<br>
  - [X] Main Memory
  - [X] I/O Buffer
  - [X] Magnetic Disk