#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Apr 15 18:33:35 2025
# Process ID: 3823
# Log file: /home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/planAhead_run_3/planAhead.log
# Journal file: /home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {led_result[3]} {led_result[2]} {led_result[1]} {led_result[0]}]]
set_property package_pin "" [get_ports [list  {led_result[2]}]]
set_property package_pin "" [get_ports [list  {led_result[3]}]]
startgroup
set_property package_pin T15 [get_ports bt_clk]
endgroup
startgroup
set_property package_pin W21 [get_ports led_carry]
endgroup
startgroup
set_property package_pin T9 [get_ports {vetor_in[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {vetor_in[2]}]
endgroup
startgroup
set_property package_pin U10 [get_ports {vetor_in[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {vetor_in[0]}]
endgroup
startgroup
set_property package_pin Y22 [get_ports {led_result[3]}]
endgroup
startgroup
set_property package_pin V20 [get_ports {led_result[2]}]
endgroup
startgroup
set_property package_pin V19 [get_ports {led_result[1]}]
endgroup
startgroup
set_property package_pin U19 [get_ports {led_result[0]}]
endgroup
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {vetor_in[3]} {vetor_in[2]} {vetor_in[1]} {vetor_in[0]}]]
set_property iostandard LVCMOS33 [get_ports [list bt_clk]]
set_property iostandard LVCMOS33 [get_ports [list led_carry]]
save_constraints
