****************************************
Report : Time Based Power
Design : lenet
Version: U-2022.12
Date   : Mon May 27 19:44:48 2024
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           6.162e-04    0.0000    0.0000 6.162e-04 (68.51%)  i
register                4.435e-05 1.225e-05 3.837e-07 5.698e-05 ( 6.34%)  
combinational           1.576e-04 6.767e-05 1.026e-06 2.262e-04 (25.16%)  
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.992e-05   ( 8.89%)
  Cell Internal Power  = 8.181e-04   (90.96%)
  Cell Leakage Power   = 1.410e-06   ( 0.16%)
                         ---------
Total Power            = 8.994e-04  (100.00%)

X Transition Power     = 2.716e-07
Glitching Power        =    0.0000

Peak Power             =    0.8586
Peak Time              =  6186.000

1
