Analysis & Synthesis report for DE2_115_IR
Sun Oct 22 19:30:11 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE2_115_IR|IR_RECEIVE:u1|state
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: pll1:u0|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: IR_RECEIVE:u1
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "IR_RECEIVE:u1"
 16. Port Connectivity Checks: "pll1:u0"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 22 19:30:11 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_115_IR                                  ;
; Top-level Entity Name              ; DE2_115_IR                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 277                                         ;
;     Total combinational functions  ; 213                                         ;
;     Dedicated logic registers      ; 163                                         ;
; Total registers                    ; 163                                         ;
; Total pins                         ; 487                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_IR         ; DE2_115_IR         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_115_IR.v                     ; yes             ; User Verilog HDL File        ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v         ;         ;
; SEG_HEX.v                        ; yes             ; User Verilog HDL File        ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/SEG_HEX.v            ;         ;
; IR_RECEIVE_Terasic.v             ; yes             ; User Verilog HDL File        ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/IR_RECEIVE_Terasic.v ;         ;
; pll1.v                           ; yes             ; User Wizard-Generated File   ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/pll1.v               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/db/pll1_altpll.v     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 277                                                                         ;
;                                             ;                                                                             ;
; Total combinational functions               ; 213                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 133                                                                         ;
;     -- 3 input functions                    ; 8                                                                           ;
;     -- <=2 input functions                  ; 72                                                                          ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 157                                                                         ;
;     -- arithmetic mode                      ; 56                                                                          ;
;                                             ;                                                                             ;
; Total registers                             ; 163                                                                         ;
;     -- Dedicated logic registers            ; 163                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 487                                                                         ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 164                                                                         ;
; Total fan-out                               ; 2006                                                                        ;
; Average fan-out                             ; 1.34                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-------------+--------------+
; |DE2_115_IR                           ; 213 (0)             ; 163 (0)                   ; 0           ; 0            ; 0       ; 0         ; 487  ; 0            ; |DE2_115_IR                                                            ; DE2_115_IR  ; work         ;
;    |IR_RECEIVE:u1|                    ; 157 (157)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|IR_RECEIVE:u1                                              ; IR_RECEIVE  ; work         ;
;    |SEG_HEX:u2|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u2                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u3|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u3                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u4|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u4                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u5|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u5                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u6|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u6                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u7|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u7                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u8|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u8                                                 ; SEG_HEX     ; work         ;
;    |SEG_HEX:u9|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|SEG_HEX:u9                                                 ; SEG_HEX     ; work         ;
;    |pll1:u0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|pll1:u0                                                    ; pll1        ; work         ;
;       |altpll:altpll_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|pll1:u0|altpll:altpll_component                            ; altpll      ; work         ;
;          |pll1_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_IR|pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated ; pll1_altpll ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |DE2_115_IR|pll1:u0 ; pll1.v          ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |DE2_115_IR|IR_RECEIVE:u1|state               ;
+----------------+------------+----------------+----------------+
; Name           ; state.IDLE ; state.DATAREAD ; state.GUIDANCE ;
+----------------+------------+----------------+----------------+
; state.IDLE     ; 0          ; 0              ; 0              ;
; state.GUIDANCE ; 1          ; 0              ; 1              ;
; state.DATAREAD ; 1          ; 1              ; 0              ;
+----------------+------------+----------------+----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 163   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 131   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 70    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_IR|IR_RECEIVE:u1|bitcount[3] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_IR|IR_RECEIVE:u1|Selector1   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:u0|altpll:altpll_component ;
+-------------------------------+------------------------+---------------------+
; Parameter Name                ; Value                  ; Type                ;
+-------------------------------+------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped             ;
; PLL_TYPE                      ; AUTO                   ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped             ;
; SCAN_CHAIN                    ; LONG                   ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped             ;
; LOCK_HIGH                     ; 1                      ; Untyped             ;
; LOCK_LOW                      ; 1                      ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped             ;
; SKIP_VCO                      ; OFF                    ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped             ;
; BANDWIDTH                     ; 0                      ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped             ;
; DOWN_SPREAD                   ; 0                      ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                      ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped             ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped             ;
; DPA_DIVIDER                   ; 0                      ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped             ;
; VCO_MIN                       ; 0                      ; Untyped             ;
; VCO_MAX                       ; 0                      ; Untyped             ;
; VCO_CENTER                    ; 0                      ; Untyped             ;
; PFD_MIN                       ; 0                      ; Untyped             ;
; PFD_MAX                       ; 0                      ; Untyped             ;
; M_INITIAL                     ; 0                      ; Untyped             ;
; M                             ; 0                      ; Untyped             ;
; N                             ; 1                      ; Untyped             ;
; M2                            ; 1                      ; Untyped             ;
; N2                            ; 1                      ; Untyped             ;
; SS                            ; 1                      ; Untyped             ;
; C0_HIGH                       ; 0                      ; Untyped             ;
; C1_HIGH                       ; 0                      ; Untyped             ;
; C2_HIGH                       ; 0                      ; Untyped             ;
; C3_HIGH                       ; 0                      ; Untyped             ;
; C4_HIGH                       ; 0                      ; Untyped             ;
; C5_HIGH                       ; 0                      ; Untyped             ;
; C6_HIGH                       ; 0                      ; Untyped             ;
; C7_HIGH                       ; 0                      ; Untyped             ;
; C8_HIGH                       ; 0                      ; Untyped             ;
; C9_HIGH                       ; 0                      ; Untyped             ;
; C0_LOW                        ; 0                      ; Untyped             ;
; C1_LOW                        ; 0                      ; Untyped             ;
; C2_LOW                        ; 0                      ; Untyped             ;
; C3_LOW                        ; 0                      ; Untyped             ;
; C4_LOW                        ; 0                      ; Untyped             ;
; C5_LOW                        ; 0                      ; Untyped             ;
; C6_LOW                        ; 0                      ; Untyped             ;
; C7_LOW                        ; 0                      ; Untyped             ;
; C8_LOW                        ; 0                      ; Untyped             ;
; C9_LOW                        ; 0                      ; Untyped             ;
; C0_INITIAL                    ; 0                      ; Untyped             ;
; C1_INITIAL                    ; 0                      ; Untyped             ;
; C2_INITIAL                    ; 0                      ; Untyped             ;
; C3_INITIAL                    ; 0                      ; Untyped             ;
; C4_INITIAL                    ; 0                      ; Untyped             ;
; C5_INITIAL                    ; 0                      ; Untyped             ;
; C6_INITIAL                    ; 0                      ; Untyped             ;
; C7_INITIAL                    ; 0                      ; Untyped             ;
; C8_INITIAL                    ; 0                      ; Untyped             ;
; C9_INITIAL                    ; 0                      ; Untyped             ;
; C0_MODE                       ; BYPASS                 ; Untyped             ;
; C1_MODE                       ; BYPASS                 ; Untyped             ;
; C2_MODE                       ; BYPASS                 ; Untyped             ;
; C3_MODE                       ; BYPASS                 ; Untyped             ;
; C4_MODE                       ; BYPASS                 ; Untyped             ;
; C5_MODE                       ; BYPASS                 ; Untyped             ;
; C6_MODE                       ; BYPASS                 ; Untyped             ;
; C7_MODE                       ; BYPASS                 ; Untyped             ;
; C8_MODE                       ; BYPASS                 ; Untyped             ;
; C9_MODE                       ; BYPASS                 ; Untyped             ;
; C0_PH                         ; 0                      ; Untyped             ;
; C1_PH                         ; 0                      ; Untyped             ;
; C2_PH                         ; 0                      ; Untyped             ;
; C3_PH                         ; 0                      ; Untyped             ;
; C4_PH                         ; 0                      ; Untyped             ;
; C5_PH                         ; 0                      ; Untyped             ;
; C6_PH                         ; 0                      ; Untyped             ;
; C7_PH                         ; 0                      ; Untyped             ;
; C8_PH                         ; 0                      ; Untyped             ;
; C9_PH                         ; 0                      ; Untyped             ;
; L0_HIGH                       ; 1                      ; Untyped             ;
; L1_HIGH                       ; 1                      ; Untyped             ;
; G0_HIGH                       ; 1                      ; Untyped             ;
; G1_HIGH                       ; 1                      ; Untyped             ;
; G2_HIGH                       ; 1                      ; Untyped             ;
; G3_HIGH                       ; 1                      ; Untyped             ;
; E0_HIGH                       ; 1                      ; Untyped             ;
; E1_HIGH                       ; 1                      ; Untyped             ;
; E2_HIGH                       ; 1                      ; Untyped             ;
; E3_HIGH                       ; 1                      ; Untyped             ;
; L0_LOW                        ; 1                      ; Untyped             ;
; L1_LOW                        ; 1                      ; Untyped             ;
; G0_LOW                        ; 1                      ; Untyped             ;
; G1_LOW                        ; 1                      ; Untyped             ;
; G2_LOW                        ; 1                      ; Untyped             ;
; G3_LOW                        ; 1                      ; Untyped             ;
; E0_LOW                        ; 1                      ; Untyped             ;
; E1_LOW                        ; 1                      ; Untyped             ;
; E2_LOW                        ; 1                      ; Untyped             ;
; E3_LOW                        ; 1                      ; Untyped             ;
; L0_INITIAL                    ; 1                      ; Untyped             ;
; L1_INITIAL                    ; 1                      ; Untyped             ;
; G0_INITIAL                    ; 1                      ; Untyped             ;
; G1_INITIAL                    ; 1                      ; Untyped             ;
; G2_INITIAL                    ; 1                      ; Untyped             ;
; G3_INITIAL                    ; 1                      ; Untyped             ;
; E0_INITIAL                    ; 1                      ; Untyped             ;
; E1_INITIAL                    ; 1                      ; Untyped             ;
; E2_INITIAL                    ; 1                      ; Untyped             ;
; E3_INITIAL                    ; 1                      ; Untyped             ;
; L0_MODE                       ; BYPASS                 ; Untyped             ;
; L1_MODE                       ; BYPASS                 ; Untyped             ;
; G0_MODE                       ; BYPASS                 ; Untyped             ;
; G1_MODE                       ; BYPASS                 ; Untyped             ;
; G2_MODE                       ; BYPASS                 ; Untyped             ;
; G3_MODE                       ; BYPASS                 ; Untyped             ;
; E0_MODE                       ; BYPASS                 ; Untyped             ;
; E1_MODE                       ; BYPASS                 ; Untyped             ;
; E2_MODE                       ; BYPASS                 ; Untyped             ;
; E3_MODE                       ; BYPASS                 ; Untyped             ;
; L0_PH                         ; 0                      ; Untyped             ;
; L1_PH                         ; 0                      ; Untyped             ;
; G0_PH                         ; 0                      ; Untyped             ;
; G1_PH                         ; 0                      ; Untyped             ;
; G2_PH                         ; 0                      ; Untyped             ;
; G3_PH                         ; 0                      ; Untyped             ;
; E0_PH                         ; 0                      ; Untyped             ;
; E1_PH                         ; 0                      ; Untyped             ;
; E2_PH                         ; 0                      ; Untyped             ;
; E3_PH                         ; 0                      ; Untyped             ;
; M_PH                          ; 0                      ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped             ;
; CLK0_COUNTER                  ; G0                     ; Untyped             ;
; CLK1_COUNTER                  ; G0                     ; Untyped             ;
; CLK2_COUNTER                  ; G0                     ; Untyped             ;
; CLK3_COUNTER                  ; G0                     ; Untyped             ;
; CLK4_COUNTER                  ; G0                     ; Untyped             ;
; CLK5_COUNTER                  ; G0                     ; Untyped             ;
; CLK6_COUNTER                  ; E0                     ; Untyped             ;
; CLK7_COUNTER                  ; E1                     ; Untyped             ;
; CLK8_COUNTER                  ; E2                     ; Untyped             ;
; CLK9_COUNTER                  ; E3                     ; Untyped             ;
; L0_TIME_DELAY                 ; 0                      ; Untyped             ;
; L1_TIME_DELAY                 ; 0                      ; Untyped             ;
; G0_TIME_DELAY                 ; 0                      ; Untyped             ;
; G1_TIME_DELAY                 ; 0                      ; Untyped             ;
; G2_TIME_DELAY                 ; 0                      ; Untyped             ;
; G3_TIME_DELAY                 ; 0                      ; Untyped             ;
; E0_TIME_DELAY                 ; 0                      ; Untyped             ;
; E1_TIME_DELAY                 ; 0                      ; Untyped             ;
; E2_TIME_DELAY                 ; 0                      ; Untyped             ;
; E3_TIME_DELAY                 ; 0                      ; Untyped             ;
; M_TIME_DELAY                  ; 0                      ; Untyped             ;
; N_TIME_DELAY                  ; 0                      ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped             ;
; ENABLE0_COUNTER               ; L0                     ; Untyped             ;
; ENABLE1_COUNTER               ; L0                     ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped             ;
; LOOP_FILTER_C                 ; 5                      ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped             ;
; VCO_POST_SCALE                ; 0                      ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK0                     ; PORT_USED              ; Untyped             ;
; PORT_CLK1                     ; PORT_USED              ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped             ;
; M_TEST_SOURCE                 ; 5                      ; Untyped             ;
; C0_TEST_SOURCE                ; 5                      ; Untyped             ;
; C1_TEST_SOURCE                ; 5                      ; Untyped             ;
; C2_TEST_SOURCE                ; 5                      ; Untyped             ;
; C3_TEST_SOURCE                ; 5                      ; Untyped             ;
; C4_TEST_SOURCE                ; 5                      ; Untyped             ;
; C5_TEST_SOURCE                ; 5                      ; Untyped             ;
; C6_TEST_SOURCE                ; 5                      ; Untyped             ;
; C7_TEST_SOURCE                ; 5                      ; Untyped             ;
; C8_TEST_SOURCE                ; 5                      ; Untyped             ;
; C9_TEST_SOURCE                ; 5                      ; Untyped             ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped             ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE      ;
+-------------------------------+------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_RECEIVE:u1 ;
+-------------------+--------+-------------------------------+
; Parameter Name    ; Value  ; Type                          ;
+-------------------+--------+-------------------------------+
; IDLE              ; 00     ; Unsigned Binary               ;
; GUIDANCE          ; 01     ; Unsigned Binary               ;
; DATAREAD          ; 10     ; Unsigned Binary               ;
; IDLE_HIGH_DUR     ; 262143 ; Signed Integer                ;
; GUIDE_LOW_DUR     ; 230000 ; Signed Integer                ;
; GUIDE_HIGH_DUR    ; 210000 ; Signed Integer                ;
; DATA_HIGH_DUR     ; 41500  ; Signed Integer                ;
; BIT_AVAILABLE_DUR ; 20000  ; Signed Integer                ;
+-------------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll1:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR_RECEIVE:u1"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "pll1:u0"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; c1   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 487                         ;
; cycloneiii_ff         ; 163                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 86                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 6                           ;
; cycloneiii_io_obuf    ; 145                         ;
; cycloneiii_lcell_comb ; 222                         ;
;     arith             ; 56                          ;
;         2 data inputs ; 56                          ;
;     normal            ; 166                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 133                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 1.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Oct 22 19:30:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_IR -c DE2_115_IR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_ir.v
    Info (12023): Found entity 1: DE2_115_IR File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file seg_hex.v
    Info (12023): Found entity 1: SEG_HEX File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/SEG_HEX.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file ir_receive_terasic.v
    Info (12023): Found entity 1: IR_RECEIVE File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/IR_RECEIVE_Terasic.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/pll1.v Line: 39
Info (12127): Elaborating entity "DE2_115_IR" for the top level hierarchy
Warning (10034): Output port "LEDG" at DE2_115_IR.v(261) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
Warning (10034): Output port "LEDR" at DE2_115_IR.v(262) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
Warning (10034): Output port "VGA_B" at DE2_115_IR.v(307) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
Warning (10034): Output port "VGA_G" at DE2_115_IR.v(310) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
Warning (10034): Output port "VGA_R" at DE2_115_IR.v(312) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_IR.v(345) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 345
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_IR.v(363) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 363
Warning (10034): Output port "OTG_ADDR" at DE2_115_IR.v(378) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 378
Warning (10034): Output port "OTG_DACK_N" at DE2_115_IR.v(385) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 385
Warning (10034): Output port "DRAM_ADDR" at DE2_115_IR.v(393) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
Warning (10034): Output port "DRAM_BA" at DE2_115_IR.v(394) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 394
Warning (10034): Output port "DRAM_DQM" at DE2_115_IR.v(400) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 400
Warning (10034): Output port "SRAM_ADDR" at DE2_115_IR.v(405) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
Warning (10034): Output port "FL_ADDR" at DE2_115_IR.v(414) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_IR.v(442) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_IR.v(258) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 258
Warning (10034): Output port "LCD_BLON" at DE2_115_IR.v(281) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 281
Warning (10034): Output port "LCD_EN" at DE2_115_IR.v(283) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 283
Warning (10034): Output port "LCD_ON" at DE2_115_IR.v(284) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 284
Warning (10034): Output port "LCD_RS" at DE2_115_IR.v(285) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 285
Warning (10034): Output port "LCD_RW" at DE2_115_IR.v(286) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 286
Warning (10034): Output port "UART_CTS" at DE2_115_IR.v(289) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 289
Warning (10034): Output port "UART_TXD" at DE2_115_IR.v(292) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 292
Warning (10034): Output port "SD_CLK" at DE2_115_IR.v(301) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 301
Warning (10034): Output port "VGA_BLANK_N" at DE2_115_IR.v(308) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 308
Warning (10034): Output port "VGA_CLK" at DE2_115_IR.v(309) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 309
Warning (10034): Output port "VGA_HS" at DE2_115_IR.v(311) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 311
Warning (10034): Output port "VGA_SYNC_N" at DE2_115_IR.v(313) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 313
Warning (10034): Output port "VGA_VS" at DE2_115_IR.v(314) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 314
Warning (10034): Output port "AUD_DACDAT" at DE2_115_IR.v(320) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 320
Warning (10034): Output port "AUD_XCK" at DE2_115_IR.v(322) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 322
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_IR.v(325) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 325
Warning (10034): Output port "I2C_SCLK" at DE2_115_IR.v(329) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 329
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_IR.v(333) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 333
Warning (10034): Output port "ENET0_MDC" at DE2_115_IR.v(335) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 335
Warning (10034): Output port "ENET0_RST_N" at DE2_115_IR.v(337) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 337
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_IR.v(346) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 346
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_IR.v(347) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 347
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_IR.v(351) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 351
Warning (10034): Output port "ENET1_MDC" at DE2_115_IR.v(353) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 353
Warning (10034): Output port "ENET1_RST_N" at DE2_115_IR.v(355) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 355
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_IR.v(364) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 364
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_IR.v(365) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 365
Warning (10034): Output port "TD_RESET_N" at DE2_115_IR.v(372) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 372
Warning (10034): Output port "OTG_CS_N" at DE2_115_IR.v(379) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 379
Warning (10034): Output port "OTG_WR_N" at DE2_115_IR.v(380) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 380
Warning (10034): Output port "OTG_RD_N" at DE2_115_IR.v(381) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 381
Warning (10034): Output port "OTG_RST_N" at DE2_115_IR.v(383) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 383
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_IR.v(395) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 395
Warning (10034): Output port "DRAM_CKE" at DE2_115_IR.v(396) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 396
Warning (10034): Output port "DRAM_CLK" at DE2_115_IR.v(397) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 397
Warning (10034): Output port "DRAM_CS_N" at DE2_115_IR.v(398) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 398
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_IR.v(401) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 401
Warning (10034): Output port "DRAM_WE_N" at DE2_115_IR.v(402) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 402
Warning (10034): Output port "SRAM_CE_N" at DE2_115_IR.v(406) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 406
Warning (10034): Output port "SRAM_LB_N" at DE2_115_IR.v(408) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 408
Warning (10034): Output port "SRAM_OE_N" at DE2_115_IR.v(409) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 409
Warning (10034): Output port "SRAM_UB_N" at DE2_115_IR.v(410) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 410
Warning (10034): Output port "SRAM_WE_N" at DE2_115_IR.v(411) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 411
Warning (10034): Output port "FL_CE_N" at DE2_115_IR.v(415) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 415
Warning (10034): Output port "FL_OE_N" at DE2_115_IR.v(417) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 417
Warning (10034): Output port "FL_RST_N" at DE2_115_IR.v(418) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 418
Warning (10034): Output port "FL_WE_N" at DE2_115_IR.v(420) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 420
Warning (10034): Output port "FL_WP_N" at DE2_115_IR.v(421) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 421
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_IR.v(435) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 435
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_IR.v(436) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 436
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_IR.v(437) has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 437
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_IR.v(321) has a one-way connection to bidirectional port "AUD_ADCLRCK" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 321
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:u0" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 484
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:u0|altpll:altpll_component" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/pll1.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll1:u0|altpll:altpll_component" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/pll1.v Line: 94
Info (12133): Instantiated megafunction "pll1:u0|altpll:altpll_component" with the following parameter: File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/pll1.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "IR_RECEIVE" for hierarchy "IR_RECEIVE:u1" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 499
Info (12128): Elaborating entity "SEG_HEX" for hierarchy "SEG_HEX:u2" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 506
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 321
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 282
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 295
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 296
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 297
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 298
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 302
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 319
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 326
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 330
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 336
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 354
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 377
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 399
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 407
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 416
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SD_DAT[3]" is fed by VCC File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 303
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_DAT[3]~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 303
    Warning (13010): Node "AUD_ADCLRCK~synth" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 318
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 258
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 261
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 262
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 281
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 283
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 284
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 285
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 286
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 289
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 292
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 301
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 307
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 308
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 309
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 310
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 311
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 312
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 313
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 314
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 320
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 322
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 325
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 329
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 333
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 335
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 337
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 345
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 345
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 345
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 345
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 346
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 347
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 351
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 353
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 355
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 363
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 363
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 363
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 363
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 364
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 365
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 372
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 378
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 378
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 379
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 380
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 381
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 383
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 385
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 385
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 393
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 394
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 394
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 395
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 396
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 397
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 398
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 400
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 400
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 400
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 400
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 401
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 402
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 405
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 406
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 408
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 409
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 410
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 411
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 414
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 415
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 417
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 418
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 420
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 421
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 435
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 436
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 437
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 442
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll1:u0|altpll:altpll_component|pll1_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/db/pll1_altpll.v Line: 43
Warning (21074): Design contains 89 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 252
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 253
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 254
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 257
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 265
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 265
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 265
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 268
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 290
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 291
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 304
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 317
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 334
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 338
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 339
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 340
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 341
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 341
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 341
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 341
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 342
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 343
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 344
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 348
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 352
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 356
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 357
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 358
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 359
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 359
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 359
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 359
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 360
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 361
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 362
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 366
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 369
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 370
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 371
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 373
    Warning (15610): No output dependent on input pin "OTG_INT[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 382
    Warning (15610): No output dependent on input pin "OTG_INT[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 382
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 384
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 384
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 419
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 431
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 432
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.v Line: 440
Info (21057): Implemented 765 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 92 input pins
    Info (21059): Implemented 250 output pins
    Info (21060): Implemented 145 bidirectional pins
    Info (21061): Implemented 277 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 452 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Sun Oct 22 19:30:11 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jesti/OneDrive/Documents/USYD/2023_S2C_MTRX3700/AAA_Major Project/GIT/MTRX3700-Repo/DE2_115_IR/DE2_115_IR.map.smsg.


