Fitter report for nios_sys
Wed Nov 24 15:19:57 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Nov 24 15:19:57 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; nios_sys                                    ;
; Top-level Entity Name           ; NIOS_SYS                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,099 / 15,880 ( 20 % )                     ;
; Total registers                 ; 4293                                        ;
; Total pins                      ; 6 / 314 ( 2 % )                             ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,286,064 / 2,764,800 ( 47 % )              ;
; Total RAM Blocks                ; 182 / 270 ( 67 % )                          ;
; Total DSP Blocks                ; 41 / 84 ( 49 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 5 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC         ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                  ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz         ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Clamping Diode                                                     ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
; Advanced Physical Optimization                                     ; On                  ; On                                    ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.0%      ;
;     Processor 3            ;   9.0%      ;
;     Processor 4            ;   8.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8                                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[0]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[1]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[2]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[3]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[4]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[5]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[6]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[7]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[8]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[9]                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[10]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[11]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[12]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[13]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[14]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[15]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                         ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Sum_Reg_Output_Wire[0]                                                                                                                                                                                                        ; AX               ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Qtemp[13]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Qtemp[13]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Wrptr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Wrptr[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Wrptr[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Wrptr[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Qtemp[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Qtemp[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Wrptr[9]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Wrptr[9]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|Wrptr[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|Wrptr[8]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Qtemp[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Qtemp[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Qtemp[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Qtemp[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Qtemp[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Qtemp[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[4]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Wrptr[8]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Qtemp[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[2]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[5]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[5]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Wrptr[7]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Qtemp[13]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Qtemp[13]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Wrptr[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Wrptr[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[8]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[11]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Qtemp[11]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|Qtemp[15]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|Qtemp[15]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Qtemp[9]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Qtemp[9]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Wrptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|Qtemp[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|Qtemp[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Wrptr[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Wrptr[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Wrptr[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Wrptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Qtemp[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Qtemp[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Wrptr[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[10]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[10]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[15]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Qtemp[15]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Wrptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Wrptr[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|Qtemp[15]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|Qtemp[15]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Wrptr[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Wrptr[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|Qtemp[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|Qtemp[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Wrptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|Qtemp[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|Qtemp[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Qtemp[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Qtemp[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Wrptr[8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Wrptr[8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Wrptr[6]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[2]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[2]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Wrptr[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|State_Register.State_Conf2                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|State_Register.State_Conf2~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[7]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[7]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[11]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|Wrptr[11]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|Wrptr[11]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|Wrptr[3]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|Wrptr[3]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|COUNTER_CH:Counter_Ch|counter[0]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|COUNTER_CH:Counter_Ch|counter[0]~DUPLICATE                                                                                                                                                          ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[0]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[3]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus|counter[3]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[4]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[4]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[6]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[6]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[8]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[8]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[12]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[12]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[14]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[14]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[23]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter|counter[23]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Register.State_count_stride                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Register.State_count_stride~DUPLICATE                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Register.State_count_w_colums                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Register.State_count_w_colums~DUPLICATE                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_OEN:OneDConvOe|Start_Rutine                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_OEN:OneDConvOe|Start_Rutine~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|COUNTER_NEXT_ROW:CounterNextRow|counter[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|COUNTER_NEXT_ROW:CounterNextRow|counter[0]~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[2]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[2]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[3]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_NEG:Counter_Dmux|counter[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_NEG:Counter_Dmux|counter[1]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_NEG:Counter_Dmux|counter[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_NEG:Counter_Dmux|counter[2]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_OFFSET_NEG:Counter_Ram|counter[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_OFFSET_NEG:Counter_Ram|counter[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_OFFSET_NEG:Counter_Ram|counter[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_OFFSET_NEG:Counter_Ram|counter[5]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_loading_weights                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_loading_weights~DUPLICATE                                                                                                                                          ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_reset                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_reset~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|SIMPLE_COUNTER:Counter_Bus|counter[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|SIMPLE_COUNTER:Counter_Bus|counter[2]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[5][0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[5][0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[8][0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[8][0]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[9][2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[9][2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[10][1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[10][1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[10][2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[10][2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[11][0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[11][0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[15][2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[15][2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[17][2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[17][2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[18][0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[18][0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[23][1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[23][1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[24][0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[24][0]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[29][1]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[29][1]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[29][2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[29][2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[32][2]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Select[32][2]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                        ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                        ;                  ;                       ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cnn_accelerator_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cnn_accelerator_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_d_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_d_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                                    ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~DUPLICATE                                                   ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~DUPLICATE                                                   ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~DUPLICATE                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                  ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                ;                  ;                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 10536 ) ; 0.00 % ( 0 / 10536 )       ; 0.00 % ( 0 / 10536 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 10536 ) ; 0.00 % ( 0 / 10536 )       ; 0.00 % ( 0 / 10536 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 10332 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 195 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/output_files/nios_sys.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,099 / 15,880        ; 20 %  ;
; ALMs needed [=A-B+C]                                        ; 3,099                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,435 / 15,880        ; 22 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,388                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,381                 ;       ;
;         [c] ALMs used for registers                         ; 666                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 388 / 15,880          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 52 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 52                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 473 / 1,588           ; 30 %  ;
;     -- Logic LABs                                           ; 473                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,948                 ;       ;
;     -- 7 input functions                                    ; 14                    ;       ;
;     -- 6 input functions                                    ; 643                   ;       ;
;     -- 5 input functions                                    ; 1,228                 ;       ;
;     -- 4 input functions                                    ; 513                   ;       ;
;     -- <=3 input functions                                  ; 2,550                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 872                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,293                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 4,108 / 31,760        ; 13 %  ;
;         -- Secondary logic registers                        ; 185 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 4,120                 ;       ;
;         -- Routing optimization registers                   ; 173                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 6 / 314               ; 2 %   ;
;     -- Clock pins                                           ; 1 / 6                 ; 17 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 182 / 270             ; 67 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,286,064 / 2,764,800 ; 47 %  ;
; Total block memory implementation bits                      ; 1,863,680 / 2,764,800 ; 67 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 41 / 84               ; 49 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
;     -- Global clocks                                        ; 1 / 16                ; 6 %   ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 10.7% / 10.7% / 10.7% ;       ;
; Peak interconnect usage (total/H/V)                         ; 19.4% / 21.0% / 18.2% ;       ;
; Maximum fan-out                                             ; 4415                  ;       ;
; Highest non-global fan-out                                  ; 578                   ;       ;
; Total fan-out                                               ; 42953                 ;       ;
; Average fan-out                                             ; 4.15                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3030 / 15880 ( 19 % ) ; 69 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 3030                  ; 69                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3359 / 15880 ( 21 % ) ; 76 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1361                  ; 27                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1345                  ; 36                   ; 0                              ;
;         [c] ALMs used for registers                         ; 653                   ; 13                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 381 / 15880 ( 2 % )   ; 7 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 52 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )    ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 52                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 464 / 1588 ( 29 % )   ; 12 / 1588 ( < 1 % )  ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 464                   ; 12                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 4836                  ; 112                  ; 0                              ;
;     -- 7 input functions                                    ; 12                    ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 620                   ; 23                   ; 0                              ;
;     -- 5 input functions                                    ; 1204                  ; 24                   ; 0                              ;
;     -- 4 input functions                                    ; 498                   ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 2502                  ; 48                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 864                   ; 8                    ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 4028 / 31760 ( 13 % ) ; 80 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 181 / 31760 ( < 1 % ) ; 4 / 31760 ( < 1 % )  ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 4037                  ; 83                   ; 0                              ;
;         -- Routing optimization registers                   ; 172                   ; 1                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 6                     ; 0                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                    ; 0                              ;
; Total block memory bits                                     ; 1286064               ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 1863680               ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 182 / 270 ( 67 % )    ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 41 / 84 ( 48 % )      ; 0 / 84 ( 0 % )       ; 0 / 84 ( 0 % )                 ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 299                   ; 127                  ; 1                              ;
;     -- Registered Input Connections                         ; 148                   ; 92                   ; 0                              ;
;     -- Output Connections                                   ; 6                     ; 201                  ; 220                            ;
;     -- Registered Output Connections                        ; 4                     ; 201                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 45524                 ; 914                  ; 229                            ;
;     -- Registered Connections                               ; 15732                 ; 698                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 0                     ; 205                  ; 100                            ;
;     -- sld_hub:auto_hub                                     ; 205                   ; 2                    ; 121                            ;
;     -- hard_block:auto_generated_inst                       ; 100                   ; 121                  ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 42                    ; 62                   ; 4                              ;
;     -- Output Ports                                         ; 7                     ; 79                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 40                   ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 2                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 47                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 52                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 59                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; V11   ; 3B       ; 15           ; 0            ; 0            ; 4418                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY0         ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]        ; L10   ; 8A       ; 4            ; 61           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]        ; L9    ; 8A       ; 4            ; 61           ; 17           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]        ; H6    ; 8A       ; 4            ; 61           ; 34           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED0 ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 32 ( 3 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 1 / 68 ( 1 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 1 / 16 ( 6 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 3 / 13 ( 23 % ) ; 3.3V          ; --           ; 3.3V          ;
+----------+-----------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage         ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA5      ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                  ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA25     ;            ;                ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AB24     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1       ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD1      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD6      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0 ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A              ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE16     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE18     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF24     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG1      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG7      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG17     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AG27     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH10     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH15     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY0                   ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH20     ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B1       ;            ;                ; GND                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B7       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B13      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; B22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; B25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; B27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; C22      ; 302        ; 7A             ; ^HPS_TRST              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                 ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0              ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS    ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0              ;        ;              ;                     ; --           ;                 ; no       ; Off          ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E12      ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; E27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H6       ; 421        ; 8A             ; SW[2]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 431        ; 9A             ; ^nSTATUS               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; H18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS             ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS         ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K9       ; 436        ; 9A             ; ^MSEL4                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; K19      ; 301        ; 7A             ; ^HPS_TCK               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; L9       ; 422        ; 8A             ; SW[1]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 420        ; 8A             ; SW[0]                  ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS          ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; P27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T9       ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; T14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U17      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; U26      ;            ; --             ; VCC                    ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50           ; input  ; 3.3-V LVTTL  ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; V14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V26      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W1       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL              ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi    ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; W15      ; 177        ; 5A             ; LED0                   ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS            ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y1       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                    ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo    ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                 ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y12      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y14      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT         ;        ;              ;                     ; Column I/O   ;                 ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y20      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                    ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT         ;        ;              ;                     ; Row I/O      ;                 ; no       ; Off          ;
+----------+------------+----------------+------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LED0     ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |NIOS_SYS                                                                                                                               ; 3098.5 (0.5)         ; 3435.0 (0.5)                     ; 388.5 (0.0)                                       ; 52.0 (0.0)                       ; 0.0 (0.0)            ; 4948 (1)            ; 4293 (0)                  ; 0 (0)         ; 1286064           ; 182   ; 41         ; 6    ; 0            ; |NIOS_SYS                                                                                                                                                                                                                                                                                                                                                                                                                                        ; NIOS_SYS                                            ; work         ;
;    |nios_system:u0|                                                                                                                     ; 3029.5 (0.0)         ; 3358.5 (0.0)                     ; 381.0 (0.0)                                       ; 52.0 (0.0)                       ; 0.0 (0.0)            ; 4835 (0)            ; 4209 (0)                  ; 0 (0)         ; 1286064           ; 182   ; 41         ; 0    ; 0            ; |NIOS_SYS|nios_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios_system                                         ; nios_system  ;
;       |ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|                                                                           ; 2356.5 (0.0)         ; 2594.0 (0.0)                     ; 282.5 (0.0)                                       ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 3719 (0)            ; 3351 (0)                  ; 0 (0)         ; 1209264           ; 169   ; 41         ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0                                                                                                                                                                                                                                                                                                                                                                   ; ACCELERATOR_AVALON_INTERFACE                        ; nios_system  ;
;          |ACCELERATOR:Cnn_Accelerator|                                                                                                  ; 2356.5 (0.0)         ; 2594.0 (0.0)                     ; 282.5 (0.0)                                       ; 45.0 (0.0)                       ; 0.0 (0.0)            ; 3719 (0)            ; 3351 (0)                  ; 0 (0)         ; 1209264           ; 169   ; 41         ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator                                                                                                                                                                                                                                                                                                                                       ; ACCELERATOR                                         ; nios_system  ;
;             |ADDER:Adder|                                                                                                               ; 29.7 (8.8)           ; 30.3 (8.0)                       ; 1.7 (0.0)                                         ; 1.0 (0.8)                        ; 0.0 (0.0)            ; 53 (16)             ; 41 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|ADDER:Adder                                                                                                                                                                                                                                                                                                                           ; ADDER                                               ; nios_system  ;
;                |ADDER_STATEMACHINE:Adder_Statemachine|                                                                                  ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|ADDER:Adder|ADDER_STATEMACHINE:Adder_Statemachine                                                                                                                                                                                                                                                                                     ; ADDER_STATEMACHINE                                  ; nios_system  ;
;                |SIMPLE_COUNTER:Simple_Counter|                                                                                          ; 17.7 (17.7)          ; 19.0 (19.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|ADDER:Adder|SIMPLE_COUNTER:Simple_Counter                                                                                                                                                                                                                                                                                             ; SIMPLE_COUNTER                                      ; nios_system  ;
;             |CALC_UNIT:Calc_Unit|                                                                                                       ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 5          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit                                                                                                                                                                                                                                                                                                                   ; CALC_UNIT                                           ; nios_system  ;
;             |DEMUX_1_2:Demux_1_2|                                                                                                       ; 16.0 (16.0)          ; 17.0 (17.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|DEMUX_1_2:Demux_1_2                                                                                                                                                                                                                                                                                                                   ; DEMUX_1_2                                           ; nios_system  ;
;             |FIFO:Ofifo0|                                                                                                               ; 26.0 (26.0)          ; 27.8 (27.8)                      ; 3.2 (3.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 56 (56)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo1|                                                                                                               ; 25.4 (25.4)          ; 28.8 (28.8)                      ; 4.4 (4.4)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo10|                                                                                                              ; 25.4 (25.4)          ; 27.3 (27.3)                      ; 2.9 (2.9)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo11|                                                                                                              ; 24.9 (24.9)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo12|                                                                                                              ; 25.8 (25.8)          ; 27.8 (27.8)                      ; 3.3 (3.3)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo13|                                                                                                              ; 24.9 (24.9)          ; 28.2 (28.2)                      ; 3.7 (3.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 58 (58)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo14|                                                                                                              ; 24.9 (24.9)          ; 27.7 (27.7)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo15|                                                                                                              ; 24.4 (24.4)          ; 27.8 (27.8)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo16|                                                                                                              ; 24.4 (24.4)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 58 (58)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo17|                                                                                                              ; 24.4 (24.4)          ; 27.8 (27.8)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo18|                                                                                                              ; 24.8 (24.8)          ; 28.2 (28.2)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 56 (56)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo19|                                                                                                              ; 24.9 (24.9)          ; 28.2 (28.2)                      ; 3.8 (3.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 57 (57)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo2|                                                                                                               ; 25.6 (25.6)          ; 28.3 (28.3)                      ; 3.8 (3.8)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo20|                                                                                                              ; 24.4 (24.4)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo21|                                                                                                              ; 24.9 (24.9)          ; 27.7 (27.7)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo22|                                                                                                              ; 25.3 (25.3)          ; 27.8 (27.8)                      ; 3.1 (3.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo23|                                                                                                              ; 24.9 (24.9)          ; 28.3 (28.3)                      ; 3.9 (3.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 56 (56)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo24|                                                                                                              ; 24.4 (24.4)          ; 27.5 (27.5)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 53 (53)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo25|                                                                                                              ; 24.4 (24.4)          ; 27.2 (27.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo26|                                                                                                              ; 25.1 (25.1)          ; 28.2 (28.2)                      ; 3.7 (3.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo27|                                                                                                              ; 25.2 (25.2)          ; 27.8 (27.8)                      ; 3.3 (3.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo28|                                                                                                              ; 25.0 (25.0)          ; 27.5 (27.5)                      ; 3.0 (3.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo29|                                                                                                              ; 25.2 (25.2)          ; 27.8 (27.8)                      ; 3.1 (3.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 58 (58)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo3|                                                                                                               ; 25.0 (25.0)          ; 25.5 (25.5)                      ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo30|                                                                                                              ; 24.5 (24.5)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo31|                                                                                                              ; 24.8 (24.8)          ; 29.5 (29.5)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo32|                                                                                                              ; 25.1 (25.1)          ; 28.5 (28.5)                      ; 3.9 (3.9)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo33|                                                                                                              ; 24.4 (24.4)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 57 (57)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo34|                                                                                                              ; 24.2 (24.2)          ; 26.2 (26.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo35|                                                                                                              ; 24.7 (24.7)          ; 28.9 (28.9)                      ; 4.4 (4.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 25 (25)             ; 57 (57)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35                                                                                                                                                                                                                                                                                                                          ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo4|                                                                                                               ; 25.0 (25.0)          ; 27.7 (27.7)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo5|                                                                                                               ; 24.5 (24.5)          ; 28.0 (28.0)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 25 (25)             ; 58 (58)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo6|                                                                                                               ; 25.0 (25.0)          ; 28.0 (28.0)                      ; 3.5 (3.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 60 (60)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo7|                                                                                                               ; 25.0 (25.0)          ; 27.7 (27.7)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 55 (55)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo8|                                                                                                               ; 25.0 (25.0)          ; 28.5 (28.5)                      ; 4.0 (4.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 56 (56)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |FIFO:Ofifo9|                                                                                                               ; 25.2 (25.2)          ; 27.2 (27.2)                      ; 2.5 (2.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 54 (54)                   ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9                                                                                                                                                                                                                                                                                                                           ; FIFO                                                ; nios_system  ;
;                |altsyncram:Fifo_Array_rtl_0|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|altsyncram:Fifo_Array_rtl_0                                                                                                                                                                                                                                                                                               ; altsyncram                                          ; work         ;
;                   |altsyncram_frk1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11520             ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_frk1                                     ; work         ;
;             |MAIN_STM:Main_Stm|                                                                                                         ; 12.7 (12.7)          ; 12.7 (12.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm                                                                                                                                                                                                                                                                                                                     ; MAIN_STM                                            ; nios_system  ;
;             |MEMORIES_CHANNEL:Memories_Channel|                                                                                         ; 135.0 (0.0)          ; 171.0 (0.0)                      ; 38.0 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 252 (0)             ; 255 (0)                   ; 0 (0)         ; 786432            ; 96    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel                                                                                                                                                                                                                                                                                                     ; MEMORIES_CHANNEL                                    ; nios_system  ;
;                |CHANNEL_MEM:Chmem1|                                                                                                     ; 47.9 (42.7)          ; 57.5 (52.1)                      ; 9.7 (9.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 83 (65)             ; 94 (93)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1                                                                                                                                                                                                                                                                                  ; CHANNEL_MEM                                         ; nios_system  ;
;                   |altsyncram:Ram_Array_rtl_0|                                                                                          ; 5.2 (0.0)            ; 5.4 (0.0)                        ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                      |altsyncram_4gn1:auto_generated|                                                                                   ; 5.2 (0.1)            ; 5.4 (0.2)                        ; 0.3 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (1)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated                                                                                                                                                                                                                        ; altsyncram_4gn1                                     ; work         ;
;                         |decode_5la:decode2|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2                                                                                                                                                                                                     ; decode_5la                                          ; work         ;
;                         |mux_4hb:mux3|                                                                                                  ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                           ; mux_4hb                                             ; work         ;
;                |CHANNEL_MEM:Chmem2|                                                                                                     ; 34.3 (28.6)          ; 45.8 (39.7)                      ; 11.6 (11.1)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 55 (37)             ; 77 (76)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2                                                                                                                                                                                                                                                                                  ; CHANNEL_MEM                                         ; nios_system  ;
;                   |altsyncram:Ram_Array_rtl_0|                                                                                          ; 5.7 (0.0)            ; 6.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                      |altsyncram_4gn1:auto_generated|                                                                                   ; 5.7 (0.4)            ; 6.2 (0.5)                        ; 0.5 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (1)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated                                                                                                                                                                                                                        ; altsyncram_4gn1                                     ; work         ;
;                         |decode_5la:decode2|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2                                                                                                                                                                                                     ; decode_5la                                          ; work         ;
;                         |mux_4hb:mux3|                                                                                                  ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                           ; mux_4hb                                             ; work         ;
;                |CHANNEL_MEM:Chmem3|                                                                                                     ; 35.2 (29.5)          ; 43.8 (38.0)                      ; 10.4 (9.6)                                        ; 1.8 (1.1)                        ; 0.0 (0.0)            ; 55 (37)             ; 77 (76)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3                                                                                                                                                                                                                                                                                  ; CHANNEL_MEM                                         ; nios_system  ;
;                   |altsyncram:Ram_Array_rtl_0|                                                                                          ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0                                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                      |altsyncram_4gn1:auto_generated|                                                                                   ; 5.8 (-0.1)           ; 5.8 (0.5)                        ; 0.8 (0.7)                                         ; 0.8 (0.1)                        ; 0.0 (0.0)            ; 18 (0)              ; 1 (1)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated                                                                                                                                                                                                                        ; altsyncram_4gn1                                     ; work         ;
;                         |decode_5la:decode2|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2                                                                                                                                                                                                     ; decode_5la                                          ; work         ;
;                         |mux_4hb:mux3|                                                                                                  ; 4.9 (4.9)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|mux_4hb:mux3                                                                                                                                                                                                           ; mux_4hb                                             ; work         ;
;                |COUNTER_CH:Counter_Ch|                                                                                                  ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|COUNTER_CH:Counter_Ch                                                                                                                                                                                                                                                                               ; COUNTER_CH                                          ; nios_system  ;
;                |DEMUX_1_3:Demux_Data|                                                                                                   ; 12.0 (12.0)          ; 17.5 (17.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|DEMUX_1_3:Demux_Data                                                                                                                                                                                                                                                                                ; DEMUX_1_3                                           ; nios_system  ;
;                |DEMUX_1_3:Demux_We|                                                                                                     ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|DEMUX_1_3:Demux_We                                                                                                                                                                                                                                                                                  ; DEMUX_1_3                                           ; nios_system  ;
;                |MEMCH_STATEMACHINE:Memch_Statemachine|                                                                                  ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|MEMCH_STATEMACHINE:Memch_Statemachine                                                                                                                                                                                                                                                               ; MEMCH_STATEMACHINE                                  ; nios_system  ;
;             |MUXDC:Muxdc|                                                                                                               ; 46.7 (24.7)          ; 50.0 (27.3)                      ; 3.3 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (49)             ; 65 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc                                                                                                                                                                                                                                                                                                                           ; MUXDC                                               ; nios_system  ;
;                |COUNTER_POS:Counter_W_Col|                                                                                              ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|COUNTER_POS:Counter_W_Col                                                                                                                                                                                                                                                                                                 ; COUNTER_POS                                         ; nios_system  ;
;                |MUXDC_STATEMACHINE:Muxdc_Statemachine|                                                                                  ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|MUXDC_STATEMACHINE:Muxdc_Statemachine                                                                                                                                                                                                                                                                                     ; MUXDC_STATEMACHINE                                  ; nios_system  ;
;                |SIMPLE_COUNTER:Counter_Bus|                                                                                             ; 6.2 (6.2)            ; 6.3 (6.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_Bus                                                                                                                                                                                                                                                                                                ; SIMPLE_COUNTER                                      ; nios_system  ;
;                |SIMPLE_COUNTER:Counter_W_Size|                                                                                          ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|SIMPLE_COUNTER:Counter_W_Size                                                                                                                                                                                                                                                                                             ; SIMPLE_COUNTER                                      ; nios_system  ;
;             |MUX_169:Mux169|                                                                                                            ; 201.4 (201.4)        ; 194.2 (194.2)                    ; 0.0 (0.0)                                         ; 7.1 (7.1)                        ; 0.0 (0.0)            ; 214 (214)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_169:Mux169                                                                                                                                                                                                                                                                                                                        ; MUX_169                                             ; nios_system  ;
;             |MUX_2_1:Mux0|                                                                                                              ; 4.2 (4.2)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux0                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux1|                                                                                                              ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux1                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux10|                                                                                                             ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux10                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux11|                                                                                                             ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux11                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux12|                                                                                                             ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux12                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux13|                                                                                                             ; 4.5 (4.5)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux13                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux14|                                                                                                             ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux14                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux15|                                                                                                             ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux15                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux16|                                                                                                             ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux16                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux17|                                                                                                             ; 4.2 (4.2)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux17                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux18|                                                                                                             ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux18                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux19|                                                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux19                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux2|                                                                                                              ; 4.5 (4.5)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux2                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux20|                                                                                                             ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux20                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux21|                                                                                                             ; 4.7 (4.7)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux21                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux22|                                                                                                             ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux22                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux23|                                                                                                             ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux23                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux24|                                                                                                             ; 4.7 (4.7)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux24                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux25|                                                                                                             ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux25                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux26|                                                                                                             ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux26                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux27|                                                                                                             ; 4.2 (4.2)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux27                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux28|                                                                                                             ; 4.0 (4.0)            ; 5.3 (5.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux28                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux29|                                                                                                             ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux29                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux3|                                                                                                              ; 4.5 (4.5)            ; 5.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux3                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux30|                                                                                                             ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux30                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux31|                                                                                                             ; 4.2 (4.2)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux31                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux32|                                                                                                             ; 4.0 (4.0)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux32                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux33|                                                                                                             ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux33                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux34|                                                                                                             ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux34                                                                                                                                                                                                                                                                                                                         ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux4|                                                                                                              ; 4.5 (4.5)            ; 5.7 (5.7)                        ; 1.7 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux4                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux5|                                                                                                              ; 4.2 (4.2)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux5                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux6|                                                                                                              ; 4.2 (4.2)            ; 5.6 (5.6)                        ; 1.6 (1.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux6                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux7|                                                                                                              ; 4.5 (4.5)            ; 6.3 (6.3)                        ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux7                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux8|                                                                                                              ; 4.5 (4.5)            ; 5.5 (5.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux8                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |MUX_2_1:Mux9|                                                                                                              ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUX_2_1:Mux9                                                                                                                                                                                                                                                                                                                          ; MUX_2_1                                             ; nios_system  ;
;             |OFMI:Ofmi|                                                                                                                 ; 76.5 (15.0)          ; 76.5 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (30)            ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi                                                                                                                                                                                                                                                                                                                             ; OFMI                                                ; nios_system  ;
;                |COUNTER_OFFSET_POS:Counter|                                                                                             ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|COUNTER_OFFSET_POS:Counter                                                                                                                                                                                                                                                                                                  ; COUNTER_OFFSET_POS                                  ; nios_system  ;
;                |OFMI_STATEMACHINE:Ofmi_Statemachine|                                                                                    ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine                                                                                                                                                                                                                                                                                         ; OFMI_STATEMACHINE                                   ; nios_system  ;
;             |OMDC:Omdc|                                                                                                                 ; 125.8 (0.5)          ; 127.5 (0.5)                      ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 225 (1)             ; 133 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc                                                                                                                                                                                                                                                                                                                             ; OMDC                                                ; nios_system  ;
;                |COUNTER_LOAD_NEG:Counter_Eqst|                                                                                          ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_LOAD_NEG:Counter_Eqst                                                                                                                                                                                                                                                                                               ; COUNTER_LOAD_NEG                                    ; nios_system  ;
;                |COUNTER_POS:Counter_Crow|                                                                                               ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Crow                                                                                                                                                                                                                                                                                                    ; COUNTER_POS                                         ; nios_system  ;
;                |COUNTER_POS:Counter_Eqcif|                                                                                              ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcif                                                                                                                                                                                                                                                                                                   ; COUNTER_POS                                         ; nios_system  ;
;                |COUNTER_POS:Counter_Eqcw|                                                                                               ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcw                                                                                                                                                                                                                                                                                                    ; COUNTER_POS                                         ; nios_system  ;
;                |OMDC_STATEMACHINE:Omdc_Statemachine|                                                                                    ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine                                                                                                                                                                                                                                                                                         ; OMDC_STATEMACHINE                                   ; nios_system  ;
;                |ONEDCONV:OneDConv0|                                                                                                     ; 42.0 (6.8)           ; 42.5 (6.8)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (10)             ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0                                                                                                                                                                                                                                                                                                          ; ONEDCONV                                            ; nios_system  ;
;                   |COUNTER_NEXT_ROW:CounterNextRow|                                                                                     ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|COUNTER_NEXT_ROW:CounterNextRow                                                                                                                                                                                                                                                                          ; COUNTER_NEXT_ROW                                    ; nios_system  ;
;                   |ONEDCONV_OEN:OneDConvOe|                                                                                             ; 16.3 (16.3)          ; 16.8 (16.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_OEN:OneDConvOe                                                                                                                                                                                                                                                                                  ; ONEDCONV_OEN                                        ; nios_system  ;
;                   |ONEDCONV_SET_EN:OneDConvSetEn|                                                                                       ; 11.5 (11.5)          ; 11.5 (11.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_SET_EN:OneDConvSetEn                                                                                                                                                                                                                                                                            ; ONEDCONV_SET_EN                                     ; nios_system  ;
;                   |ONEDCONV_STATEMACHINE:State_Machine|                                                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_STATEMACHINE:State_Machine                                                                                                                                                                                                                                                                      ; ONEDCONV_STATEMACHINE                               ; nios_system  ;
;                   |SET_CLR:Set_Clr|                                                                                                     ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|SET_CLR:Set_Clr                                                                                                                                                                                                                                                                                          ; SET_CLR                                             ; nios_system  ;
;                |ONEDCONV:OneDConv1|                                                                                                     ; 45.8 (7.2)           ; 46.0 (7.2)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (13)             ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1                                                                                                                                                                                                                                                                                                          ; ONEDCONV                                            ; nios_system  ;
;                   |COUNTER_NEXT_ROW:CounterNextRow|                                                                                     ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|COUNTER_NEXT_ROW:CounterNextRow                                                                                                                                                                                                                                                                          ; COUNTER_NEXT_ROW                                    ; nios_system  ;
;                   |ONEDCONV_OEN:OneDConvOe|                                                                                             ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe                                                                                                                                                                                                                                                                                  ; ONEDCONV_OEN                                        ; nios_system  ;
;                   |ONEDCONV_SET_EN:OneDConvSetEn|                                                                                       ; 12.0 (12.0)          ; 12.7 (12.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_SET_EN:OneDConvSetEn                                                                                                                                                                                                                                                                            ; ONEDCONV_SET_EN                                     ; nios_system  ;
;                   |SET_CLR:Set_Clr|                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|SET_CLR:Set_Clr                                                                                                                                                                                                                                                                                          ; SET_CLR                                             ; nios_system  ;
;             |OWMC:Owmc|                                                                                                                 ; 41.8 (3.0)           ; 42.5 (3.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (6)              ; 40 (0)                    ; 0 (0)         ; 8112              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc                                                                                                                                                                                                                                                                                                                             ; OWMC                                                ; nios_system  ;
;                |COUNTER_NEG:Counter_Dmux|                                                                                               ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_NEG:Counter_Dmux                                                                                                                                                                                                                                                                                                    ; COUNTER_NEG                                         ; nios_system  ;
;                |COUNTER_OFFSET_NEG:Counter_Ram|                                                                                         ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|COUNTER_OFFSET_NEG:Counter_Ram                                                                                                                                                                                                                                                                                              ; COUNTER_OFFSET_NEG                                  ; nios_system  ;
;                |OFFSET_ADDER:Offset_Adder|                                                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OFFSET_ADDER:Offset_Adder                                                                                                                                                                                                                                                                                                   ; OFFSET_ADDER                                        ; nios_system  ;
;                |OWMC_STATEMACHINE:Owmc_Statemachine|                                                                                    ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine                                                                                                                                                                                                                                                                                         ; OWMC_STATEMACHINE                                   ; nios_system  ;
;                |RAM:OWM|                                                                                                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 8112              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|RAM:OWM                                                                                                                                                                                                                                                                                                                     ; RAM                                                 ; nios_system  ;
;                   |altsyncram:Ram_Array_rtl_0|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8112              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|RAM:OWM|altsyncram:Ram_Array_rtl_0                                                                                                                                                                                                                                                                                          ; altsyncram                                          ; work         ;
;                      |altsyncram_o6n1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8112              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|RAM:OWM|altsyncram:Ram_Array_rtl_0|altsyncram_o6n1:auto_generated                                                                                                                                                                                                                                                           ; altsyncram_o6n1                                     ; work         ;
;             |PE:Pe0|                                                                                                                    ; 8.2 (4.0)            ; 10.2 (5.9)                       ; 2.2 (1.9)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe1|                                                                                                                    ; 8.1 (4.1)            ; 10.0 (5.3)                       ; 1.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe10|                                                                                                                   ; 8.6 (4.1)            ; 10.0 (5.8)                       ; 1.9 (1.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe11|                                                                                                                   ; 8.3 (4.1)            ; 9.8 (5.7)                        ; 1.8 (1.6)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe12|                                                                                                                   ; 8.5 (4.0)            ; 10.2 (5.8)                       ; 2.2 (1.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe13|                                                                                                                   ; 8.6 (4.1)            ; 9.8 (5.8)                        ; 1.8 (1.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe14|                                                                                                                   ; 8.6 (4.1)            ; 10.1 (6.1)                       ; 2.0 (2.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe15|                                                                                                                   ; 8.1 (4.1)            ; 9.8 (5.5)                        ; 1.7 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe16|                                                                                                                   ; 8.1 (4.1)            ; 9.5 (5.3)                        ; 1.4 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe17|                                                                                                                   ; 8.3 (4.1)            ; 9.8 (5.8)                        ; 1.8 (1.8)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe18|                                                                                                                   ; 8.2 (3.8)            ; 9.7 (5.5)                        ; 1.9 (1.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe19|                                                                                                                   ; 8.6 (4.1)            ; 10.3 (6.2)                       ; 2.2 (2.1)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe2|                                                                                                                    ; 8.5 (4.0)            ; 10.5 (6.2)                       ; 2.5 (2.2)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe20|                                                                                                                   ; 8.1 (4.1)            ; 9.7 (5.3)                        ; 1.6 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe21|                                                                                                                   ; 8.5 (4.1)            ; 9.8 (5.7)                        ; 1.6 (1.6)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.4 (4.4)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe22|                                                                                                                   ; 8.0 (3.8)            ; 9.5 (5.2)                        ; 1.8 (1.4)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe23|                                                                                                                   ; 8.3 (4.0)            ; 8.5 (4.0)                        ; 0.4 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe24|                                                                                                                   ; 8.5 (4.1)            ; 9.5 (5.3)                        ; 1.2 (1.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.4 (4.4)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe25|                                                                                                                   ; 8.2 (4.1)            ; 9.2 (4.8)                        ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe26|                                                                                                                   ; 8.2 (4.0)            ; 10.0 (5.7)                       ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe27|                                                                                                                   ; 8.2 (4.0)            ; 10.0 (5.7)                       ; 2.0 (1.7)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe28|                                                                                                                   ; 8.0 (4.0)            ; 10.5 (6.2)                       ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe29|                                                                                                                   ; 8.0 (3.8)            ; 9.7 (5.3)                        ; 1.9 (1.6)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe3|                                                                                                                    ; 8.5 (4.0)            ; 8.5 (4.2)                        ; 0.5 (0.2)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe30|                                                                                                                   ; 8.6 (4.1)            ; 9.8 (5.7)                        ; 1.8 (1.6)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe31|                                                                                                                   ; 8.0 (3.8)            ; 10.3 (5.7)                       ; 2.6 (1.9)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe32|                                                                                                                   ; 8.2 (4.2)            ; 10.0 (5.3)                       ; 1.9 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe33|                                                                                                                   ; 8.3 (4.1)            ; 9.0 (4.5)                        ; 0.9 (0.4)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe34|                                                                                                                   ; 8.0 (4.0)            ; 9.0 (5.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe35|                                                                                                                   ; 4.2 (4.2)            ; 10.8 (5.3)                       ; 6.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35                                                                                                                                                                                                                                                                                                                               ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 0.0 (0.0)            ; 5.5 (5.5)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                               ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe4|                                                                                                                    ; 8.5 (4.0)            ; 10.3 (6.0)                       ; 2.3 (2.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe5|                                                                                                                    ; 8.3 (4.1)            ; 10.0 (6.0)                       ; 1.9 (1.9)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe6|                                                                                                                    ; 8.2 (4.0)            ; 10.1 (5.4)                       ; 2.1 (1.4)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.7 (0.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe7|                                                                                                                    ; 8.5 (4.0)            ; 10.0 (5.7)                       ; 2.0 (1.7)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe8|                                                                                                                    ; 8.5 (4.0)            ; 10.0 (5.7)                       ; 2.0 (1.7)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.5 (4.5)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PE:Pe9|                                                                                                                    ; 8.0 (3.8)            ; 10.0 (5.8)                       ; 2.2 (2.1)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9                                                                                                                                                                                                                                                                                                                                ; PE                                                  ; nios_system  ;
;                |OUT_REG:Out_Reg|                                                                                                        ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|OUT_REG:Out_Reg                                                                                                                                                                                                                                                                                                                ; OUT_REG                                             ; nios_system  ;
;             |PEDC:Pedc|                                                                                                                 ; 1.3 (0.3)            ; 1.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc                                                                                                                                                                                                                                                                                                                             ; PEDC                                                ; nios_system  ;
;                |PEDC_STATEMACHINE:Pedc_Statemachine|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_STATEMACHINE:Pedc_Statemachine                                                                                                                                                                                                                                                                                         ; PEDC_STATEMACHINE                                   ; nios_system  ;
;             |RBUS:Rbus|                                                                                                                 ; 269.0 (244.0)        ; 289.3 (263.6)                    ; 20.6 (19.9)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 484 (440)           ; 191 (159)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus                                                                                                                                                                                                                                                                                                                             ; RBUS                                                ; nios_system  ;
;                |COUNTER_POS:Counter_Input|                                                                                              ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|COUNTER_POS:Counter_Input                                                                                                                                                                                                                                                                                                   ; COUNTER_POS                                         ; nios_system  ;
;                |COUNTER_POS:Counter_W_Col|                                                                                              ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|COUNTER_POS:Counter_W_Col                                                                                                                                                                                                                                                                                                   ; COUNTER_POS                                         ; nios_system  ;
;                |RBUS_STATEMACHINE:Rbus_Statemachine|                                                                                    ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_STATEMACHINE:Rbus_Statemachine                                                                                                                                                                                                                                                                                         ; RBUS_STATEMACHINE                                   ; nios_system  ;
;                |SIMPLE_COUNTER:Counter_Bus|                                                                                             ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|SIMPLE_COUNTER:Counter_Bus                                                                                                                                                                                                                                                                                                  ; SIMPLE_COUNTER                                      ; nios_system  ;
;                |SIMPLE_COUNTER:Counter_W_Size|                                                                                          ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|SIMPLE_COUNTER:Counter_W_Size                                                                                                                                                                                                                                                                                               ; SIMPLE_COUNTER                                      ; nios_system  ;
;             |WREG:Wreg0|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg1|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg10|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg11|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg12|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg13|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg14|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg15|                                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg16|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg17|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg18|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg19|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg2|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg20|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg21|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg22|                                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg23|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg24|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg25|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg26|                                                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg27|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg28|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg29|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg3|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg30|                                                                                                               ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg31|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg32|                                                                                                               ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg33|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg34|                                                                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg35|                                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35                                                                                                                                                                                                                                                                                                                           ; WREG                                                ; nios_system  ;
;             |WREG:Wreg4|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg5|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg6|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg7|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg8|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;             |WREG:Wreg9|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9                                                                                                                                                                                                                                                                                                                            ; WREG                                                ; nios_system  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; nios_system  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 2.6 (2.1)            ; 8.4 (4.9)                        ; 5.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.7 (1.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; nios_system  ;
;       |nios_system_jtag_uart_0:jtag_uart_0|                                                                                             ; 60.8 (16.1)          ; 74.7 (16.7)                      ; 13.9 (0.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (35)            ; 111 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                     ; nios_system_jtag_uart_0                             ; nios_system  ;
;          |alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|                                                                  ; 19.6 (19.6)          ; 32.7 (32.7)                      ; 13.2 (13.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                   ; work         ;
;          |nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|                                                        ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                               ; nios_system_jtag_uart_0_scfifo_r                    ; nios_system  ;
;             |scfifo:rfifo|                                                                                                              ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_3291                                         ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_5771                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.2 (3.2)            ; 6.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                     ; cntr_vg7                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                          ; altsyncram_7pu1                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                            ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                  ; cntr_jgb                                            ; work         ;
;          |nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|                                                        ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                               ; nios_system_jtag_uart_0_scfifo_w                    ; nios_system  ;
;             |scfifo:wfifo|                                                                                                              ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_3291                                         ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.8 (0.0)           ; 13.0 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_5771                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.8 (3.8)            ; 7.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                     ; cntr_vg7                                            ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                          ; altsyncram_7pu1                                     ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                            ; cntr_jgb                                            ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                  ; cntr_jgb                                            ; work         ;
;       |nios_system_mm_interconnect_1:mm_interconnect_1|                                                                                 ; 161.5 (0.0)          ; 163.5 (0.0)                      ; 2.5 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 296 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                         ; nios_system_mm_interconnect_1                       ; nios_system  ;
;          |altera_avalon_sc_fifo:cnn_accelerator_avalon_0_avalon_slave_0_agent_rsp_fifo|                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cnn_accelerator_avalon_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                               ; nios_system  ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; nios_system  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; nios_system  ;
;          |altera_avalon_sc_fifo:onchip_d_memory_s1_agent_rsp_fifo|                                                                      ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_d_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; nios_system  ;
;          |altera_avalon_sc_fifo:onchip_ir_memory_s1_agent_rsp_fifo|                                                                     ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ir_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; nios_system  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; -0.2 (-0.2)          ; 0.2 (0.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; nios_system  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; nios_system  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; nios_system  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; nios_system  ;
;          |altera_merlin_slave_agent:cnn_accelerator_avalon_0_avalon_slave_0_agent|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:cnn_accelerator_avalon_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                           ; nios_system  ;
;          |altera_merlin_slave_translator:cnn_accelerator_avalon_0_avalon_slave_0_translator|                                            ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cnn_accelerator_avalon_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                      ; nios_system  ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; nios_system  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; nios_system  ;
;          |altera_merlin_slave_translator:onchip_d_memory_s1_translator|                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_d_memory_s1_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; nios_system  ;
;          |altera_merlin_slave_translator:onchip_ir_memory_s1_translator|                                                                ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_ir_memory_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                            ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; nios_system_mm_interconnect_1_cmd_demux             ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                    ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; nios_system_mm_interconnect_1_cmd_demux_001         ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|                                                                        ; 7.8 (6.2)            ; 7.8 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (7)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_system_mm_interconnect_1_cmd_mux_001           ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|                                                                        ; 19.3 (17.3)          ; 19.3 (17.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                   ; nios_system_mm_interconnect_1_cmd_mux_001           ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|                                                                        ; 25.2 (22.7)          ; 25.2 (22.9)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (51)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                   ; nios_system_mm_interconnect_1_cmd_mux_001           ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; nios_system  ;
;          |nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_004|                                                                        ; 23.7 (21.2)          ; 24.2 (21.5)                      ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                   ; nios_system_mm_interconnect_1_cmd_mux_001           ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; nios_system  ;
;          |nios_system_mm_interconnect_1_router:router|                                                                                  ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                             ; nios_system_mm_interconnect_1_router                ; nios_system  ;
;          |nios_system_mm_interconnect_1_router_001:router_001|                                                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; nios_system_mm_interconnect_1_router_001            ; nios_system  ;
;          |nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_002|                                                                    ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                               ; nios_system_mm_interconnect_1_rsp_demux_001         ; nios_system  ;
;          |nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003|                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                               ; nios_system_mm_interconnect_1_rsp_demux_001         ; nios_system  ;
;          |nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_004|                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                               ; nios_system_mm_interconnect_1_rsp_demux_001         ; nios_system  ;
;          |nios_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                ; 14.6 (14.6)          ; 14.7 (14.7)                      ; 0.6 (0.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; nios_system_mm_interconnect_1_rsp_mux               ; nios_system  ;
;          |nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_system_mm_interconnect_1_rsp_mux_001           ; nios_system  ;
;       |nios_system_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 446.2 (0.0)          ; 514.4 (0.0)                      ; 74.7 (0.0)                                        ; 6.4 (0.0)                        ; 0.0 (0.0)            ; 693 (0)             ; 612 (0)                   ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; nios_system_nios2_gen2_0                            ; nios_system  ;
;          |nios_system_nios2_gen2_0_cpu:cpu|                                                                                             ; 446.2 (317.9)        ; 514.4 (336.3)                    ; 74.7 (23.8)                                       ; 6.4 (5.4)                        ; 0.0 (0.0)            ; 693 (528)           ; 612 (337)                 ; 0 (0)         ; 10240             ; 3     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; nios_system_nios2_gen2_0_cpu                        ; nios_system  ;
;             |nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|                                         ; 128.3 (31.6)         ; 178.2 (32.3)                     ; 50.9 (0.7)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 165 (6)             ; 275 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; nios_system_nios2_gen2_0_cpu_nios2_oci              ; nios_system  ;
;                |nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 37.0 (0.0)           ; 69.4 (0.0)                       ; 33.4 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; nios_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; nios_system  ;
;                   |nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 4.7 (4.4)            ; 22.6 (20.9)                      ; 17.9 (16.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; nios_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.1 (0.1)            ; 1.0 (1.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|                       ; 30.7 (30.2)          ; 45.2 (43.7)                      ; 15.5 (14.5)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; nios_system_nios2_gen2_0_cpu_debug_slave_tck        ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 3.6 (3.6)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; nios_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; nios_system  ;
;                |nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|                          ; 0.7 (0.7)            ; 15.2 (15.2)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; nios_system_nios2_gen2_0_cpu_nios2_oci_break        ; nios_system  ;
;                |nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 4.9 (4.2)            ; 5.6 (5.2)                        ; 0.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; nios_system_nios2_gen2_0_cpu_nios2_oci_debug        ; nios_system  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|                                ; 50.5 (50.5)          ; 51.1 (51.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 53 (53)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; nios_system_nios2_gen2_0_cpu_nios2_ocimem           ; nios_system  ;
;                   |nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; nios_system  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                     ; work         ;
;             |nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; nios_system_nios2_gen2_0_cpu_register_bank_a_module ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                        ; altsyncram_msi1                                     ; work         ;
;             |nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; nios_system_nios2_gen2_0_cpu_register_bank_b_module ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                        ; altsyncram_msi1                                     ; work         ;
;       |nios_system_onchip_Ir_memory:onchip_ir_memory|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_Ir_memory:onchip_ir_memory                                                                                                                                                                                                                                                                                                                                                                           ; nios_system_onchip_Ir_memory                        ; nios_system  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_Ir_memory:onchip_ir_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_ctn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_Ir_memory:onchip_ir_memory|altsyncram:the_altsyncram|altsyncram_ctn1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_ctn1                                     ; work         ;
;       |nios_system_onchip_d_memory:onchip_d_memory|                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_d_memory:onchip_d_memory                                                                                                                                                                                                                                                                                                                                                                             ; nios_system_onchip_d_memory                         ; nios_system  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_d_memory:onchip_d_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                          ; work         ;
;             |altsyncram_g3a2:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |NIOS_SYS|nios_system:u0|nios_system_onchip_d_memory:onchip_d_memory|altsyncram:the_altsyncram|altsyncram_g3a2:auto_generated                                                                                                                                                                                                                                                                                                                    ; altsyncram_g3a2                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 68.5 (0.5)           ; 76.0 (0.5)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 68.0 (0.0)           ; 75.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 68.0 (0.0)           ; 75.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 68.0 (1.2)           ; 75.5 (3.2)                       ; 7.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (1)             ; 84 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 66.8 (0.0)           ; 72.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (0)             ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 66.8 (46.2)          ; 72.3 (49.7)                      ; 5.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 110 (75)            ; 78 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 12.5 (12.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |NIOS_SYS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; LED0         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[2]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY0         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SW[2]                                                                                                                                                                                      ;                   ;         ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector8~0                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector0~0                                                      ; 0                 ; 0       ;
; FPGA_CLK1_50                                                                                                                                                                               ;                   ;         ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_LOAD_NEG:Counter_Eqst|counter[1]~2                               ; 1                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_LOAD_NEG:Counter_Eqst|counter~3                                  ; 1                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_OutReg_Set~0                                                        ; 1                 ; 0       ;
; KEY0                                                                                                                                                                                       ;                   ;         ;
;      - nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                            ; 0                 ; 0       ;
;      - nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                             ; 0                 ; 0       ;
;      - nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                             ; 0                 ; 0       ;
;      - nios_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                            ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                      ;                   ;         ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector4~0                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector5~0                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|Selector4~2                          ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|State_Signal.State_Feeding_Last~0    ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|Selector3~1                          ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector5~3                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector6~1                          ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcif|counter~2                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Signal.State_reset_count_row~0 ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcw|counter~0                                       ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector6~2                          ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcw|counter~1                                       ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcw|counter~2                                       ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcw|counter~4                                       ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector5~4                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector3~1                          ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|State_Signal.State_count_row~0       ; 0                 ; 0       ;
; SW[0]                                                                                                                                                                                      ;                   ;         ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|Selector0~0                                                      ; 0                 ; 0       ;
;      - nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|State_Signal.State_Start0~0                                      ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Location             ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11              ; 4339    ; Clock                                   ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY0                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_AH17             ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y3_N3        ; 173     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                             ; JTAG_X0_Y3_N3        ; 27      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|ADDER:Adder|ADDER_STATEMACHINE:Adder_Statemachine|State_Register.State_started                                                                                                                                                                                                                          ; FF_X19_Y26_N38       ; 137     ; Async. clear, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X35_Y4_N44        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y4_N12   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y6_N12   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X13_Y7_N16        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|Fifo_Array~19                                                                                                                                                                                                                                                                              ; MLABCELL_X14_Y7_N36  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y8_N9   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X19_Y5_N55        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y4_N18   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y8_N24   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X37_Y3_N8         ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|Fifo_Array~19                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y3_N3   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y6_N48   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X30_Y3_N25        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X28_Y3_N9    ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y4_N12   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X43_Y5_N32        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y5_N21   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y6_N12   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X43_Y8_N13        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y7_N21   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y8_N18   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X58_Y7_N43        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y7_N36   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y9_N36   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X60_Y5_N16        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y5_N51   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y12_N48  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X60_Y3_N13        ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y3_N36   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y6_N24   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X58_Y1_N26        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y2_N39   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y6_N0   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X30_Y4_N56        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y5_N21   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y8_N15   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X43_Y3_N13        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y3_N21   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y4_N48   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X55_Y14_N43       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y14_N36  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y10_N12  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X60_Y11_N31       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X59_Y11_N36  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y10_N24 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X63_Y6_N31        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X59_Y8_N51   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y8_N24  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X63_Y10_N13       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X65_Y9_N18   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y8_N48   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X45_Y15_N13       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y15_N36  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y12_N12  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X58_Y15_N35       ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y15_N42  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y12_N36 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X56_Y9_N2         ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y8_N36   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y8_N9   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X56_Y5_N56        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X58_Y6_N39   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y6_N42   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X58_Y11_N55       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|Fifo_Array~19                                                                                                                                                                                                                                                                              ; MLABCELL_X55_Y10_N48 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y10_N24 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X22_Y7_N14        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y7_N33   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y12_N6   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X43_Y13_N13       ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X45_Y12_N21  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y11_N48  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X28_Y12_N56       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|Fifo_Array~19                                                                                                                                                                                                                                                                              ; MLABCELL_X32_Y13_N36 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y13_N3   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X21_Y12_N55       ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y14_N3   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y14_N39  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X13_Y14_N56       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|Fifo_Array~19                                                                                                                                                                                                                                                                              ; MLABCELL_X14_Y14_N36 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y14_N12 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X21_Y14_N56       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y15_N18  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|comb~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y15_N30 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Fifo_Array~0                                                                                                                                                                                                                                                                               ; FF_X36_Y15_N2        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|Fifo_Array~19                                                                                                                                                                                                                                                                              ; LABCELL_X38_Y14_N36  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y14_N12  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X41_Y7_N43        ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X41_Y7_N45   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y7_N0    ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X41_Y11_N56       ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y11_N21  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y12_N54  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X40_Y9_N13        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y9_N18   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y7_N54   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X30_Y11_N8        ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X28_Y10_N21  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y10_N18  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X40_Y13_N26       ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y12_N18  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y8_N36   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X42_Y10_N5        ; 19      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y10_N15  ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|comb~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X42_Y11_N39 ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|Fifo_Array~0                                                                                                                                                                                                                                                                                ; FF_X30_Y9_N16        ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|Fifo_Array~19                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y8_N15   ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|comb~0                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y8_N24   ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|MAIN_STM_Owmc_Reset~0                                                                                                                                                                                                                                                                 ; LABCELL_X27_Y22_N12  ; 35      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MAIN_STM:Main_Stm|State_Register.State_reset                                                                                                                                                                                                                                                            ; FF_X22_Y22_N26       ; 14      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Ram_Array~5                                                                                                                                                                                                                                        ; LABCELL_X11_Y27_N39  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|Wrptr[12]~0                                                                                                                                                                                                                                        ; LABCELL_X17_Y27_N54  ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[0]                                                                                                                                                            ; LABCELL_X17_Y27_N45  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                                                                                                                                          ; LABCELL_X17_Y27_N42  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|Ram_Array~5                                                                                                                                                                                                                                        ; MLABCELL_X14_Y18_N57 ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|Wrptr[2]~0                                                                                                                                                                                                                                         ; LABCELL_X17_Y18_N42  ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[0]                                                                                                                                                            ; LABCELL_X17_Y18_N57  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                                                                                                                                          ; LABCELL_X17_Y18_N54  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|Ram_Array~5                                                                                                                                                                                                                                        ; LABCELL_X18_Y23_N33  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|Wrptr[13]~0                                                                                                                                                                                                                                        ; LABCELL_X15_Y19_N12  ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[0]                                                                                                                                                            ; LABCELL_X17_Y22_N45  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|decode_5la:decode2|eq_node[1]~0                                                                                                                                                          ; LABCELL_X17_Y22_N42  ; 16      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|MEMCH_STATEMACHINE:Memch_Statemachine|State_Register.State_reset                                                                                                                                                                                                      ; FF_X21_Y22_N32       ; 183     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|COUNTER_POS:Counter_W_Col|counter[3]~1                                                                                                                                                                                                                                                      ; LABCELL_X30_Y16_N3   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|MUXDC_STATEMACHINE:Muxdc_Statemachine|MUXDC_STATEMACHINEE_Counter_W_Size_Clr                                                                                                                                                                                                                ; LABCELL_X28_Y16_N21  ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|MUXDC_STATEMACHINE:Muxdc_Statemachine|MUXDC_STATEMACHINE_Conf_Rutine                                                                                                                                                                                                                        ; LABCELL_X38_Y16_N12  ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|MUXDC_STATEMACHINE:Muxdc_Statemachine|MUXDC_STATEMACHINE_Counter_Bus_Clr~0                                                                                                                                                                                                                  ; LABCELL_X31_Y16_N48  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MUXDC:Muxdc|MUXDC_STATEMACHINE:Muxdc_Statemachine|State_Register.State_Configuring0                                                                                                                                                                                                                     ; FF_X28_Y16_N2        ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|State_Register.State_Writing                                                                                                                                                                                                                              ; FF_X21_Y28_N1        ; 29      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|WideOr0~0                                                                                                                                                                                                                                                 ; LABCELL_X22_Y25_N15  ; 40      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OFMI:Ofmi|OFMI_STATEMACHINE:Ofmi_Statemachine|WideOr10                                                                                                                                                                                                                                                  ; LABCELL_X30_Y15_N39  ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Crow|counter[4]~0                                                                                                                                                                                                                                                         ; LABCELL_X23_Y21_N36  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|COUNTER_POS:Counter_Eqcif|counter~0                                                                                                                                                                                                                                                           ; LABCELL_X22_Y22_N51  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|OMDC_STATEMACHINE_Counter_Crow_Reset~0                                                                                                                                                                                                                    ; LABCELL_X22_Y22_N21  ; 10      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|OMDC_STATEMACHINE_Counter_Eqst_Reset                                                                                                                                                                                                                      ; LABCELL_X23_Y20_N6   ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector6~1                                                                                                                                                                                                                                               ; MLABCELL_X25_Y22_N0  ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector6~2                                                                                                                                                                                                                                               ; LABCELL_X23_Y22_N54  ; 4       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|Selector7~0                                                                                                                                                                                                                                               ; LABCELL_X23_Y21_N30  ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|OMDC_STATEMACHINE:Omdc_Statemachine|WideOr7                                                                                                                                                                                                                                                   ; LABCELL_X23_Y21_N39  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|CounterNextRow_Clr                                                                                                                                                                                                                                                         ; LABCELL_X23_Y22_N21  ; 21      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|CounterNextRow_En                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y21_N0  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_OEN:OneDConvOe|Inner_Str[0]~1                                                                                                                                                                                                                                     ; LABCELL_X27_Y19_N15  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_OEN:OneDConvOe|Oe_counter[5]~2                                                                                                                                                                                                                                    ; LABCELL_X27_Y19_N51  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[2]~0                                                                                                                                                                                                                             ; LABCELL_X30_Y19_N48  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|OneDConvOe_Clr                                                                                                                                                                                                                                                             ; LABCELL_X28_Y19_N51  ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv0|OneDConvSetEn_Clr                                                                                                                                                                                                                                                          ; LABCELL_X28_Y19_N39  ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|CounterNextRow_En                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N30  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Inner_Str[0]~1                                                                                                                                                                                                                                     ; LABCELL_X33_Y12_N51  ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_OEN:OneDConvOe|Oe_counter[4]~2                                                                                                                                                                                                                                    ; MLABCELL_X32_Y12_N0  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|ONEDCONV_SET_EN:OneDConvSetEn|Set_counter[3]~0                                                                                                                                                                                                                             ; LABCELL_X28_Y17_N36  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|OneDConvOe_Clr                                                                                                                                                                                                                                                             ; LABCELL_X33_Y12_N45  ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|ONEDCONV:OneDConv1|OneDConvSetEn_Clr                                                                                                                                                                                                                                                          ; LABCELL_X28_Y17_N45  ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|OWMC_STATEMACHINE_Counter_Ram_En                                                                                                                                                                                                                          ; LABCELL_X23_Y19_N57  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_adder_en                                                                                                                                                                                                                             ; FF_X25_Y18_N26       ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_loading_weights_regs                                                                                                                                                                                                                 ; FF_X25_Y18_N8        ; 33      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|State_Register.State_loading_weights~DUPLICATE                                                                                                                                                                                                            ; FF_X25_Y19_N58       ; 8       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|OWMC_STATEMACHINE:Owmc_Statemachine|WideOr6                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y19_N51 ; 21      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_OutReg_Set~0                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y6_N51   ; 576     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_STATEMACHINE:Pedc_Statemachine|State_Register.State_started                                                                                                                                                                                                                              ; FF_X25_Y17_N14       ; 578     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|COUNTER_POS:Counter_Input|counter[1]~2                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N51  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|COUNTER_POS:Counter_W_Col|counter[2]~1                                                                                                                                                                                                                                                        ; LABCELL_X31_Y14_N54  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~1                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y10_N27  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~10                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N12   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~11                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N24   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~12                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N48  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~13                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N42   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~14                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N45   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~15                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N48   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~16                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N42  ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~17                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N39  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~18                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N45  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~19                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N24  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~20                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N54   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~21                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N36  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~22                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N57  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~23                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N54  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~24                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N18   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~25                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N51   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~26                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N36   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~27                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N15   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~28                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N6    ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~29                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y8_N21   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~3                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N36 ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~30                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N3    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~31                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N33   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~32                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N9    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~33                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y8_N48   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~34                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N39   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~35                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N30   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~36                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N21   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~37                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y8_N18   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~38                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y8_N0    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~39                                                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y12_N39 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~5                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N42 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~7                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N45 ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~8                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y8_N27   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|Decoder0~9                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y8_N57   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[0]~45                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N57   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[10]~60                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y8_N51  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[11]~71                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y8_N39   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[12]~73                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y8_N57  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[13]~75                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y8_N57   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[14]~77                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y8_N57   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[15]~11                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y8_N57   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[16]~20                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y11_N27  ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[17]~28                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y10_N15  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[18]~37                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y6_N57   ; 32      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[19]~16                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y7_N27   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[1]~47                                                                                                                                                                                                                                                                             ; LABCELL_X48_Y8_N21   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[20]~24                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y6_N9    ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[21]~32                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y10_N33  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[22]~41                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y12_N45  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[23]~14                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y8_N39   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[24]~22                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y6_N15   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[25]~30                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y12_N51  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[26]~39                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y12_N39  ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[27]~18                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y8_N33   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[28]~26                                                                                                                                                                                                                                                                            ; LABCELL_X49_Y6_N33   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[29]~35                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y10_N57  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[2]~49                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N3    ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[30]~43                                                                                                                                                                                                                                                                            ; LABCELL_X46_Y10_N39  ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[31]~1                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y14_N39  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[32]~3                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y15_N45 ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[33]~5                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y14_N3  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[34]~8                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y15_N39 ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[35]~79                                                                                                                                                                                                                                                                            ; LABCELL_X35_Y14_N45  ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[3]~62                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N15   ; 29      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[4]~65                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y12_N45  ; 31      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[5]~67                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N9    ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[6]~69                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N39   ; 32      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[7]~52                                                                                                                                                                                                                                                                             ; MLABCELL_X37_Y8_N15  ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[8]~55                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N33   ; 32      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_OEn[9]~58                                                                                                                                                                                                                                                                             ; LABCELL_X28_Y8_N33   ; 30      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[0]~91                                                                                                                                                                                                                                                                          ; MLABCELL_X32_Y6_N39  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[10]~115                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y8_N3   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[11]~137                                                                                                                                                                                                                                                                        ; LABCELL_X27_Y8_N15   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[12]~141                                                                                                                                                                                                                                                                        ; LABCELL_X41_Y6_N51   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[13]~145                                                                                                                                                                                                                                                                        ; LABCELL_X28_Y8_N27   ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[14]~149                                                                                                                                                                                                                                                                        ; LABCELL_X41_Y8_N51   ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[15]~21                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y8_N12  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[16]~38                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y9_N0    ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[17]~57                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y12_N57  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[18]~74                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N3   ; 30      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[19]~30                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y6_N45   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[1]~95                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y7_N36   ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[20]~48                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N21  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[21]~66                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y10_N9   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[22]~83                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y10_N15  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[23]~25                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y8_N54   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[24]~43                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y8_N39   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[25]~61                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y9_N27   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[26]~78                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y12_N21  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[27]~34                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y8_N54  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[28]~52                                                                                                                                                                                                                                                                         ; LABCELL_X54_Y6_N45   ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[29]~70                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N18  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[2]~99                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y12_N24  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[30]~87                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y10_N33  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[31]~4                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y15_N21  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[32]~8                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y14_N21  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[33]~13                                                                                                                                                                                                                                                                         ; LABCELL_X21_Y14_N48  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[34]~17                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y15_N51 ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[35]~153                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y14_N3   ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[3]~120                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y7_N21  ; 27      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[4]~124                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y12_N36  ; 29      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[5]~128                                                                                                                                                                                                                                                                         ; MLABCELL_X32_Y6_N15  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[6]~132                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y10_N3   ; 30      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[7]~103                                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y8_N21  ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[8]~107                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y7_N33  ; 30      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Rptclr[9]~111                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N39   ; 28      ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[0]~48                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N48   ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[10]~60                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y8_N48  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[11]~70                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y8_N36   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[12]~72                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y8_N54  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[13]~74                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y8_N54   ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[14]~76                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y8_N54   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[15]~16                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y8_N54   ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[16]~24                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y11_N54  ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[17]~32                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N6   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[18]~40                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y6_N54   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[19]~20                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y7_N18   ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[1]~50                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y8_N57   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[20]~28                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y6_N6    ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[21]~36                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N30  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[22]~44                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y12_N42  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[23]~18                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y8_N36   ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[24]~26                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y6_N12   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[25]~34                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y12_N0   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[26]~42                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y12_N36  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[27]~22                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y8_N30   ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[28]~30                                                                                                                                                                                                                                                                          ; LABCELL_X49_Y6_N30   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[29]~38                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N54  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[2]~52                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N42   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[30]~46                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y10_N36  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[31]~8                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y14_N6   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[32]~10                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y15_N42 ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[33]~12                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y14_N0  ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[34]~14                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y15_N36 ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[35]~78                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y14_N42  ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[3]~62                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N12   ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[4]~64                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y12_N42  ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[5]~66                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N6    ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[6]~68                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N36   ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[7]~54                                                                                                                                                                                                                                                                           ; MLABCELL_X37_Y8_N12  ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[8]~56                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y7_N30   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_SetEn[9]~58                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y8_N30   ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[0]~52                                                                                                                                                                                                                                                                          ; MLABCELL_X32_Y6_N0   ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[10]~64                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y8_N39  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[11]~74                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N18   ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[12]~76                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y6_N6    ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[13]~78                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y8_N12   ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[14]~80                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y8_N24   ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[15]~20                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y8_N15   ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[16]~28                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y9_N48   ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[17]~36                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y12_N27  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[18]~44                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N54  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[19]~24                                                                                                                                                                                                                                                                         ; LABCELL_X41_Y6_N0    ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[1]~54                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y8_N48  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[20]~32                                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y6_N48  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[21]~40                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y10_N36  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[22]~48                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y10_N30  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[23]~22                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y8_N42   ; 14      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[24]~30                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y8_N18   ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[25]~38                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y9_N36   ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[26]~46                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y12_N30  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[27]~26                                                                                                                                                                                                                                                                         ; MLABCELL_X42_Y8_N51  ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[28]~34                                                                                                                                                                                                                                                                         ; LABCELL_X49_Y6_N3    ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[29]~42                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y10_N24  ; 16      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[2]~56                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y12_N15  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[30]~50                                                                                                                                                                                                                                                                         ; LABCELL_X45_Y10_N12  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[31]~12                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y12_N33  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[32]~14                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y14_N6   ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[33]~16                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y14_N27 ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[34]~18                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y14_N15  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[35]~82                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y14_N54  ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[3]~66                                                                                                                                                                                                                                                                          ; MLABCELL_X42_Y7_N6   ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[4]~68                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y12_N51  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[5]~70                                                                                                                                                                                                                                                                          ; MLABCELL_X32_Y6_N18  ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[6]~72                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y10_N36  ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[7]~58                                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y8_N42  ; 12      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[8]~60                                                                                                                                                                                                                                                                          ; MLABCELL_X42_Y7_N24  ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_Om_Wptclr[9]~62                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y8_N18   ; 11      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_STATEMACHINE:Rbus_Statemachine|RBUS_STATEMACHINE_Conf_Rutine                                                                                                                                                                                                                             ; LABCELL_X31_Y16_N27  ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_STATEMACHINE:Rbus_Statemachine|RBUS_STATEMACHINE_Counter_Input_Clr                                                                                                                                                                                                                       ; LABCELL_X27_Y16_N57  ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_STATEMACHINE:Rbus_Statemachine|State_Register.State_Configuring0                                                                                                                                                                                                                         ; FF_X27_Y16_N38       ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|RBUS:Rbus|RBUS_STATEMACHINE:Rbus_Statemachine|WideOr5                                                                                                                                                                                                                                                   ; LABCELL_X31_Y16_N9   ; 9       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg0|Internal_Register[12]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N30   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg10|Internal_Register[0]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N24   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg11|Internal_Register[13]~0                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y8_N18   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg12|Internal_Register[5]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N45   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg13|Internal_Register[10]~0                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y8_N21   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg14|Internal_Register[3]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N3    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg15|Internal_Register[7]~1                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N0    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg16|Internal_Register[0]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N36  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg17|Internal_Register[15]~1                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N21  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg18|Internal_Register[3]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N57   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg19|Internal_Register[15]~0                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N18  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg1|Internal_Register[15]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N51   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg20|Internal_Register[8]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N42  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg21|Internal_Register[10]~1                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N24  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg22|Internal_Register[9]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N12  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg23|Internal_Register[5]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N39  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg24|Internal_Register[14]~0                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N57  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg25|Internal_Register[11]~1                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N54  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg26|Internal_Register[2]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N36   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg27|Internal_Register[8]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N27  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg28|Internal_Register[11]~1                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y10_N48  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg29|Internal_Register[4]~1                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N6   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg2|Internal_Register[6]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N6    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg30|Internal_Register[0]~2                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N30  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg31|Internal_Register[3]~0                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y10_N9   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg32|Internal_Register[7]~0                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y12_N18  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg33|Internal_Register[8]~0                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y12_N9   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg34|Internal_Register[14]~0                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y12_N3   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg35|Internal_Register[4]~1                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y12_N6   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg3|Internal_Register[1]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N27   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg4|Internal_Register[1]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N42   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg5|Internal_Register[6]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N12   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg6|Internal_Register[15]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N15   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg7|Internal_Register[15]~0                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N9    ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg8|Internal_Register[0]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N33   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|WREG:Wreg9|Internal_Register[3]~0                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y8_N48   ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y34_N30   ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X9_Y34_N4         ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                     ; FF_X9_Y34_N14        ; 419     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                 ; FF_X18_Y34_N38       ; 128     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y37_N51  ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y4_N36   ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0                                                                                                                                                                                                                                                                                ; LABCELL_X2_Y4_N45    ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y4_N42    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y38_N57 ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                               ; FF_X19_Y38_N50       ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X19_Y38_N54 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                        ; LABCELL_X11_Y38_N18  ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                        ; LABCELL_X15_Y37_N0   ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y37_N3   ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                ; FF_X19_Y38_N29       ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X15_Y37_N15  ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:cnn_accelerator_avalon_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                ; LABCELL_X22_Y41_N45  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                           ; LABCELL_X18_Y41_N51  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_d_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y40_N24  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_ir_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y40_N6   ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X21_Y41_N54  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y41_N30  ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; MLABCELL_X19_Y41_N0  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                      ; MLABCELL_X19_Y41_N24 ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X18_Y40_N54  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y40_N24  ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                  ; LABCELL_X21_Y40_N54  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_mm_interconnect_1:mm_interconnect_1|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y40_N0   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y40_N57  ; 20      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                            ; FF_X15_Y41_N26       ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X15_Y42_N27  ; 62      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X17_Y41_N44       ; 55      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y44_N21  ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y42_N54  ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y40_N54  ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                     ; FF_X17_Y41_N14       ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y39_N39  ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                                                                                                                                   ; FF_X18_Y42_N35       ; 21      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y42_N18  ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                                                                                                                                                     ; FF_X22_Y43_N29       ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y41_N24  ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X17_Y41_N26       ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; FF_X17_Y41_N23       ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X15_Y39_N21  ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y38_N30  ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y42_N57  ; 16      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y35_N0   ; 24      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                       ; FF_X13_Y37_N47       ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X7_Y33_N49        ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LABCELL_X7_Y33_N36   ; 15      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X4_Y31_N54   ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X7_Y33_N45   ; 36      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X3_Y3_N41         ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]~21                    ; LABCELL_X1_Y5_N15    ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]~19                    ; LABCELL_X1_Y6_N12    ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15                    ; LABCELL_X1_Y5_N6     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~10                     ; LABCELL_X1_Y5_N24    ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]~9                      ; LABCELL_X1_Y5_N27    ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir                                      ; LABCELL_X2_Y4_N57    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                  ; LABCELL_X13_Y37_N36  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~0                                                                                                                ; LABCELL_X4_Y31_N3    ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1                                                                                                                ; MLABCELL_X3_Y3_N42   ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                             ; LABCELL_X7_Y33_N27   ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~8                                                                                                                            ; LABCELL_X7_Y33_N24   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~6                                                                                                                            ; LABCELL_X7_Y33_N3    ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                           ; LABCELL_X13_Y37_N39  ; 2       ; Read enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_onchip_Ir_memory:onchip_ir_memory|wren~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y40_N42  ; 4       ; Read enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; nios_system:u0|nios_system_onchip_d_memory:onchip_d_memory|wren~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y40_N24  ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                 ; FF_X2_Y2_N41         ; 61      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                    ; MLABCELL_X3_Y4_N3    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                      ; MLABCELL_X3_Y4_N0    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                         ; LABCELL_X2_Y3_N54    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5                                                                         ; LABCELL_X2_Y1_N0     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                           ; LABCELL_X2_Y2_N21    ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~1                                                            ; LABCELL_X2_Y3_N6     ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                              ; MLABCELL_X3_Y2_N0    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                                                  ; LABCELL_X2_Y1_N30    ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2                                                    ; MLABCELL_X3_Y4_N42   ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~1                                               ; MLABCELL_X3_Y4_N45   ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                      ; FF_X3_Y2_N38         ; 15      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                     ; FF_X3_Y2_N5          ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                      ; FF_X3_Y2_N59         ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                      ; FF_X3_Y2_N32         ; 56      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                               ; MLABCELL_X3_Y2_N57   ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                     ; FF_X3_Y2_N44         ; 39      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                   ; LABCELL_X2_Y3_N36    ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                             ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; Name         ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------+----------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50 ; PIN_V11  ; 4339    ; Global Clock         ; GCLK6            ; --                        ;
+--------------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_STATEMACHINE:Pedc_Statemachine|State_Register.State_started ; 578     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc|PEDC_OutReg_Set~0                                                ; 576     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo0|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y6_N0, M10K_X39_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo10|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X12_Y7_N0, M10K_X12_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo11|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X20_Y5_N0, M10K_X20_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo12|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y3_N0, M10K_X39_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo13|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X29_Y2_N0, M10K_X29_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo14|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y5_N0, M10K_X44_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo15|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X44_Y8_N0, M10K_X44_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo16|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y7_N0, M10K_X57_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo17|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y5_N0, M10K_X57_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo18|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y3_N0, M10K_X57_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo19|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y1_N0, M10K_X57_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo1|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X29_Y5_N0, M10K_X29_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo20|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X44_Y3_N0, M10K_X44_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo21|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y13_N0, M10K_X57_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo22|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y11_N0, M10K_X57_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo23|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y8_N0, M10K_X62_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo24|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X62_Y9_N0, M10K_X62_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo25|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X44_Y15_N0, M10K_X44_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo26|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y15_N0, M10K_X62_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo27|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y9_N0, M10K_X57_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo28|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y6_N0, M10K_X57_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo29|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X57_Y12_N0, M10K_X57_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo2|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X20_Y7_N0, M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo30|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X44_Y13_N0, M10K_X44_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo31|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X29_Y13_N0, M10K_X29_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo32|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X20_Y13_N0, M10K_X20_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo33|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X20_Y14_N0, M10K_X12_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo34|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X20_Y15_N0, M10K_X29_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo35|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y15_N0, M10K_X39_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo3|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y7_N0, M10K_X44_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo4|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y11_N0, M10K_X44_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo5|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y9_N0, M10K_X39_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo6|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X29_Y11_N0, M10K_X29_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo7|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y12_N0, M10K_X39_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo8|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X39_Y10_N0, M10K_X44_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|FIFO:Ofifo9|altsyncram:Fifo_Array_rtl_0|altsyncram_frk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 720          ; 16           ; 720          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 11520  ; 720                         ; 16                          ; 720                         ; 16                          ; 11520               ; 2           ; 0     ; None                             ; M10K_X29_Y9_N0, M10K_X29_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem1|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32          ; 0     ; None                             ; M10K_X29_Y34_N0, M10K_X29_Y35_N0, M10K_X29_Y30_N0, M10K_X29_Y36_N0, M10K_X20_Y34_N0, M10K_X20_Y36_N0, M10K_X12_Y31_N0, M10K_X12_Y30_N0, M10K_X20_Y28_N0, M10K_X20_Y27_N0, M10K_X29_Y31_N0, M10K_X20_Y31_N0, M10K_X29_Y28_N0, M10K_X29_Y29_N0, M10K_X12_Y34_N0, M10K_X12_Y36_N0, M10K_X12_Y33_N0, M10K_X20_Y32_N0, M10K_X29_Y32_N0, M10K_X5_Y32_N0, M10K_X20_Y29_N0, M10K_X12_Y29_N0, M10K_X12_Y32_N0, M10K_X5_Y31_N0, M10K_X5_Y34_N0, M10K_X5_Y35_N0, M10K_X5_Y33_N0, M10K_X20_Y35_N0, M10K_X12_Y28_N0, M10K_X20_Y30_N0, M10K_X20_Y33_N0, M10K_X29_Y33_N0      ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem2|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32          ; 0     ; None                             ; M10K_X20_Y6_N0, M10K_X20_Y8_N0, M10K_X5_Y13_N0, M10K_X5_Y11_N0, M10K_X20_Y3_N0, M10K_X20_Y2_N0, M10K_X12_Y4_N0, M10K_X5_Y5_N0, M10K_X12_Y3_N0, M10K_X12_Y2_N0, M10K_X12_Y15_N0, M10K_X12_Y16_N0, M10K_X5_Y8_N0, M10K_X5_Y6_N0, M10K_X12_Y9_N0, M10K_X12_Y13_N0, M10K_X20_Y17_N0, M10K_X20_Y16_N0, M10K_X12_Y11_N0, M10K_X12_Y10_N0, M10K_X12_Y5_N0, M10K_X20_Y9_N0, M10K_X5_Y3_N0, M10K_X5_Y4_N0, M10K_X5_Y10_N0, M10K_X5_Y9_N0, M10K_X12_Y12_N0, M10K_X5_Y12_N0, M10K_X20_Y11_N0, M10K_X20_Y10_N0, M10K_X12_Y8_N0, M10K_X5_Y7_N0                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|MEMORIES_CHANNEL:Memories_Channel|CHANNEL_MEM:Chmem3|altsyncram:Ram_Array_rtl_0|altsyncram_4gn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32          ; 0     ; None                             ; M10K_X29_Y17_N0, M10K_X12_Y18_N0, M10K_X12_Y17_N0, M10K_X12_Y19_N0, M10K_X29_Y22_N0, M10K_X29_Y21_N0, M10K_X12_Y24_N0, M10K_X12_Y23_N0, M10K_X20_Y22_N0, M10K_X20_Y23_N0, M10K_X12_Y27_N0, M10K_X12_Y25_N0, M10K_X20_Y21_N0, M10K_X20_Y20_N0, M10K_X12_Y21_N0, M10K_X12_Y20_N0, M10K_X12_Y26_N0, M10K_X12_Y22_N0, M10K_X20_Y18_N0, M10K_X20_Y19_N0, M10K_X29_Y26_N0, M10K_X29_Y23_N0, M10K_X29_Y19_N0, M10K_X29_Y20_N0, M10K_X29_Y27_N0, M10K_X29_Y25_N0, M10K_X20_Y26_N0, M10K_X20_Y25_N0, M10K_X29_Y16_N0, M10K_X29_Y18_N0, M10K_X29_Y24_N0, M10K_X20_Y24_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OWMC:Owmc|RAM:OWM|altsyncram:Ram_Array_rtl_0|altsyncram_o6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 507          ; 16           ; 507          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 8112   ; 507                         ; 16                          ; 507                         ; 16                          ; 8112                ; 1           ; 0     ; None                             ; M10K_X29_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X12_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                             ; M10K_X12_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                             ; M10K_X12_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth    ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                             ; M10K_X12_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                             ; M10K_X12_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                       ;
; nios_system:u0|nios_system_onchip_Ir_memory:onchip_ir_memory|altsyncram:the_altsyncram|altsyncram_ctn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4           ; 0     ; nios_system_onchip_Ir_memory.hex ; M10K_X12_Y40_N0, M10K_X12_Y39_N0, M10K_X20_Y41_N0, M10K_X12_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide     ;
; nios_system:u0|nios_system_onchip_d_memory:onchip_d_memory|altsyncram:the_altsyncram|altsyncram_g3a2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                   ; AUTO ; True Dual Port   ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; nios_system_onchip_d_memory.hex  ; M10K_X20_Y37_N0, M10K_X20_Y39_N0, M10K_X20_Y38_N0, M10K_X20_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 3           ;
; Independent 18x18 plus 36       ; 35          ;
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 41          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 41          ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit|Mult4~8 ; Two Independent 18x18     ; DSP_X24_Y27_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit|Mult3~8 ; Independent 9x9           ; DSP_X24_Y19_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit|Mult1~8 ; Independent 27x27         ; DSP_X24_Y29_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit|Mult2~8 ; Independent 9x9           ; DSP_X24_Y17_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|CALC_UNIT:Calc_Unit|Mult0~8 ; Two Independent 18x18     ; DSP_X24_Y31_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe31|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X34_Y15_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe32|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X24_Y13_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe33|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X16_Y13_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe34|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X16_Y15_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe15|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X34_Y5_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe23|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y11_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe19|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y1_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe27|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y11_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe16|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y7_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe24|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y9_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe20|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y1_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe28|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y9_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe17|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y7_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe25|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y15_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe21|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y3_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe29|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y5_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe18|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y3_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe26|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y15_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe22|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X66_Y13_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe30|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X52_Y13_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe0|Mult0~8              ; Two Independent 18x18     ; DSP_X24_Y1_N0  ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe1|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X24_Y5_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe2|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X24_Y7_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe7|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X24_Y11_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe8|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X34_Y13_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe9|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X24_Y9_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe10|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X16_Y9_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe3|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X34_Y7_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe4|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X34_Y11_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe5|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X34_Y9_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe6|Mult0~mac            ; Independent 18x18 plus 36 ; DSP_X16_Y11_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe11|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X16_Y7_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe12|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X24_Y3_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe13|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X34_Y3_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe14|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X34_Y1_N0  ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PE:Pe35|Mult0~mac           ; Independent 18x18 plus 36 ; DSP_X24_Y15_N0 ; Mixed               ; yes                    ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 16,187 / 130,276 ( 12 % ) ;
; C12 interconnects                           ; 453 / 6,848 ( 7 % )       ;
; C2 interconnects                            ; 4,868 / 51,436 ( 9 % )    ;
; C4 interconnects                            ; 3,082 / 25,120 ( 12 % )   ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )            ;
; Direct links                                ; 1,272 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 2,344 / 31,760 ( 7 % )    ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 325 / 6,046 ( 5 % )       ;
; R14/C12 interconnect drivers                ; 568 / 8,584 ( 7 % )       ;
; R3 interconnects                            ; 6,754 / 56,712 ( 12 % )   ;
; R6 interconnects                            ; 10,648 / 131,000 ( 8 % )  ;
; Spine clocks                                ; 5 / 150 ( 3 % )           ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 6            ; 6            ; 0            ; 0            ; 10        ; 6            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10        ; 10        ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 10           ; 4            ; 4            ; 10           ; 10           ; 0         ; 4            ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 0         ; 0         ; 10           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LED0                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK1_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY0                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 206.0             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 18.7              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ; 1.913             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ; 1.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; 1.584             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; 1.577             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; 1.107             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; 1.090             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; 1.084             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; 1.084             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                    ; 1.084             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; 1.060             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                                                     ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; 1.050             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; 1.048             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; 1.039             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; 1.038             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ; 1.034             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; 1.023             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                          ; 1.021             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; 1.020             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; 1.020             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; 1.018             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; 1.012             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; 1.010             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; 1.005             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; 1.004             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ; 1.003             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                             ; 1.003             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; 0.996             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; 0.990             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; 0.987             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.986             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                  ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                      ; 0.975             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; 0.969             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                               ; 0.966             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                             ; 0.966             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; 0.960             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; 0.955             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.953             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                    ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                    ; 0.949             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ; 0.947             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; 0.944             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; 0.943             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; 0.940             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; 0.940             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; 0.939             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; 0.939             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; 0.938             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                    ; 0.937             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; 0.936             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                             ; 0.936             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                    ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; 0.928             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                               ; 0.927             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; 0.923             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                      ; 0.923             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.918             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.918             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.918             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.918             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                               ; 0.918             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                  ; 0.910             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.908             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ; 0.906             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; 0.906             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; 0.905             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.895             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                      ; 0.895             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; 0.892             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; 0.892             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                           ; 0.887             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                             ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                      ; 0.830             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; 0.828             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                          ; 0.828             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                          ; 0.822             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; 0.818             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; 0.816             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; 0.816             ;
; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; 0.816             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                          ; 0.815             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; 0.814             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; 0.814             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                               ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                                               ; 0.805             ;
; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; 0.799             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "nios_sys"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 6055 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled is being clocked by FPGA_CLK1_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 576 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:13
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X23_Y0 to location X33_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:31
Info (11888): Total time spent on timing analysis during the Fitter is 13.27 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:23
Info (144001): Generated suppressed messages file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/output_files/nios_sys.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1848 megabytes
    Info: Processing ended: Wed Nov 24 15:20:01 2021
    Info: Elapsed time: 00:02:16
    Info: Total CPU time (on all processors): 00:05:18


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/output_files/nios_sys.fit.smsg.


