SDDC
====

Register Listing for SDDC
-------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| Register                                                                                                                                                   | Address                                                                                      |
+============================================================================================================================================================+==============================================================================================+
| :ref:`SDDC_SFR_IO <SDDC_SFR_IO>`                                                                                                                           | :ref:`0x50121000 <SDDC_SFR_IO>`                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_SFR_AR <SDDC_SFR_AR>`                                                                                                                           | :ref:`0x50121004 <SDDC_SFR_AR>`                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_OCR <SDDC_CR_OCR>`                                                                                                                           | :ref:`0x50121010 <SDDC_CR_OCR>`                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_RDFFTHRES <SDDC_CR_RDFFTHRES>`                                                                                                               | :ref:`0x50121014 <SDDC_CR_RDFFTHRES>`                                                        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REV <SDDC_CR_REV>`                                                                                                                           | :ref:`0x50121018 <SDDC_CR_REV>`                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BACSA <SDDC_CR_BACSA>`                                                                                                                       | :ref:`0x5012101c <SDDC_CR_BACSA>`                                                            |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0>`                                                                       | :ref:`0x50121020 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1>`                                                                       | :ref:`0x50121024 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2>`                                                                       | :ref:`0x50121028 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3>`                                                                       | :ref:`0x5012102c <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4>`                                                                       | :ref:`0x50121030 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5>`                                                                       | :ref:`0x50121034 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6>`                                                                       | :ref:`0x50121038 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7 <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7>`                                                                       | :ref:`0x5012103c <SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7>`                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0>`                                                                     | :ref:`0x50121040 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1>`                                                                     | :ref:`0x50121044 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2>`                                                                     | :ref:`0x50121048 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3>`                                                                     | :ref:`0x5012104c <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4>`                                                                     | :ref:`0x50121050 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5>`                                                                     | :ref:`0x50121054 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6>`                                                                     | :ref:`0x50121058 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7 <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7>`                                                                     | :ref:`0x5012105c <SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7>`                                   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0>`                                                   | :ref:`0x50121060 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1>`                                                   | :ref:`0x50121064 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2>`                                                   | :ref:`0x50121068 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3>`                                                   | :ref:`0x5012106c <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4>`                                                   | :ref:`0x50121070 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5>`                                                   | :ref:`0x50121074 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6>`                                                   | :ref:`0x50121078 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7 <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7>`                                                   | :ref:`0x5012107c <SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7>`                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_WRITE_PROTECT <SDDC_CR_WRITE_PROTECT>`                                                                                                       | :ref:`0x50121080 <SDDC_CR_WRITE_PROTECT>`                                                    |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_DSR <SDDC_CR_REG_DSR>`                                                                                                                   | :ref:`0x50121084 <SDDC_CR_REG_DSR>`                                                          |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CID_CFG_REG_CID0 <SDDC_CR_REG_CID_CFG_REG_CID0>`                                                                                         | :ref:`0x50121088 <SDDC_CR_REG_CID_CFG_REG_CID0>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CID_CFG_REG_CID1 <SDDC_CR_REG_CID_CFG_REG_CID1>`                                                                                         | :ref:`0x5012108c <SDDC_CR_REG_CID_CFG_REG_CID1>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CID_CFG_REG_CID2 <SDDC_CR_REG_CID_CFG_REG_CID2>`                                                                                         | :ref:`0x50121090 <SDDC_CR_REG_CID_CFG_REG_CID2>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CID_CFG_REG_CID3 <SDDC_CR_REG_CID_CFG_REG_CID3>`                                                                                         | :ref:`0x50121094 <SDDC_CR_REG_CID_CFG_REG_CID3>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CSD_CFG_REG_CSD0 <SDDC_CR_REG_CSD_CFG_REG_CSD0>`                                                                                         | :ref:`0x50121098 <SDDC_CR_REG_CSD_CFG_REG_CSD0>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CSD_CFG_REG_CSD1 <SDDC_CR_REG_CSD_CFG_REG_CSD1>`                                                                                         | :ref:`0x5012109c <SDDC_CR_REG_CSD_CFG_REG_CSD1>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CSD_CFG_REG_CSD2 <SDDC_CR_REG_CSD_CFG_REG_CSD2>`                                                                                         | :ref:`0x501210a0 <SDDC_CR_REG_CSD_CFG_REG_CSD2>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_CSD_CFG_REG_CSD3 <SDDC_CR_REG_CSD_CFG_REG_CSD3>`                                                                                         | :ref:`0x501210a4 <SDDC_CR_REG_CSD_CFG_REG_CSD3>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SCR_CFG_REG_SCR0 <SDDC_CR_REG_SCR_CFG_REG_SCR0>`                                                                                         | :ref:`0x501210a8 <SDDC_CR_REG_SCR_CFG_REG_SCR0>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SCR_CFG_REG_SCR1 <SDDC_CR_REG_SCR_CFG_REG_SCR1>`                                                                                         | :ref:`0x501210ac <SDDC_CR_REG_SCR_CFG_REG_SCR1>`                                             |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0>`                                                                 | :ref:`0x501210b0 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1>`                                                                 | :ref:`0x501210b4 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2>`                                                                 | :ref:`0x501210b8 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3>`                                                                 | :ref:`0x501210bc <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4>`                                                                 | :ref:`0x501210c0 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5>`                                                                 | :ref:`0x501210c4 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6>`                                                                 | :ref:`0x501210c8 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7>`                                                                 | :ref:`0x501210cc <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8>`                                                                 | :ref:`0x501210d0 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9>`                                                                 | :ref:`0x501210d4 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10>`                                                               | :ref:`0x501210d8 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11>`                                                               | :ref:`0x501210dc <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12>`                                                               | :ref:`0x501210e0 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13>`                                                               | :ref:`0x501210e4 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14>`                                                               | :ref:`0x501210e8 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15 <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15>`                                                               | :ref:`0x501210ec <SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15>`                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0>`                                             | :ref:`0x50121100 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1>`                                             | :ref:`0x50121104 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2>`                                             | :ref:`0x50121108 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3>`                                             | :ref:`0x5012110c <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4>`                                             | :ref:`0x50121110 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5>`                                             | :ref:`0x50121114 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6>`                                             | :ref:`0x50121118 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7>`                                             | :ref:`0x5012111c <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8>`                                             | :ref:`0x50121120 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9>`                                             | :ref:`0x50121124 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9>`                       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10>`                                           | :ref:`0x50121128 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11>`                                           | :ref:`0x5012112c <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12>`                                           | :ref:`0x50121130 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13>`                                           | :ref:`0x50121134 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14>`                                           | :ref:`0x50121138 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15>`                                           | :ref:`0x5012113c <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16>`                                           | :ref:`0x50121140 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17>`                                           | :ref:`0x50121144 <SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17>`                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0>` | :ref:`0x50121148 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1>` | :ref:`0x5012114c <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2>` | :ref:`0x50121150 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3>` | :ref:`0x50121154 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4>` | :ref:`0x50121158 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5>` | :ref:`0x5012115c <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6>` | :ref:`0x50121160 <SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6>` |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0>`                             | :ref:`0x50121168 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1>`                             | :ref:`0x5012116c <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2>`                             | :ref:`0x50121170 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3>`                             | :ref:`0x50121174 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4>`                             | :ref:`0x50121178 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5>`                             | :ref:`0x5012117c <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6>`                             | :ref:`0x50121180 <SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0>`                             | :ref:`0x50121188 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1>`                             | :ref:`0x5012118c <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2>`                             | :ref:`0x50121190 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3>`                             | :ref:`0x50121194 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4>`                             | :ref:`0x50121198 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5>`                             | :ref:`0x5012119c <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6>`                             | :ref:`0x501211a0 <SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6>`               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0>`     | :ref:`0x501211a8 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1>`     | :ref:`0x501211ac <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2>`     | :ref:`0x501211b0 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3>`     | :ref:`0x501211b4 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4>`     | :ref:`0x501211b8 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5>`     | :ref:`0x501211bc <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6>`     | :ref:`0x501211c0 <SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6>`   |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0>`                                                                 | :ref:`0x501211c8 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1>`                                                                 | :ref:`0x501211cc <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2>`                                                                 | :ref:`0x501211d0 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3>`                                                                 | :ref:`0x501211d4 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4>`                                                                 | :ref:`0x501211d8 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5>`                                                                 | :ref:`0x501211dc <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6>`                                                                 | :ref:`0x501211e0 <SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6>`                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
| :ref:`SDDC_CR_REG_UHS_1_SUPPORT <SDDC_CR_REG_UHS_1_SUPPORT>`                                                                                               | :ref:`0x501211f0 <SDDC_CR_REG_UHS_1_SUPPORT>`                                                |
+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+

SDDC_SFR_IO
^^^^^^^^^^^

`Address: 0x50121000 + 0x0 = 0x50121000`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_SFR_IO

        {
            "reg": [
                {"name": "sfr_io",  "bits": 2},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------+------------------------------------+
| Field | Name   | Description                        |
+=======+========+====================================+
| [1:0] | SFR_IO | sfr_io read/write control register |
+-------+--------+------------------------------------+

SDDC_SFR_AR
^^^^^^^^^^^

`Address: 0x50121000 + 0x4 = 0x50121004`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_SFR_AR

        {
            "reg": [
                {"name": "sfr_ar",  "type": 4, "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+------------------------------------------------+
| Field  | Name   | Description                                    |
+========+========+================================================+
| [31:0] | SFR_AR | sfr_ar performs action on write of value: 0x5a |
+--------+--------+------------------------------------------------+

SDDC_CR_OCR
^^^^^^^^^^^

`Address: 0x50121000 + 0x10 = 0x50121010`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_OCR

        {
            "reg": [
                {"name": "cr_ocr",  "bits": 24},
                {"bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+------------------------------------+
| Field  | Name   | Description                        |
+========+========+====================================+
| [23:0] | CR_OCR | cr_ocr read/write control register |
+--------+--------+------------------------------------+

SDDC_CR_RDFFTHRES
^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x14 = 0x50121014`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_RDFFTHRES

        {
            "reg": [
                {"name": "cr_rdffthres",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------------+------------------------------------------+
| Field | Name         | Description                              |
+=======+==============+==========================================+
| [7:0] | CR_RDFFTHRES | cr_rdffthres read/write control register |
+-------+--------------+------------------------------------------+

SDDC_CR_REV
^^^^^^^^^^^

`Address: 0x50121000 + 0x18 = 0x50121018`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REV

        {
            "reg": [
                {"name": "cfg_reg_sd_spec_revision",  "bits": 8},
                {"name": "cfg_reg_cccr_sdio_revision",  "bits": 8},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------------------+--------------------------------------------------------+
| Field  | Name                       | Description                                            |
+========+============================+========================================================+
| [7:0]  | CFG_REG_SD_SPEC_REVISION   | cfg_reg_sd_spec_revision read/write control register   |
+--------+----------------------------+--------------------------------------------------------+
| [15:8] | CFG_REG_CCCR_SDIO_REVISION | cfg_reg_cccr_sdio_revision read/write control register |
+--------+----------------------------+--------------------------------------------------------+

SDDC_CR_BACSA
^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1c = 0x5012101c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BACSA

        {
            "reg": [
                {"name": "cfg_base_addr_csa",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------+-----------------------------------------------+
| Field  | Name              | Description                                   |
+========+===================+===============================================+
| [17:0] | CFG_BASE_ADDR_CSA | cfg_base_addr_csa read/write control register |
+--------+-------------------+-----------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x20 = 0x50121020`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0

        {
            "reg": [
                {"name": "cfg_base_addr_io_func0",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC0 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x24 = 0x50121024`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1

        {
            "reg": [
                {"name": "cfg_base_addr_io_func1",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC1 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x28 = 0x50121028`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2

        {
            "reg": [
                {"name": "cfg_base_addr_io_func2",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC2 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x2c = 0x5012102c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3

        {
            "reg": [
                {"name": "cfg_base_addr_io_func3",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC3 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x30 = 0x50121030`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4

        {
            "reg": [
                {"name": "cfg_base_addr_io_func4",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC4 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x34 = 0x50121034`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5

        {
            "reg": [
                {"name": "cfg_base_addr_io_func5",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC5 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x38 = 0x50121038`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6

        {
            "reg": [
                {"name": "cfg_base_addr_io_func6",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC6 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x3c = 0x5012103c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7

        {
            "reg": [
                {"name": "cfg_base_addr_io_func7",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------------+---------------------------------------------------+
| Field  | Name                   | Description                                       |
+========+========================+===================================================+
| [17:0] | CFG_BASE_ADDR_IO_FUNC7 | cfg_base_addr_io_func read/write control register |
+--------+------------------------+---------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x40 = 0x50121040`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr0",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR0 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x44 = 0x50121044`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr1",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR1 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x48 = 0x50121048`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr2",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR2 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x4c = 0x5012104c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr3",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR3 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x50 = 0x50121050`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr4",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR4 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x54 = 0x50121054`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr5",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR5 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x58 = 0x50121058`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr6",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR6 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x5c = 0x5012105c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7

        {
            "reg": [
                {"name": "cfg_reg_func_cis_ptr7",  "bits": 17},
                {"bits": 15}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------+--------------------------------------------------+
| Field  | Name                  | Description                                      |
+========+=======================+==================================================+
| [16:0] | CFG_REG_FUNC_CIS_PTR7 | cfg_reg_func_cis_ptr read/write control register |
+--------+-----------------------+--------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x60 = 0x50121060`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code0",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE0 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x64 = 0x50121064`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code1",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE1 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x68 = 0x50121068`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code2",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE2 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x6c = 0x5012106c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code3",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE3 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x70 = 0x50121070`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code4",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE4 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x74 = 0x50121074`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code5",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE5 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x78 = 0x50121078`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code6",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE6 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x7c = 0x5012107c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7

        {
            "reg": [
                {"name": "cfg_reg_func_ext_std_code7",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+----------------------------+-------------------------------------------------------+
| Field | Name                       | Description                                           |
+=======+============================+=======================================================+
| [7:0] | CFG_REG_FUNC_EXT_STD_CODE7 | cfg_reg_func_ext_std_code read/write control register |
+-------+----------------------------+-------------------------------------------------------+

SDDC_CR_WRITE_PROTECT
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x80 = 0x50121080`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_WRITE_PROTECT

        {
            "reg": [
                {"name": "cr_write_protect",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------------+----------------------------------------------+
| Field | Name             | Description                                  |
+=======+==================+==============================================+
| [0]   | CR_WRITE_PROTECT | cr_write_protect read/write control register |
+-------+------------------+----------------------------------------------+

SDDC_CR_REG_DSR
^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x84 = 0x50121084`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_DSR

        {
            "reg": [
                {"name": "cr_reg_dsr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------+----------------------------------------+
| Field  | Name       | Description                            |
+========+============+========================================+
| [15:0] | CR_REG_DSR | cr_reg_dsr read/write control register |
+--------+------------+----------------------------------------+

SDDC_CR_REG_CID_CFG_REG_CID0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x88 = 0x50121088`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CID_CFG_REG_CID0

        {
            "reg": [
                {"name": "cfg_reg_cid0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CID0 | cr_reg_cid read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CID_CFG_REG_CID1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x8c = 0x5012108c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CID_CFG_REG_CID1

        {
            "reg": [
                {"name": "cfg_reg_cid1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CID1 | cr_reg_cid read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CID_CFG_REG_CID2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x90 = 0x50121090`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CID_CFG_REG_CID2

        {
            "reg": [
                {"name": "cfg_reg_cid2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CID2 | cr_reg_cid read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CID_CFG_REG_CID3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x94 = 0x50121094`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CID_CFG_REG_CID3

        {
            "reg": [
                {"name": "cfg_reg_cid3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CID3 | cr_reg_cid read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CSD_CFG_REG_CSD0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x98 = 0x50121098`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CSD_CFG_REG_CSD0

        {
            "reg": [
                {"name": "cfg_reg_csd0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CSD0 | cr_reg_csd read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CSD_CFG_REG_CSD1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x9c = 0x5012109c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CSD_CFG_REG_CSD1

        {
            "reg": [
                {"name": "cfg_reg_csd1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CSD1 | cr_reg_csd read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CSD_CFG_REG_CSD2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xa0 = 0x501210a0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CSD_CFG_REG_CSD2

        {
            "reg": [
                {"name": "cfg_reg_csd2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CSD2 | cr_reg_csd read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_CSD_CFG_REG_CSD3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xa4 = 0x501210a4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_CSD_CFG_REG_CSD3

        {
            "reg": [
                {"name": "cfg_reg_csd3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_CSD3 | cr_reg_csd read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_SCR_CFG_REG_SCR0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xa8 = 0x501210a8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SCR_CFG_REG_SCR0

        {
            "reg": [
                {"name": "cfg_reg_scr0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_SCR0 | cr_reg_scr read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_SCR_CFG_REG_SCR1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xac = 0x501210ac`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SCR_CFG_REG_SCR1

        {
            "reg": [
                {"name": "cfg_reg_scr1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------+----------------------------------------+
| Field  | Name         | Description                            |
+========+==============+========================================+
| [31:0] | CFG_REG_SCR1 | cr_reg_scr read/write control register |
+--------+--------------+----------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xb0 = 0x501210b0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0

        {
            "reg": [
                {"name": "cfg_reg_sd_status0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS0 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xb4 = 0x501210b4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1

        {
            "reg": [
                {"name": "cfg_reg_sd_status1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS1 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xb8 = 0x501210b8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2

        {
            "reg": [
                {"name": "cfg_reg_sd_status2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS2 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xbc = 0x501210bc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3

        {
            "reg": [
                {"name": "cfg_reg_sd_status3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS3 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xc0 = 0x501210c0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4

        {
            "reg": [
                {"name": "cfg_reg_sd_status4",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS4 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xc4 = 0x501210c4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5

        {
            "reg": [
                {"name": "cfg_reg_sd_status5",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS5 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xc8 = 0x501210c8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6

        {
            "reg": [
                {"name": "cfg_reg_sd_status6",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS6 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xcc = 0x501210cc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7

        {
            "reg": [
                {"name": "cfg_reg_sd_status7",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS7 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xd0 = 0x501210d0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8

        {
            "reg": [
                {"name": "cfg_reg_sd_status8",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS8 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xd4 = 0x501210d4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9

        {
            "reg": [
                {"name": "cfg_reg_sd_status9",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS9 | cr_reg_sd_status read/write control register |
+--------+--------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xd8 = 0x501210d8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10

        {
            "reg": [
                {"name": "cfg_reg_sd_status10",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS10 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xdc = 0x501210dc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11

        {
            "reg": [
                {"name": "cfg_reg_sd_status11",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS11 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xe0 = 0x501210e0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12

        {
            "reg": [
                {"name": "cfg_reg_sd_status12",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS12 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xe4 = 0x501210e4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13

        {
            "reg": [
                {"name": "cfg_reg_sd_status13",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS13 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xe8 = 0x501210e8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14

        {
            "reg": [
                {"name": "cfg_reg_sd_status14",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS14 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0xec = 0x501210ec`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15

        {
            "reg": [
                {"name": "cfg_reg_sd_status15",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------------------+----------------------------------------------+
| Field  | Name                | Description                                  |
+========+=====================+==============================================+
| [31:0] | CFG_REG_SD_STATUS15 | cr_reg_sd_status read/write control register |
+--------+---------------------+----------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x100 = 0x50121100`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func0",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC0 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x104 = 0x50121104`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func1",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC1 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x108 = 0x50121108`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func2",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC2 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x10c = 0x5012110c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func3",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC3 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x110 = 0x50121110`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func4",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC4 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x114 = 0x50121114`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func5",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC5 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x118 = 0x50121118`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func6",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC6 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x11c = 0x5012111c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func7",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC7 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x120 = 0x50121120`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func8",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC8 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x124 = 0x50121124`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func9",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------------------------+----------------------------------------------------+
| Field  | Name                    | Description                                        |
+========+=========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC9 | cfg_base_addr_mem_func read/write control register |
+--------+-------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x128 = 0x50121128`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func10",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC10 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x12c = 0x5012112c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func11",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC11 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x130 = 0x50121130`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func12",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC12 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x134 = 0x50121134`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func13",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC13 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x138 = 0x50121138`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func14",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC14 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x13c = 0x5012113c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func15",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC15 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x140 = 0x50121140`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func16",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC16 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x144 = 0x50121144`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17

        {
            "reg": [
                {"name": "cfg_base_addr_mem_func17",  "bits": 18},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------------+----------------------------------------------------+
| Field  | Name                     | Description                                        |
+========+==========================+====================================================+
| [17:0] | CFG_BASE_ADDR_MEM_FUNC17 | cfg_base_addr_mem_func read/write control register |
+--------+--------------------------+----------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x148 = 0x50121148`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code0",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE0 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x14c = 0x5012114c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code1",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE1 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x150 = 0x50121150`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code2",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE2 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x154 = 0x50121154`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code3",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE3 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x158 = 0x50121158`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code4",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE4 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x15c = 0x5012115c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code5",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE5 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x160 = 0x50121160`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_interface_code6",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+------------------------------------+---------------------------------------------------------------+
| Field | Name                               | Description                                                   |
+=======+====================================+===============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_INTERFACE_CODE6 | cfg_reg_func_isdio_interface_code read/write control register |
+-------+------------------------------------+---------------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x168 = 0x50121168`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE0 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x16c = 0x5012116c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE1 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x170 = 0x50121170`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE2 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x174 = 0x50121174`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE3 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x178 = 0x50121178`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code4",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE4 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x17c = 0x5012117c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code5",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE5 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x180 = 0x50121180`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_code6",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_CODE6 | cfg_reg_func_manufact_code read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x188 = 0x50121188`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO0 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x18c = 0x5012118c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO1 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x190 = 0x50121190`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO2 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x194 = 0x50121194`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO3 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x198 = 0x50121198`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info4",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO4 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x19c = 0x5012119c`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info5",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO5 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1a0 = 0x501211a0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6

        {
            "reg": [
                {"name": "cfg_reg_func_manufact_info6",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------------------+--------------------------------------------------------+
| Field  | Name                        | Description                                            |
+========+=============================+========================================================+
| [15:0] | CFG_REG_FUNC_MANUFACT_INFO6 | cfg_reg_func_manufact_info read/write control register |
+--------+-----------------------------+--------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1a8 = 0x501211a8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code0",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1ac = 0x501211ac`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code1",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1b0 = 0x501211b0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code2",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1b4 = 0x501211b4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code3",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1b8 = 0x501211b8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code4",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1bc = 0x501211bc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code5",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1c0 = 0x501211c0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6

        {
            "reg": [
                {"name": "cfg_reg_func_isdio_type_sup_code6",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-----------------------------------+--------------------------------------------------------------+
| Field | Name                              | Description                                                  |
+=======+===================================+==============================================================+
| [7:0] | CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6 | cfg_reg_func_isdio_type_sup_code read/write control register |
+-------+-----------------------------------+--------------------------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1c8 = 0x501211c8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0

        {
            "reg": [
                {"name": "cfg_reg_func_info0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO0 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1cc = 0x501211cc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1

        {
            "reg": [
                {"name": "cfg_reg_func_info1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO1 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1d0 = 0x501211d0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2

        {
            "reg": [
                {"name": "cfg_reg_func_info2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO2 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1d4 = 0x501211d4`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3

        {
            "reg": [
                {"name": "cfg_reg_func_info3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO3 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1d8 = 0x501211d8`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4

        {
            "reg": [
                {"name": "cfg_reg_func_info4",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO4 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1dc = 0x501211dc`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5

        {
            "reg": [
                {"name": "cfg_reg_func_info5",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO5 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1e0 = 0x501211e0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6

        {
            "reg": [
                {"name": "cfg_reg_func_info6",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------------------+-----------------------------------------------+
| Field  | Name               | Description                                   |
+========+====================+===============================================+
| [15:0] | CFG_REG_FUNC_INFO6 | cfg_reg_func_info read/write control register |
+--------+--------------------+-----------------------------------------------+

SDDC_CR_REG_UHS_1_SUPPORT
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x50121000 + 0x1f0 = 0x501211f0`

    See file:///F:/code/cram-soc/soc-oss/rtl/ifsub/sddc_v0.2.sv

    .. wavedrom::
        :caption: SDDC_CR_REG_UHS_1_SUPPORT

        {
            "reg": [
                {"name": "cfg_reg_max_current",  "bits": 16},
                {"name": "cfg_reg_data_strc_version",  "bits": 8},
                {"name": "cfg_reg_uhs_1_support",  "bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+---------------------------+-------------------------------------------------------+
| Field   | Name                      | Description                                           |
+=========+===========================+=======================================================+
| [15:0]  | CFG_REG_MAX_CURRENT       | cfg_reg_max_current read/write control register       |
+---------+---------------------------+-------------------------------------------------------+
| [23:16] | CFG_REG_DATA_STRC_VERSION | cfg_reg_data_strc_version read/write control register |
+---------+---------------------------+-------------------------------------------------------+
| [31:24] | CFG_REG_UHS_1_SUPPORT     | cfg_reg_uhs_1_support read/write control register     |
+---------+---------------------------+-------------------------------------------------------+

