// Seed: 3119524369
program module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9
);
  logic [7:0] id_11;
  if (-1) wire id_12;
  else wire id_13;
  assign id_11[1] = 1'h0 & id_8;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output uwire id_14,
    input wand id_15,
    output tri1 id_16,
    output wor id_17,
    input uwire id_18,
    input tri1 id_19,
    output uwire id_20,
    output supply1 id_21,
    inout tri0 id_22,
    input supply0 id_23,
    input wire id_24,
    input tri1 id_25,
    output wand id_26,
    output uwire id_27,
    input wor id_28,
    output tri0 id_29,
    input tri1 id_30,
    input wand id_31,
    input tri0 id_32,
    input tri0 id_33,
    input tri0 id_34,
    input wor id_35,
    output tri id_36,
    output tri0 id_37,
    output tri id_38
);
  wire id_40;
  module_0 modCall_1 (
      id_34,
      id_33,
      id_35,
      id_2,
      id_35,
      id_2,
      id_1,
      id_18,
      id_30,
      id_6
  );
endmodule
