
---------- Begin Simulation Statistics ----------
final_tick                                  200309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60124                       # Simulator instruction rate (inst/s)
host_mem_usage                                 877620                       # Number of bytes of host memory used
host_op_rate                                    66142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.16                       # Real time elapsed on the host
host_tick_rate                               48159578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250003                       # Number of instructions simulated
sim_ops                                        275099                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000200                       # Number of seconds simulated
sim_ticks                                   200309000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.784489                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   29618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                38077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             71150                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                598                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2552                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1954                       # Number of indirect misses.
system.cpu.branchPred.lookups                  119286                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          275                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    103134                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   104598                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17200                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      36250                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4718                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             528                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          252237                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250738                       # Number of instructions committed
system.cpu.commit.committedOps                 275834                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       287781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.958486                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.582203                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       169643     58.95%     58.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44579     15.49%     74.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        42030     14.60%     89.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6189      2.15%     91.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15818      5.50%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2087      0.73%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1842      0.64%     98.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          875      0.30%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4718      1.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       287781                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 3137                       # Number of function calls committed.
system.cpu.commit.int_insts                    254606                       # Number of committed integer instructions.
system.cpu.commit.loads                         20326                       # Number of loads committed
system.cpu.commit.membars                         520                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           192431     69.76%     69.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054     14.52%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.01%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.01%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.01%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             22      0.01%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20326      7.37%     91.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22928      8.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            275834                       # Class of committed instruction
system.cpu.commit.refs                          43254                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       441                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250003                       # Number of Instructions Simulated
system.cpu.committedOps                        275099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.602457                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.602457                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 79230                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1373                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                28760                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 754836                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   112586                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    118158                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17234                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  5153                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5245                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      119286                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     89337                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        181384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3653                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         740235                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   36840                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.297754                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             132407                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              49481                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.847728                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             332453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.707294                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.460016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   184681     55.55%     55.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7906      2.38%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15124      4.55%     62.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     9054      2.72%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15664      4.71%     69.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4030      1.21%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6113      1.84%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3800      1.14%     74.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    86081     25.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               332453                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           68166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18711                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    58232                       # Number of branches executed
system.cpu.iew.exec_nop                          2699                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.990205                       # Inst execution rate
system.cpu.iew.exec_refs                        72747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      30905                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   27847                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 50529                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                728                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1279                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                42897                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              528181                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41842                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35100                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                396695                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   351                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17234                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   308                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              606                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1020                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        30195                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        19961                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16625                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2086                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    406134                       # num instructions consuming a value
system.cpu.iew.wb_count                        382616                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605091                       # average fanout of values written-back
system.cpu.iew.wb_producers                    245748                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.955062                       # insts written-back per cycle
system.cpu.iew.wb_sent                         389487                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   507122                       # number of integer regfile reads
system.cpu.int_regfile_writes                  317118                       # number of integer regfile writes
system.cpu.ipc                               0.624042                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.624042                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 4      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                312418     72.35%     72.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40489      9.38%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.01%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   23      0.01%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.01%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                44656     10.34%     92.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               34117      7.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 431800                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2605                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006033                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1310     50.29%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     50.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.08%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     50.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    642     24.64%     75.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   651     24.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 432861                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1197405                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       381695                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            772109                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     524754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    431800                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 728                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          250357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2148                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            200                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       204668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        332453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.298830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.850010                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              176547     53.10%     53.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               46834     14.09%     67.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               46449     13.97%     81.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               11031      3.32%     84.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               21306      6.41%     90.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17448      5.25%     96.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5461      1.64%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5271      1.59%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2106      0.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          332453                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.077832                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1540                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3396                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          921                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3753                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                35                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              346                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                50529                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               42897                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  256563                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2081                       # number of misc regfile writes
system.cpu.numCycles                           400619                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   28871                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                317779                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    809                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   128620                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                957645                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 642088                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              661327                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    107236                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1696                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17234                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4344                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   343522                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           786070                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          46148                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2136                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     18283                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            735                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2296                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       810913                       # The number of ROB reads
system.cpu.rob.rob_writes                     1101182                       # The number of ROB writes
system.cpu.timesIdled                             779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      954                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      85                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1922                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1337                       # Transaction distribution
system.membus.trans_dist::ReadExReq               464                       # Transaction distribution
system.membus.trans_dist::ReadExResp              464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1337                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  115264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1922                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1922    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1922                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2381000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9551500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1095                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          285                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          121                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       156544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        54592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 211136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2224                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2221     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2224                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2941000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1188999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2026500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   23                       # number of demand (read+write) hits
system.l2.demand_hits::total                      302                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 279                       # number of overall hits
system.l2.overall_hits::.cpu.data                  23                       # number of overall hits
system.l2.overall_hits::total                     302                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                729                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1801                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1072                       # number of overall misses
system.l2.overall_misses::.cpu.data               729                       # number of overall misses
system.l2.overall_misses::total                  1801                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     58657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142651500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83994000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     58657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142651500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              752                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2103                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             752                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2103                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.793486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.969415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856396                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.793486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.969415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856396                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78352.611940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80462.962963                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79206.829539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78352.611940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80462.962963                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79206.829539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     51367500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    124641500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     51367500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    124641500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.793486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.969415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.856396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.793486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.969415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.856396                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68352.611940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70462.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69206.829539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68352.611940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70462.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69206.829539                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              101                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1093                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1093                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1093                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1093                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 464                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     36804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      36804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79320.043103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79320.043103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     32164500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     32164500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69320.043103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69320.043103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83994000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.793486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.793486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78352.611940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78352.611940                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.793486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.793486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68352.611940                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68352.611940                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21853000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.929825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.929825                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82464.150943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82464.150943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          265                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19203000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.929825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72464.150943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72464.150943                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             121                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2292000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2292000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18942.148760                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18942.148760                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1213.116179                       # Cycle average of tags in use
system.l2.tags.total_refs                        3367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1818                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.852035                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.265515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       730.836989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       472.013675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.037021                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1427                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.055481                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     29722                       # Number of tag accesses
system.l2.tags.data_accesses                    29722                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          68608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             115264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1801                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         342510821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232920138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             575430959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    342510821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        342510821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        342510821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232920138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            575430959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000587000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16763500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50532250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9307.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28057.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1436                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.186630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.386963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.346265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           90     25.07%     25.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          112     31.20%     56.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           51     14.21%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      5.57%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      6.41%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      4.46%     86.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.95%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      3.34%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      7.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          359                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 115264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  115264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    575.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     200096500                       # Total gap between requests
system.mem_ctrls.avgGap                     111103.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 342510820.781892001629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 232920138.386193335056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          729                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29193250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21339000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27232.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29271.60                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1013880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               519915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5355000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         60738630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         25770720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          108764145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.981818                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     66499000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    127310000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7504140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         62277630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         24474720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          112057200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.421693                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     63101500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    130707500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        87004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            87004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        87004                       # number of overall hits
system.cpu.icache.overall_hits::total           87004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2331                       # number of overall misses
system.cpu.icache.overall_misses::total          2331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135848999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135848999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135848999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135848999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        89335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        89335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        89335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        89335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58279.278850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58279.278850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58279.278850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58279.278850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          628                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1095                       # number of writebacks
system.cpu.icache.writebacks::total              1095                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          980                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          980                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          980                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          980                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1351                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89067999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89067999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89067999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89067999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65927.460400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65927.460400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65927.460400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65927.460400                       # average overall mshr miss latency
system.cpu.icache.replacements                   1095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        87004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           87004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135848999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135848999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        89335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        89335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58279.278850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58279.278850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          980                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          980                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89067999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89067999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65927.460400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65927.460400                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.601730                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               88355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.399704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.601730                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            180021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           180021                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        58124                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            58124                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        58130                       # number of overall hits
system.cpu.dcache.overall_hits::total           58130                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2596                       # number of overall misses
system.cpu.dcache.overall_misses::total          2596                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    179635380                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    179635380                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    179635380                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    179635380                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        60718                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60718                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        60726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042722                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042722                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69250.339244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69250.339244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69196.987673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69196.987673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.350993                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1725                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1725                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          871                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     63428409                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     63428409                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     63612909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     63612909                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72990.113924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72990.113924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73034.338691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73034.338691                       # average overall mshr miss latency
system.cpu.dcache.replacements                    171                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37832000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        38303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70582.089552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70582.089552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78756.227758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78756.227758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        20357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          20357                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1942                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    138087460                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    138087460                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        22299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        22299                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.087089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71105.798146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71105.798146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37697989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37697989                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79868.620763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79868.620763                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             6                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          116                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          116                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3715920                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3715920                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          116                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          116                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32033.793103                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32033.793103                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          116                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          116                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3599920                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3599920                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31033.793103                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31033.793103                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          642                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          642                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       364000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       364000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003091                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003091                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          520                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          520                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          520                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.549113                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               60165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.917526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.549113                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.447802                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            124659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           124659                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    200309000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    200309000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
