# Reti_Logiche_Project

-VHDL project for the "Reti Logiche" course during my Bachelor Degree in Computer Engineering at Politecnico di Milano, the project was developed in March 2019.
