&amba_pl {
	hdmiphy_ss_hdmi_gt_controller_0: hdmi_gt_controller@a4070000 {
		clock-names = "gt_refclk0_odiv2", "gt_refclk1_odiv2", "gt_refclk2_odiv2", "sb_aclk", "axi4lite_aclk", "apb_clk", "vid_phy_axi4lite_aclk", "drpclk", "tmds_clock", "link_clk";
		clocks = <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_4>, <&versal_clk 65>, <&versal_clk 65>, <&versal_clk 65>, <&versal_clk 65>, <&versal_clk 65>, <&idt_241 1>, <&idt_241 1>;
		compatible = "xlnx,v-hdmi-gt-controller-1.0";
		interrupt-names = "irq";
		interrupt-parent = <&gic>;
		interrupts = <0 89 4>;
		reg = <0x0 0xa4070000 0x0 0x10000>;
		xlnx,err-irq-en = <0>;
		xlnx,gt-direction = <0x1>;
		xlnx,hdmi-fast-switch = <0>;
		xlnx,input-pixels-per-clock = <4>;
		xlnx,nidru = <1>;
		xlnx,nidru-refclk-sel = <2>;
		xlnx,hdmi-connector = <&xfmc>;
		xlnx,rx-frl-refclk-sel = <2>;
		xlnx,rx-no-of-channels = <4>;
		xlnx,rx-pll-selection = <8>;
		xlnx,rx-protocol = <2>;
		xlnx,rx-refclk-sel = <0>;
		xlnx,rx-max-gt-line-rate = <0xc>;
		xlnx,tx-max-gt-line-rate = <0xc>;
		xlnx,transceiver-type = <8>;
		xlnx,transceiver-width = <4>;
		xlnx,tx-buffer-bypass = <1>;
		xlnx,tx-frl-refclk-sel = <2>;
		xlnx,tx-no-of-channels = <4>;
		xlnx,tx-pll-selection = <7>;
		xlnx,tx-protocol = <2>;
		xlnx,tx-refclk-sel = <1>;
		xlnx,use-gt-ch4-hdmi = <1>;

		vphy_lane0: vphy_lane@0 {
			#phy-cells = <4>;
		};
		vphy_lane1: vphy_lane@1 {
			#phy-cells = <4>;
		};
		vphy_lane2: vphy_lane@2 {
			#phy-cells = <4>;
		};
		vphy_lane3: vphy_lane@3 {
			#phy-cells = <4>;
		};
	};

	hdmi_v_hdmi_txss1_0: v_hdmi_txss1@a4040000 {
		clock-names = "s_axi_cpu_aclk", "link_clk", "video_clk", "frl_clk", "s_axis_video_aclk";
		clocks = <&versal_clk 65>, <&misc_clk_1>, <&misc_clk_1>, <&misc_clk_2>, <&misc_clk_1>;
		compatible = "xlnx,v-hdmi-txss1-1.2";
		interrupt-names = "irq";
		interrupt-parent = <&gic>;
		interrupts = <0 88 4>;
		reg = <0x0 0xa4040000 0x0 0x20000>;
		xlnx,add-core-dbg = <0x0>;
		xlnx,add-mark-dbg = "false";
		xlnx,addr-width = <0xa>;
		xlnx,dsc-en = <0x0>;
		xlnx,dynamic-hdr = <0x0>;
		xlnx,exdes-axilite-freq = <0x64>;
		xlnx,exdes-nidru = "true";
		xlnx,exdes-rx-pll-selection = <0x0>;
		xlnx,exdes-topology = <0x0>;
		xlnx,exdes-tx-pll-selection = <0x1>;
		xlnx,frl-clk-freq-khz = <0x4f588>;
		xlnx,frl-sm-vcke = <0x0>;
		xlnx,hdmi-fb-enable = "false";
		xlnx,hdmi-version = <0x4>;
		xlnx,hpd-invert = "true";
		xlnx,hysteresis-level = <0x1ff>;
		xlnx,include-hdcp = "false";
		xlnx,include-hdcp-1-4 = "false";
		xlnx,include-hdcp-2-2 = "false";
		xlnx,include-low-reso-vid = "true";
		xlnx,include-yuv420-sup = "true";
		xlnx,input-pixels-per-clock = <0x4>;
		xlnx,max-bits-per-component = <0x8>;
		xlnx,max-frl-rate = <0x4>;
		xlnx,native-exdes-en = <0x0>;
		xlnx,num-of-gt-lane = <0x4>;
		xlnx,smartconnect-enable = "false";
		xlnx,validation-enable = "false";
		xlnx,vid-clk-freq-khz = <0x493e0>;
		xlnx,vid-interface = <0x0>;
		xlnx,video-mask-enable = <0x1>;
		xlnx,vrr-support = <0x1>;
		phy-names = "hdmi-phy0", "hdmi-phy1", "hdmi-phy2", "hdmi-phy3";
		phys = <&vphy_lane0 0 1 1 1>, <&vphy_lane1 0 1 1 1>, <&vphy_lane2 0 1 1 1>, <&vphy_lane3 0 1 1 1>;

		hdmitx_portshdmi_v_hdmi_txss1_0: ports {
			#size-cells = <0>;
			#address-cells = <1>;

			encoder_hdmi_porthdmi_v_hdmi_txss1_0: port@0 {
				reg = <0>;
				hdmi_v_hdmi_txss1_0hdmi_v_mix_0: endpoint {
					remote-endpoint = <&mixer_crtchdmi_v_mix_0>;
				};
			};
		};

		i2c-bus {
		};
	};

	xfmc:xv_fmc {
		compatible = "vfmc";
	};

	hdmi_axi_gpio: gpio@a4100000 {
		#gpio-cells = <2>;
		clock-names = "s_axi_aclk";
		clocks = <&misc_clk_1>;
		compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
		gpio-controller ;
		reg = <0x0 0xa4100000 0x0 0x10000>;
		xlnx,all-inputs = <0x0>;
		xlnx,all-inputs-2 = <0x0>;
		xlnx,all-outputs = <0x1>;
		xlnx,all-outputs-2 = <0x0>;
		xlnx,dout-default = <0x00000003>;
		xlnx,dout-default-2 = <0x00000000>;
		xlnx,gpio-width = <0x2>;
		xlnx,gpio2-width = <0x20>;
		xlnx,interrupt-present = <0x0>;
		xlnx,is-dual = <0x0>;
		xlnx,tri-default = <0xFFFFFFFF>;
		xlnx,tri-default-2 = <0xFFFFFFFF>;
	};

	hdmi_v_mix_0: v_mix@a4080000 {
		clock-names = "ap_clk";
		clocks = <&misc_clk_1>;
		compatible = "xlnx,v-mix-5.2", "xlnx,mixer-3.0", "xlnx,mixer-4.0", "xlnx,mixer-5.0";
		interrupt-names = "interrupt";
		interrupt-parent = <&gic>;
		interrupts = <0 86 4>;
		reg = <0x0 0xa4080000 0x0 0x10000>;
		reset-gpios = <&hdmi_axi_gpio 1 1>;
		xlnx,bpc = <8>;
		xlnx,dma-addr-width = <64>;
		xlnx,num-layers = <5>;
		xlnx,ppc = <4>;

		crtc_mixer_porthdmi_v_mix_0: port@0 {
			reg = <0>;
			mixer_crtchdmi_v_mix_0: endpoint {
				remote-endpoint = <&hdmi_v_hdmi_txss1_0hdmi_v_mix_0>;
			};
		};

		xx_mix_masterhdmi_v_mix_0: layer_0 {
			xlnx,layer-id = <0>;
			xlnx,layer-max-height = <2160>;
			xlnx,layer-max-width = <3840>;
			xlnx,vformat = "RG24";
			xlnx,layer-primary ;
		};

		xx_mix_overlay_1hdmi_v_mix_0: layer_1 {
			xlnx,layer-alpha ;
			xlnx,layer-id = <1>;
			xlnx,layer-max-width = <1920>;
			xlnx,vformat = "RG24";
		};

		xx_mix_overlay_2hdmi_v_mix_0: layer_2 {
			xlnx,layer-alpha ;
			xlnx,layer-id = <2>;
			xlnx,layer-max-width = <1920>;
			xlnx,vformat = "RG24";
		};

		xx_mix_overlay_3hdmi_v_mix_0: layer_3 {
			xlnx,layer-alpha ;
			xlnx,layer-id = <3>;
			xlnx,layer-max-width = <1920>;
			xlnx,vformat = "RG24";
		};

		xx_mix_overlay_4hdmi_v_mix_0: layer_4 {
			xlnx,layer-alpha ;
			xlnx,layer-id = <4>;
			xlnx,layer-max-width = <1920>;
			xlnx,vformat = "RG24";
		};

		xx_mix_logohdmi_v_mix_0: logo {
			xlnx,layer-id = <5>;
			xlnx,logo-height = <64>;
			xlnx,logo-width = <64>;
		};
	};


	ref40: ref40m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <40000000>;
	};

	cips_ss_0_axi_iic_0: i2c@a40c0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "s_axi_aclk";
		clocks = <&versal_clk 65>;
		compatible = "xlnx,axi-iic-2.1", "xlnx,xps-iic-2.00.a";
		interrupt-names = "iic2intc_irpt";
		interrupt-parent = <&gic>;
		interrupts = <0 90 4>;
		reg = <0x0 0xa40c0000 0x0 0x10000>;

		idt_241: clock-generator@6c {
			compatible = "idt,idt8t49";
			#clock-cells = <1>;
			reg = <0x6c>;
			clocks = <&ref40>;
			clock-frequency = <148500000>;
			clock-names = "input-xtal";
		};
	
		ti_tmds1204_tx: ti_tmds1204-tx@5e {
			compatible = "ti_tmds1204,ti_tmds1204-tx";
			#clock-cells = <1>;
			reg = <0x5e>;
			clocks = <&ref40>;
			clock-frequency = <148500000>;
			clock-names = "input-xtal";
		};
	};
};
