// Seed: 574845875
module module_0 #(
    parameter id_1 = 32'd29
);
  supply0 [-1 'b0 : 1] _id_1 = -1;
  logic [7:0][1 : id_1] id_2 = id_2[-1];
  wire id_3 = id_2;
  assign id_3 = id_3;
  assign {id_1, -1, "" == 1, -1, id_3} = id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  wire [-1 : id_1] id_4;
  wire id_5;
  wire id_6, id_7;
endmodule
