<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DDR_Interface.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ddr2_sdram.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ddr2_sdram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ddr2_sdram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ddr2_sdram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ddr2_sdram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ddr2_sdram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ddr2_sdram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ddr2_sdram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ddr2_sdram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ddr2_sdram_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_sdram_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ddr2_sdram_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_sdram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ddr2_tb_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ddr2_tb_top.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="ddr2_tb_top.lso"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ddr2_tb_top.ncd"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="ddr2_tb_top.ngc"/>
    <file xil_pn:fileType="FILE_NGD" xil_pn:name="ddr2_tb_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ddr2_tb_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ddr2_tb_top.pad"/>
    <file xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ddr2_tb_top.par"/>
    <file xil_pn:fileType="FILE_PCF" xil_pn:name="ddr2_tb_top.pcf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ddr2_tb_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ddr2_tb_top.ptwx"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ddr2_tb_top.stx"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ddr2_tb_top.syr"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ddr2_tb_top.twr"/>
    <file xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ddr2_tb_top.twx"/>
    <file xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ddr2_tb_top.unroutes"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ddr2_tb_top.xpi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ddr2_tb_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ddr2_tb_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ddr2_tb_top_map.map"/>
    <file xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ddr2_tb_top_map.mrp"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ddr2_tb_top_map.ncd"/>
    <file xil_pn:fileType="FILE_NGM" xil_pn:name="ddr2_tb_top_map.ngm"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_tb_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_tb_top_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ddr2_tb_top_pad.csv"/>
    <file xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ddr2_tb_top_pad.txt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_tb_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ddr2_tb_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ddr2_tb_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ddr2_tb_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ddr2_tb_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1381278312" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1381278312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279292" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4775264740405500839" xil_pn:start_ts="1381279292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279292" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8270617070687597234" xil_pn:start_ts="1381279292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381278313" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1381278312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279292" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3420425849477182087" xil_pn:start_ts="1381279292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381278313" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1381278313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279292" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4232465454495483416" xil_pn:start_ts="1381279292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279381" xil_pn:in_ck="869646926276708146" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-8139207613932408532" xil_pn:start_ts="1381279292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ddr2_sdram.lso"/>
      <outfile xil_pn:name="ddr2_sdram.ngc"/>
      <outfile xil_pn:name="ddr2_sdram.ngr"/>
      <outfile xil_pn:name="ddr2_sdram.prj"/>
      <outfile xil_pn:name="ddr2_sdram.stx"/>
      <outfile xil_pn:name="ddr2_sdram.syr"/>
      <outfile xil_pn:name="ddr2_sdram.xst"/>
      <outfile xil_pn:name="ddr2_sdram_xst.xrpt"/>
      <outfile xil_pn:name="ddr2_tb_top.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1381279503" xil_pn:in_ck="-2301638237541648880" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767232228997111460" xil_pn:start_ts="1381279503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1381279574" xil_pn:in_ck="-6907827740868158536" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7445310932224320215" xil_pn:start_ts="1381279562">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ddr2_sdram.bld"/>
      <outfile xil_pn:name="ddr2_sdram_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1381278712" xil_pn:in_ck="3335045001618922330" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1381278672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1381278786" xil_pn:in_ck="7293499230658168691" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1381278712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1381278786" xil_pn:in_ck="3335045001618922198" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1381278773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
