{
    "id": "1554280243",
    "title": "Speeding Up Verification of RTL Designs by Computing One-to-one Abstractions with Reduced Signal Widths",
    "venue": "VLSI-SOC '01 Proceedings of the IFIP TC10/WG10.5 Eleventh International Conference on Very Large Scale Integration of Systems-on/Chip: SOC Design Methodologies",
    "year": 2001,
    "authors": [
        {
            "name": "Peer Johannsen",
            "id": "2143575355",
            "org": "Siemens AG"
        },
        {
            "name": "Rolf Drechsler",
            "id": "2132216446",
            "org": "University of Bremen"
        }
    ],
    "fields_of_study": [
        "Algorithm",
        "Computer science",
        "Abstraction",
        "Digital electronics",
        "Computer engineering",
        "Counterexample",
        "Model checking",
        "Electronic circuit",
        "Signal Width",
        "Boolean satisfiability problem",
        "If and only if"
    ],
    "references": [
        "1498875780",
        "1544872225",
        "1590506622",
        "1690077128",
        "2024148935",
        "2033546932",
        "2080267935",
        "2080593426",
        "2125024536",
        "2154211329"
    ]
}