/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 120 256 304 272)
	(text "INPUT" (rect 141 0 169 10)(font "Arial" (font_size 6)))
	(text "MAX10_CLK1_50" (rect 5 0 89 12)(font "Arial" ))
	(pt 184 8)
	(drawing
		(line (pt 100 12)(pt 125 12))
		(line (pt 100 4)(pt 125 4))
		(line (pt 129 8)(pt 184 8))
		(line (pt 100 12)(pt 100 4))
		(line (pt 125 4)(pt 129 8))
		(line (pt 125 12)(pt 129 8))
	)
	(text "VCC" (rect 144 7 164 17)(font "Arial" (font_size 6)))
)
(symbol
	(rect 456 208 592 304)
	(text "roll" (rect 5 0 23 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "roll" (rect 0 0 18 19)(font "Intel Clear" (font_size 8)))
		(text "roll" (rect 21 27 39 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 43 37 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "rstn" (rect 0 0 22 19)(font "Intel Clear" (font_size 8)))
		(text "rstn" (rect 21 59 43 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 136 32)
		(output)
		(text "HEX0[6..0]" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "HEX0[6..0]" (rect 52 27 115 46)(font "Intel Clear" (font_size 8)))
		(line (pt 136 32)(pt 120 32)(line_width 3))
	)
	(port
		(pt 136 48)
		(output)
		(text "LEDR[2..0]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "LEDR[2..0]" (rect 53 43 115 62)(font "Intel Clear" (font_size 8)))
		(line (pt 136 48)(pt 120 48)(line_width 3))
	)
	(port
		(pt 136 64)
		(output)
		(text "LEDR[9..3]" (rect 0 0 62 19)(font "Intel Clear" (font_size 8)))
		(text "LEDR[9..3]" (rect 53 59 115 78)(font "Intel Clear" (font_size 8)))
		(line (pt 136 64)(pt 120 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 120 80))
	)
)
