-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_patch_embed_accumulate_read_16u_128u_8u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    image_r : IN STD_LOGIC_VECTOR (63 downto 0);
    image_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    image_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    image_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    image_stream_full_n : IN STD_LOGIC;
    image_stream_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (6 downto 0) );
end;


architecture behav of ViT_act_patch_embed_accumulate_read_16u_128u_8u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (43 downto 0) := "00000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (43 downto 0) := "00000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (43 downto 0) := "00000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (43 downto 0) := "00000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (43 downto 0) := "00000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (43 downto 0) := "00000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (43 downto 0) := "00001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (43 downto 0) := "00010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (43 downto 0) := "00100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (43 downto 0) := "01000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (43 downto 0) := "10000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv12_C : STD_LOGIC_VECTOR (11 downto 0) := "000000001100";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv12_E : STD_LOGIC_VECTOR (11 downto 0) := "000000001110";
    constant ap_const_lv12_F : STD_LOGIC_VECTOR (11 downto 0) := "000000001111";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv12_13 : STD_LOGIC_VECTOR (11 downto 0) := "000000010011";
    constant ap_const_lv12_14 : STD_LOGIC_VECTOR (11 downto 0) := "000000010100";
    constant ap_const_lv12_15 : STD_LOGIC_VECTOR (11 downto 0) := "000000010101";
    constant ap_const_lv12_16 : STD_LOGIC_VECTOR (11 downto 0) := "000000010110";
    constant ap_const_lv12_17 : STD_LOGIC_VECTOR (11 downto 0) := "000000010111";
    constant ap_const_lv12_18 : STD_LOGIC_VECTOR (11 downto 0) := "000000011000";
    constant ap_const_lv12_19 : STD_LOGIC_VECTOR (11 downto 0) := "000000011001";
    constant ap_const_lv12_1A : STD_LOGIC_VECTOR (11 downto 0) := "000000011010";
    constant ap_const_lv12_1B : STD_LOGIC_VECTOR (11 downto 0) := "000000011011";
    constant ap_const_lv12_1C : STD_LOGIC_VECTOR (11 downto 0) := "000000011100";
    constant ap_const_lv12_1D : STD_LOGIC_VECTOR (11 downto 0) := "000000011101";
    constant ap_const_lv12_1E : STD_LOGIC_VECTOR (11 downto 0) := "000000011110";
    constant ap_const_lv12_1F : STD_LOGIC_VECTOR (11 downto 0) := "000000011111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inout1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal inout1_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal image_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal zext_ln41_fu_838_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_reg_2692 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_1_fu_850_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_1_reg_2697 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_2_fu_862_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_2_reg_2702 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_3_fu_874_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_3_reg_2707 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_4_fu_886_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_4_reg_2712 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_5_fu_898_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_5_reg_2717 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_6_fu_910_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_6_reg_2722 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_7_fu_922_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_7_reg_2727 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_8_fu_934_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_8_reg_2732 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_9_fu_946_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_9_reg_2737 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_10_fu_958_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_10_reg_2742 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_11_fu_970_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_11_reg_2747 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_12_fu_982_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_12_reg_2752 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_13_fu_994_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_13_reg_2757 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_14_fu_1006_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_14_reg_2762 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_15_fu_1018_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_15_reg_2767 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_16_fu_1030_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_16_reg_2772 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_17_fu_1042_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_17_reg_2777 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_18_fu_1054_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_18_reg_2782 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_19_fu_1066_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_19_reg_2787 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_20_fu_1078_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_20_reg_2792 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_21_fu_1090_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_21_reg_2797 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_22_fu_1102_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_22_reg_2802 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_23_fu_1114_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_23_reg_2807 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_24_fu_1126_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_24_reg_2812 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_25_fu_1138_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_25_reg_2817 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_26_fu_1150_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_26_reg_2822 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_27_fu_1162_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_27_reg_2827 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_28_fu_1174_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_28_reg_2832 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_29_fu_1186_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_29_reg_2837 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_30_fu_1198_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln41_30_reg_2842 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln33_fu_1210_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln33_reg_2847 : STD_LOGIC_VECTOR (255 downto 0);
    signal add_ln33_30_fu_1228_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln33_30_reg_2855 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln36_fu_1247_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln36_reg_2860 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln33_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_offset_1_fu_1258_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_offset_1_reg_2899 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln39_fu_1274_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_reg_2907 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp1_fu_1288_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp1_reg_2912 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln39_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_reg_2947 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_2_reg_2958 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_4_reg_2969 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_6_reg_2980 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_8_reg_2991 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_s_reg_3002 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_11_reg_3013 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_13_reg_3024 : STD_LOGIC_VECTOR (58 downto 0);
    signal inout1_addr_read_reg_3029 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_15_reg_3040 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_3_fu_1593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_3_reg_3045 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_1_read_reg_3050 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_17_reg_3061 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_5_fu_1635_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_5_reg_3066 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_2_read_reg_3071 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_19_reg_3082 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_7_fu_1677_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_7_reg_3087 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_3_read_reg_3092 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_21_reg_3103 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_9_fu_1719_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_9_reg_3108 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_4_read_reg_3113 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_23_reg_3124 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_10_fu_1761_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_10_reg_3129 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_5_read_reg_3134 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_25_reg_3145 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_12_fu_1803_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_12_reg_3150 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_6_read_reg_3155 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_27_reg_3166 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_14_fu_1845_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_14_reg_3171 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_7_read_reg_3176 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_29_reg_3187 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_16_fu_1887_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_16_reg_3192 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_8_read_reg_3197 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_31_reg_3208 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_18_fu_1929_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_18_reg_3213 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_9_read_reg_3218 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_33_reg_3229 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_20_fu_1971_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_20_reg_3234 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_10_read_reg_3239 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_35_reg_3250 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_22_fu_2013_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_22_reg_3255 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_11_read_reg_3260 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_37_reg_3271 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_24_fu_2055_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_24_reg_3276 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_12_read_reg_3281 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_39_reg_3292 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_26_fu_2097_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_26_reg_3297 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_13_read_reg_3302 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_41_reg_3313 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_28_fu_2139_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_28_reg_3318 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_14_read_reg_3323 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_43_reg_3334 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_30_fu_2181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_30_reg_3339 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_15_read_reg_3344 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_45_reg_3355 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_32_fu_2223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_32_reg_3360 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_16_read_reg_3365 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_47_reg_3376 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_34_fu_2265_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_34_reg_3381 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_17_read_reg_3386 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_49_reg_3397 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_36_fu_2307_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_36_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_18_read_reg_3407 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_51_reg_3418 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_38_fu_2349_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_38_reg_3423 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_19_read_reg_3428 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_53_reg_3439 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_40_fu_2391_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_40_reg_3444 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_20_read_reg_3449 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_55_reg_3460 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_42_fu_2433_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_42_reg_3465 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_21_read_reg_3470 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_57_reg_3481 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_44_fu_2475_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_44_reg_3486 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_22_read_reg_3491 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_59_reg_3502 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_61_reg_3507 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln41_46_fu_2541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_46_reg_3512 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_23_read_reg_3517 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_48_fu_2559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_48_reg_3528 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_24_read_reg_3533 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_50_fu_2577_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_50_reg_3544 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_25_read_reg_3549 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_52_fu_2585_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_52_reg_3554 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_26_read_reg_3559 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_54_fu_2593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_54_reg_3564 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_27_read_reg_3569 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_56_fu_2601_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_56_reg_3574 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_28_read_reg_3579 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_58_fu_2609_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_58_reg_3584 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_29_read_reg_3589 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_60_fu_2617_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_60_reg_3594 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_30_read_reg_3599 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_62_fu_2625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln41_62_reg_3604 : STD_LOGIC_VECTOR (7 downto 0);
    signal inout1_addr_31_read_reg_3609 : STD_LOGIC_VECTOR (255 downto 0);
    signal y_offset_reg_617 : STD_LOGIC_VECTOR (4 downto 0);
    signal patch_x_block_reg_629 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln36_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln41_fu_1317_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_1_fu_1351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_2_fu_1385_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_3_fu_1419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_4_fu_1453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_5_fu_1487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_6_fu_1521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_7_fu_1555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_8_fu_1597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_9_fu_1639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_10_fu_1681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_11_fu_1723_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_12_fu_1765_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_13_fu_1807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_14_fu_1849_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_15_fu_1891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_16_fu_1933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_17_fu_1975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_18_fu_2017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_19_fu_2059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_20_fu_2101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_21_fu_2143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_22_fu_2185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_23_fu_2227_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_24_fu_2269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_25_fu_2311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_26_fu_2353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_27_fu_2395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_28_fu_2437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_29_fu_2479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_30_fu_2545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln41_31_fu_2563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal channel_fu_210 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln33_fu_640_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_fu_644_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_1_fu_842_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_1_fu_650_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_2_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_2_fu_656_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_3_fu_866_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_3_fu_662_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_4_fu_878_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_4_fu_668_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_5_fu_890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_5_fu_674_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_6_fu_902_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_6_fu_680_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_7_fu_914_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_7_fu_686_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_8_fu_926_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_8_fu_692_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_9_fu_938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_9_fu_698_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_s_fu_950_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_10_fu_704_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_10_fu_962_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_11_fu_710_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_11_fu_974_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_12_fu_716_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_12_fu_986_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_13_fu_722_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_13_fu_998_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_14_fu_728_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_14_fu_1010_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln33_fu_734_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_15_fu_1022_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_15_fu_740_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_16_fu_1034_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_16_fu_746_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_17_fu_1046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_17_fu_752_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_18_fu_1058_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_18_fu_758_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_19_fu_1070_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_19_fu_764_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_20_fu_1082_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_20_fu_770_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_21_fu_1094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_21_fu_776_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_22_fu_1106_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_22_fu_782_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_23_fu_1118_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_23_fu_788_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_24_fu_1130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_24_fu_794_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_25_fu_1142_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_25_fu_800_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_26_fu_1154_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_26_fu_806_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_27_fu_1166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_27_fu_812_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_28_fu_1178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_28_fu_818_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_29_fu_1190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln33_29_fu_824_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln41_30_fu_1202_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1234_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln36_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln41_1_fu_1284_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln41_fu_1280_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln41_31_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_fu_1302_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_fu_1327_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_32_fu_1332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_1_fu_1336_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_1_fu_1361_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_33_fu_1366_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_2_fu_1370_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_2_fu_1395_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_34_fu_1400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_3_fu_1404_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_3_fu_1429_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_35_fu_1434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_4_fu_1438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_4_fu_1463_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_36_fu_1468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_5_fu_1472_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_5_fu_1497_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_37_fu_1502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_6_fu_1506_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_6_fu_1531_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_38_fu_1536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_7_fu_1540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_7_fu_1565_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_39_fu_1570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_8_fu_1574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_fu_1589_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_8_fu_1607_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_40_fu_1612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_9_fu_1616_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_1_fu_1631_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_9_fu_1649_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_41_fu_1654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_10_fu_1658_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_2_fu_1673_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_10_fu_1691_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_42_fu_1696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_11_fu_1700_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_3_fu_1715_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_11_fu_1733_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_43_fu_1738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_12_fu_1742_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_4_fu_1757_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_12_fu_1775_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_44_fu_1780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_13_fu_1784_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_5_fu_1799_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_13_fu_1817_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_45_fu_1822_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_14_fu_1826_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_6_fu_1841_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_14_fu_1859_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_46_fu_1864_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_15_fu_1868_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_7_fu_1883_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_15_fu_1901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_47_fu_1906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_16_fu_1910_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_8_fu_1925_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_16_fu_1943_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_48_fu_1948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_17_fu_1952_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_9_fu_1967_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_17_fu_1985_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_49_fu_1990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_18_fu_1994_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_10_fu_2009_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_18_fu_2027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_50_fu_2032_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_19_fu_2036_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_11_fu_2051_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_19_fu_2069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_51_fu_2074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_20_fu_2078_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_12_fu_2093_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_20_fu_2111_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_52_fu_2116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_21_fu_2120_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_13_fu_2135_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_21_fu_2153_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_53_fu_2158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_22_fu_2162_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_14_fu_2177_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_22_fu_2195_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_54_fu_2200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_23_fu_2204_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_15_fu_2219_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_23_fu_2237_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_55_fu_2242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_24_fu_2246_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_16_fu_2261_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_24_fu_2279_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_56_fu_2284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_25_fu_2288_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_17_fu_2303_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_25_fu_2321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_57_fu_2326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_26_fu_2330_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_18_fu_2345_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_26_fu_2363_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_58_fu_2368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_27_fu_2372_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_19_fu_2387_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_27_fu_2405_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_59_fu_2410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_28_fu_2414_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_20_fu_2429_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_28_fu_2447_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_60_fu_2452_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_29_fu_2456_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_21_fu_2471_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln41_29_fu_2489_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_61_fu_2494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_30_fu_2498_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln41_30_fu_2513_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln41_62_fu_2518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln41_31_fu_2522_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln41_22_fu_2537_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_23_fu_2555_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_24_fu_2573_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_25_fu_2581_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_26_fu_2589_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_27_fu_2597_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_28_fu_2605_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_29_fu_2613_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_30_fu_2621_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal lshr_ln41_31_fu_2629_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal trunc_ln41_63_fu_2633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln33_fu_1222_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    channel_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                channel_fu_210 <= ap_const_lv2_0;
            elsif (((icmp_ln36_fu_1252_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                channel_fu_210 <= add_ln33_30_reg_2855;
            end if; 
        end if;
    end process;

    patch_x_block_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_1252_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                patch_x_block_reg_629 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state44) and (image_stream_full_n = ap_const_logic_1))) then 
                patch_x_block_reg_629 <= add_ln39_reg_2907;
            end if; 
        end if;
    end process;

    y_offset_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_1222_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_offset_reg_617 <= ap_const_lv5_0;
            elsif (((icmp_ln39_fu_1268_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                y_offset_reg_617 <= y_offset_1_reg_2899;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln33_30_reg_2855 <= add_ln33_30_fu_1228_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln33_fu_1222_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln36_reg_2860 <= add_ln36_fu_1247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln39_reg_2907 <= add_ln39_fu_1274_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                inout1_addr_10_read_reg_3239 <= m_axi_inout1_RDATA;
                trunc_ln41_20_reg_3234 <= trunc_ln41_20_fu_1971_p1;
                trunc_ln41_35_reg_3250 <= add_ln41_18_fu_1994_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                inout1_addr_11_read_reg_3260 <= m_axi_inout1_RDATA;
                trunc_ln41_22_reg_3255 <= trunc_ln41_22_fu_2013_p1;
                trunc_ln41_37_reg_3271 <= add_ln41_19_fu_2036_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                inout1_addr_12_read_reg_3281 <= m_axi_inout1_RDATA;
                trunc_ln41_24_reg_3276 <= trunc_ln41_24_fu_2055_p1;
                trunc_ln41_39_reg_3292 <= add_ln41_20_fu_2078_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                inout1_addr_13_read_reg_3302 <= m_axi_inout1_RDATA;
                trunc_ln41_26_reg_3297 <= trunc_ln41_26_fu_2097_p1;
                trunc_ln41_41_reg_3313 <= add_ln41_21_fu_2120_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                inout1_addr_14_read_reg_3323 <= m_axi_inout1_RDATA;
                trunc_ln41_28_reg_3318 <= trunc_ln41_28_fu_2139_p1;
                trunc_ln41_43_reg_3334 <= add_ln41_22_fu_2162_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                inout1_addr_15_read_reg_3344 <= m_axi_inout1_RDATA;
                trunc_ln41_30_reg_3339 <= trunc_ln41_30_fu_2181_p1;
                trunc_ln41_45_reg_3355 <= add_ln41_23_fu_2204_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                inout1_addr_16_read_reg_3365 <= m_axi_inout1_RDATA;
                trunc_ln41_32_reg_3360 <= trunc_ln41_32_fu_2223_p1;
                trunc_ln41_47_reg_3376 <= add_ln41_24_fu_2246_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                inout1_addr_17_read_reg_3386 <= m_axi_inout1_RDATA;
                trunc_ln41_34_reg_3381 <= trunc_ln41_34_fu_2265_p1;
                trunc_ln41_49_reg_3397 <= add_ln41_25_fu_2288_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                inout1_addr_18_read_reg_3407 <= m_axi_inout1_RDATA;
                trunc_ln41_36_reg_3402 <= trunc_ln41_36_fu_2307_p1;
                trunc_ln41_51_reg_3418 <= add_ln41_26_fu_2330_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                inout1_addr_19_read_reg_3428 <= m_axi_inout1_RDATA;
                trunc_ln41_38_reg_3423 <= trunc_ln41_38_fu_2349_p1;
                trunc_ln41_53_reg_3439 <= add_ln41_27_fu_2372_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                inout1_addr_1_read_reg_3050 <= m_axi_inout1_RDATA;
                trunc_ln41_17_reg_3061 <= add_ln41_9_fu_1616_p2(63 downto 5);
                trunc_ln41_3_reg_3045 <= trunc_ln41_3_fu_1593_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                inout1_addr_20_read_reg_3449 <= m_axi_inout1_RDATA;
                trunc_ln41_40_reg_3444 <= trunc_ln41_40_fu_2391_p1;
                trunc_ln41_55_reg_3460 <= add_ln41_28_fu_2414_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                inout1_addr_21_read_reg_3470 <= m_axi_inout1_RDATA;
                trunc_ln41_42_reg_3465 <= trunc_ln41_42_fu_2433_p1;
                trunc_ln41_57_reg_3481 <= add_ln41_29_fu_2456_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                inout1_addr_22_read_reg_3491 <= m_axi_inout1_RDATA;
                trunc_ln41_44_reg_3486 <= trunc_ln41_44_fu_2475_p1;
                trunc_ln41_59_reg_3502 <= add_ln41_30_fu_2498_p2(63 downto 5);
                trunc_ln41_61_reg_3507 <= add_ln41_31_fu_2522_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                inout1_addr_23_read_reg_3517 <= m_axi_inout1_RDATA;
                trunc_ln41_46_reg_3512 <= trunc_ln41_46_fu_2541_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                inout1_addr_24_read_reg_3533 <= m_axi_inout1_RDATA;
                trunc_ln41_48_reg_3528 <= trunc_ln41_48_fu_2559_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                inout1_addr_25_read_reg_3549 <= m_axi_inout1_RDATA;
                trunc_ln41_50_reg_3544 <= trunc_ln41_50_fu_2577_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                inout1_addr_26_read_reg_3559 <= m_axi_inout1_RDATA;
                trunc_ln41_52_reg_3554 <= trunc_ln41_52_fu_2585_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                inout1_addr_27_read_reg_3569 <= m_axi_inout1_RDATA;
                trunc_ln41_54_reg_3564 <= trunc_ln41_54_fu_2593_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                inout1_addr_28_read_reg_3579 <= m_axi_inout1_RDATA;
                trunc_ln41_56_reg_3574 <= trunc_ln41_56_fu_2601_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                inout1_addr_29_read_reg_3589 <= m_axi_inout1_RDATA;
                trunc_ln41_58_reg_3584 <= trunc_ln41_58_fu_2609_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                inout1_addr_2_read_reg_3071 <= m_axi_inout1_RDATA;
                trunc_ln41_19_reg_3082 <= add_ln41_10_fu_1658_p2(63 downto 5);
                trunc_ln41_5_reg_3066 <= trunc_ln41_5_fu_1635_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                inout1_addr_30_read_reg_3599 <= m_axi_inout1_RDATA;
                trunc_ln41_60_reg_3594 <= trunc_ln41_60_fu_2617_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                inout1_addr_31_read_reg_3609 <= m_axi_inout1_RDATA;
                trunc_ln41_62_reg_3604 <= trunc_ln41_62_fu_2625_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                inout1_addr_3_read_reg_3092 <= m_axi_inout1_RDATA;
                trunc_ln41_21_reg_3103 <= add_ln41_11_fu_1700_p2(63 downto 5);
                trunc_ln41_7_reg_3087 <= trunc_ln41_7_fu_1677_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                inout1_addr_4_read_reg_3113 <= m_axi_inout1_RDATA;
                trunc_ln41_23_reg_3124 <= add_ln41_12_fu_1742_p2(63 downto 5);
                trunc_ln41_9_reg_3108 <= trunc_ln41_9_fu_1719_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                inout1_addr_5_read_reg_3134 <= m_axi_inout1_RDATA;
                trunc_ln41_10_reg_3129 <= trunc_ln41_10_fu_1761_p1;
                trunc_ln41_25_reg_3145 <= add_ln41_13_fu_1784_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                inout1_addr_6_read_reg_3155 <= m_axi_inout1_RDATA;
                trunc_ln41_12_reg_3150 <= trunc_ln41_12_fu_1803_p1;
                trunc_ln41_27_reg_3166 <= add_ln41_14_fu_1826_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                inout1_addr_7_read_reg_3176 <= m_axi_inout1_RDATA;
                trunc_ln41_14_reg_3171 <= trunc_ln41_14_fu_1845_p1;
                trunc_ln41_29_reg_3187 <= add_ln41_15_fu_1868_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                inout1_addr_8_read_reg_3197 <= m_axi_inout1_RDATA;
                trunc_ln41_16_reg_3192 <= trunc_ln41_16_fu_1887_p1;
                trunc_ln41_31_reg_3208 <= add_ln41_16_fu_1910_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                inout1_addr_9_read_reg_3218 <= m_axi_inout1_RDATA;
                trunc_ln41_18_reg_3213 <= trunc_ln41_18_fu_1929_p1;
                trunc_ln41_33_reg_3229 <= add_ln41_17_fu_1952_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                inout1_addr_read_reg_3029 <= m_axi_inout1_RDATA;
                trunc_ln41_15_reg_3040 <= add_ln41_8_fu_1574_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_1268_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    tmp1_reg_2912(11 downto 5) <= tmp1_fu_1288_p4(11 downto 5);
                trunc_ln6_reg_2947 <= add_ln41_fu_1302_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                trunc_ln41_11_reg_3013 <= add_ln41_6_fu_1506_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                trunc_ln41_13_reg_3024 <= add_ln41_7_fu_1540_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln41_2_reg_2958 <= add_ln41_1_fu_1336_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln41_4_reg_2969 <= add_ln41_2_fu_1370_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                trunc_ln41_6_reg_2980 <= add_ln41_3_fu_1404_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                trunc_ln41_8_reg_2991 <= add_ln41_4_fu_1438_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                trunc_ln41_s_reg_3002 <= add_ln41_5_fu_1472_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                y_offset_1_reg_2899 <= y_offset_1_fu_1258_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    zext_ln33_reg_2847(7 downto 3) <= zext_ln33_fu_1210_p1(7 downto 3);
                    zext_ln41_10_reg_2742(7 downto 3) <= zext_ln41_10_fu_958_p1(7 downto 3);
                    zext_ln41_11_reg_2747(7 downto 3) <= zext_ln41_11_fu_970_p1(7 downto 3);
                    zext_ln41_12_reg_2752(7 downto 3) <= zext_ln41_12_fu_982_p1(7 downto 3);
                    zext_ln41_13_reg_2757(7 downto 3) <= zext_ln41_13_fu_994_p1(7 downto 3);
                    zext_ln41_14_reg_2762(7 downto 3) <= zext_ln41_14_fu_1006_p1(7 downto 3);
                    zext_ln41_15_reg_2767(7 downto 3) <= zext_ln41_15_fu_1018_p1(7 downto 3);
                    zext_ln41_16_reg_2772(7 downto 3) <= zext_ln41_16_fu_1030_p1(7 downto 3);
                    zext_ln41_17_reg_2777(7 downto 3) <= zext_ln41_17_fu_1042_p1(7 downto 3);
                    zext_ln41_18_reg_2782(7 downto 3) <= zext_ln41_18_fu_1054_p1(7 downto 3);
                    zext_ln41_19_reg_2787(7 downto 3) <= zext_ln41_19_fu_1066_p1(7 downto 3);
                    zext_ln41_1_reg_2697(7 downto 3) <= zext_ln41_1_fu_850_p1(7 downto 3);
                    zext_ln41_20_reg_2792(7 downto 3) <= zext_ln41_20_fu_1078_p1(7 downto 3);
                    zext_ln41_21_reg_2797(7 downto 3) <= zext_ln41_21_fu_1090_p1(7 downto 3);
                    zext_ln41_22_reg_2802(7 downto 3) <= zext_ln41_22_fu_1102_p1(7 downto 3);
                    zext_ln41_23_reg_2807(7 downto 3) <= zext_ln41_23_fu_1114_p1(7 downto 3);
                    zext_ln41_24_reg_2812(7 downto 3) <= zext_ln41_24_fu_1126_p1(7 downto 3);
                    zext_ln41_25_reg_2817(7 downto 3) <= zext_ln41_25_fu_1138_p1(7 downto 3);
                    zext_ln41_26_reg_2822(7 downto 3) <= zext_ln41_26_fu_1150_p1(7 downto 3);
                    zext_ln41_27_reg_2827(7 downto 3) <= zext_ln41_27_fu_1162_p1(7 downto 3);
                    zext_ln41_28_reg_2832(7 downto 3) <= zext_ln41_28_fu_1174_p1(7 downto 3);
                    zext_ln41_29_reg_2837(7 downto 3) <= zext_ln41_29_fu_1186_p1(7 downto 3);
                    zext_ln41_2_reg_2702(7 downto 3) <= zext_ln41_2_fu_862_p1(7 downto 3);
                    zext_ln41_30_reg_2842(7 downto 3) <= zext_ln41_30_fu_1198_p1(7 downto 3);
                    zext_ln41_3_reg_2707(7 downto 3) <= zext_ln41_3_fu_874_p1(7 downto 3);
                    zext_ln41_4_reg_2712(7 downto 3) <= zext_ln41_4_fu_886_p1(7 downto 3);
                    zext_ln41_5_reg_2717(7 downto 3) <= zext_ln41_5_fu_898_p1(7 downto 3);
                    zext_ln41_6_reg_2722(7 downto 3) <= zext_ln41_6_fu_910_p1(7 downto 3);
                    zext_ln41_7_reg_2727(7 downto 3) <= zext_ln41_7_fu_922_p1(7 downto 3);
                    zext_ln41_8_reg_2732(7 downto 3) <= zext_ln41_8_fu_934_p1(7 downto 3);
                    zext_ln41_9_reg_2737(7 downto 3) <= zext_ln41_9_fu_946_p1(7 downto 3);
                    zext_ln41_reg_2692(7 downto 3) <= zext_ln41_fu_838_p1(7 downto 3);
            end if;
        end if;
    end process;
    zext_ln41_reg_2692(2 downto 0) <= "000";
    zext_ln41_reg_2692(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_1_reg_2697(2 downto 0) <= "000";
    zext_ln41_1_reg_2697(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_2_reg_2702(2 downto 0) <= "000";
    zext_ln41_2_reg_2702(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_3_reg_2707(2 downto 0) <= "000";
    zext_ln41_3_reg_2707(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_4_reg_2712(2 downto 0) <= "000";
    zext_ln41_4_reg_2712(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_5_reg_2717(2 downto 0) <= "000";
    zext_ln41_5_reg_2717(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_6_reg_2722(2 downto 0) <= "000";
    zext_ln41_6_reg_2722(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_7_reg_2727(2 downto 0) <= "000";
    zext_ln41_7_reg_2727(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_8_reg_2732(2 downto 0) <= "000";
    zext_ln41_8_reg_2732(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_9_reg_2737(2 downto 0) <= "000";
    zext_ln41_9_reg_2737(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_10_reg_2742(2 downto 0) <= "000";
    zext_ln41_10_reg_2742(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_11_reg_2747(2 downto 0) <= "000";
    zext_ln41_11_reg_2747(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_12_reg_2752(2 downto 0) <= "000";
    zext_ln41_12_reg_2752(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_13_reg_2757(2 downto 0) <= "000";
    zext_ln41_13_reg_2757(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_14_reg_2762(2 downto 0) <= "000";
    zext_ln41_14_reg_2762(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_15_reg_2767(2 downto 0) <= "000";
    zext_ln41_15_reg_2767(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_16_reg_2772(2 downto 0) <= "000";
    zext_ln41_16_reg_2772(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_17_reg_2777(2 downto 0) <= "000";
    zext_ln41_17_reg_2777(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_18_reg_2782(2 downto 0) <= "000";
    zext_ln41_18_reg_2782(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_19_reg_2787(2 downto 0) <= "000";
    zext_ln41_19_reg_2787(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_20_reg_2792(2 downto 0) <= "000";
    zext_ln41_20_reg_2792(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_21_reg_2797(2 downto 0) <= "000";
    zext_ln41_21_reg_2797(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_22_reg_2802(2 downto 0) <= "000";
    zext_ln41_22_reg_2802(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_23_reg_2807(2 downto 0) <= "000";
    zext_ln41_23_reg_2807(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_24_reg_2812(2 downto 0) <= "000";
    zext_ln41_24_reg_2812(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_25_reg_2817(2 downto 0) <= "000";
    zext_ln41_25_reg_2817(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_26_reg_2822(2 downto 0) <= "000";
    zext_ln41_26_reg_2822(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_27_reg_2827(2 downto 0) <= "000";
    zext_ln41_27_reg_2827(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_28_reg_2832(2 downto 0) <= "000";
    zext_ln41_28_reg_2832(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_29_reg_2837(2 downto 0) <= "000";
    zext_ln41_29_reg_2837(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln41_30_reg_2842(2 downto 0) <= "000";
    zext_ln41_30_reg_2842(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    zext_ln33_reg_2847(2 downto 0) <= "000";
    zext_ln33_reg_2847(255 downto 8) <= "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    tmp1_reg_2912(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_inout1_ARREADY, m_axi_inout1_RVALID, image_stream_full_n, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state8, ap_CS_fsm_state15, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state2, icmp_ln33_fu_1222_p2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln39_fu_1268_p2, icmp_ln36_fu_1252_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln33_fu_1222_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln36_fu_1252_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln39_fu_1268_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state37) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state41) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (m_axi_inout1_RVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (image_stream_full_n = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln33_10_fu_704_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_B));
    add_ln33_11_fu_710_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_C));
    add_ln33_12_fu_716_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_D));
    add_ln33_13_fu_722_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_E));
    add_ln33_14_fu_728_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_F));
    add_ln33_15_fu_740_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_11));
    add_ln33_16_fu_746_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_12));
    add_ln33_17_fu_752_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_13));
    add_ln33_18_fu_758_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_14));
    add_ln33_19_fu_764_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_15));
    add_ln33_1_fu_650_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_2));
    add_ln33_20_fu_770_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_16));
    add_ln33_21_fu_776_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_17));
    add_ln33_22_fu_782_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_18));
    add_ln33_23_fu_788_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_19));
    add_ln33_24_fu_794_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1A));
    add_ln33_25_fu_800_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1B));
    add_ln33_26_fu_806_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1C));
    add_ln33_27_fu_812_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1D));
    add_ln33_28_fu_818_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1E));
    add_ln33_29_fu_824_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1F));
    add_ln33_2_fu_656_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_3));
    add_ln33_30_fu_1228_p2 <= std_logic_vector(unsigned(channel_fu_210) + unsigned(ap_const_lv2_1));
    add_ln33_3_fu_662_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_4));
    add_ln33_4_fu_668_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_5));
    add_ln33_5_fu_674_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_6));
    add_ln33_6_fu_680_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_7));
    add_ln33_7_fu_686_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_8));
    add_ln33_8_fu_692_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_9));
    add_ln33_9_fu_698_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_A));
    add_ln33_fu_644_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_640_p1) + unsigned(ap_const_lv5_1));
    add_ln36_fu_1247_p2 <= std_logic_vector(unsigned(zext_ln36_fu_1243_p1) + unsigned(image_r));
    add_ln39_fu_1274_p2 <= std_logic_vector(unsigned(patch_x_block_reg_629) + unsigned(ap_const_lv4_1));
    add_ln41_10_fu_1658_p2 <= std_logic_vector(unsigned(zext_ln41_41_fu_1654_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_11_fu_1700_p2 <= std_logic_vector(unsigned(zext_ln41_42_fu_1696_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_12_fu_1742_p2 <= std_logic_vector(unsigned(zext_ln41_43_fu_1738_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_13_fu_1784_p2 <= std_logic_vector(unsigned(zext_ln41_44_fu_1780_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_14_fu_1826_p2 <= std_logic_vector(unsigned(zext_ln41_45_fu_1822_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_15_fu_1868_p2 <= std_logic_vector(unsigned(zext_ln41_46_fu_1864_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_16_fu_1910_p2 <= std_logic_vector(unsigned(zext_ln41_47_fu_1906_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_17_fu_1952_p2 <= std_logic_vector(unsigned(zext_ln41_48_fu_1948_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_18_fu_1994_p2 <= std_logic_vector(unsigned(zext_ln41_49_fu_1990_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_19_fu_2036_p2 <= std_logic_vector(unsigned(zext_ln41_50_fu_2032_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_1_fu_1336_p2 <= std_logic_vector(unsigned(zext_ln41_32_fu_1332_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_20_fu_2078_p2 <= std_logic_vector(unsigned(zext_ln41_51_fu_2074_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_21_fu_2120_p2 <= std_logic_vector(unsigned(zext_ln41_52_fu_2116_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_22_fu_2162_p2 <= std_logic_vector(unsigned(zext_ln41_53_fu_2158_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_23_fu_2204_p2 <= std_logic_vector(unsigned(zext_ln41_54_fu_2200_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_24_fu_2246_p2 <= std_logic_vector(unsigned(zext_ln41_55_fu_2242_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_25_fu_2288_p2 <= std_logic_vector(unsigned(zext_ln41_56_fu_2284_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_26_fu_2330_p2 <= std_logic_vector(unsigned(zext_ln41_57_fu_2326_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_27_fu_2372_p2 <= std_logic_vector(unsigned(zext_ln41_58_fu_2368_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_28_fu_2414_p2 <= std_logic_vector(unsigned(zext_ln41_59_fu_2410_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_29_fu_2456_p2 <= std_logic_vector(unsigned(zext_ln41_60_fu_2452_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_2_fu_1370_p2 <= std_logic_vector(unsigned(zext_ln41_33_fu_1366_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_30_fu_2498_p2 <= std_logic_vector(unsigned(zext_ln41_61_fu_2494_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_31_fu_2522_p2 <= std_logic_vector(unsigned(zext_ln41_62_fu_2518_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_3_fu_1404_p2 <= std_logic_vector(unsigned(zext_ln41_34_fu_1400_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_4_fu_1438_p2 <= std_logic_vector(unsigned(zext_ln41_35_fu_1434_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_5_fu_1472_p2 <= std_logic_vector(unsigned(zext_ln41_36_fu_1468_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_6_fu_1506_p2 <= std_logic_vector(unsigned(zext_ln41_37_fu_1502_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_7_fu_1540_p2 <= std_logic_vector(unsigned(zext_ln41_38_fu_1536_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_8_fu_1574_p2 <= std_logic_vector(unsigned(zext_ln41_39_fu_1570_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_9_fu_1616_p2 <= std_logic_vector(unsigned(zext_ln41_40_fu_1612_p1) + unsigned(add_ln36_reg_2860));
    add_ln41_fu_1302_p2 <= std_logic_vector(unsigned(zext_ln41_31_fu_1298_p1) + unsigned(add_ln36_reg_2860));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state16_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state18_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state19_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state21_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state22_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state24_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state25_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state26_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state27_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state28_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state29_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state29_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state29_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state31_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state31_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state31_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state32_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state33_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state35_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state36_blk_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID)
    begin
        if (((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state37_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state37_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state37_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state38_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state38_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state38_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state39_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state41_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state41_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state41_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state42_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state43_blk_assign_proc : process(m_axi_inout1_RVALID)
    begin
        if ((m_axi_inout1_RVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state44_blk_assign_proc : process(image_stream_full_n)
    begin
        if ((image_stream_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(m_axi_inout1_ARREADY)
    begin
        if ((m_axi_inout1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln33_fu_1222_p2)
    begin
        if (((icmp_ln33_fu_1222_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln33_fu_1222_p2)
    begin
        if (((icmp_ln33_fu_1222_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln33_fu_1222_p2 <= "1" when (channel_fu_210 = ap_const_lv2_3) else "0";
    icmp_ln36_fu_1252_p2 <= "1" when (y_offset_reg_617 = ap_const_lv5_10) else "0";
    icmp_ln39_fu_1268_p2 <= "1" when (patch_x_block_reg_629 = ap_const_lv4_8) else "0";

    image_stream_blk_n_assign_proc : process(image_stream_full_n, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            image_stream_blk_n <= image_stream_full_n;
        else 
            image_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    image_stream_din <= (((((((((((((((((((((((((((((((trunc_ln41_63_fu_2633_p1 & trunc_ln41_62_reg_3604) & trunc_ln41_60_reg_3594) & trunc_ln41_58_reg_3584) & trunc_ln41_56_reg_3574) & trunc_ln41_54_reg_3564) & trunc_ln41_52_reg_3554) & trunc_ln41_50_reg_3544) & trunc_ln41_48_reg_3528) & trunc_ln41_46_reg_3512) & trunc_ln41_44_reg_3486) & trunc_ln41_42_reg_3465) & trunc_ln41_40_reg_3444) & trunc_ln41_38_reg_3423) & trunc_ln41_36_reg_3402) & trunc_ln41_34_reg_3381) & trunc_ln41_32_reg_3360) & trunc_ln41_30_reg_3339) & trunc_ln41_28_reg_3318) & trunc_ln41_26_reg_3297) & trunc_ln41_24_reg_3276) & trunc_ln41_22_reg_3255) & trunc_ln41_20_reg_3234) & trunc_ln41_18_reg_3213) & trunc_ln41_16_reg_3192) & trunc_ln41_14_reg_3171) & trunc_ln41_12_reg_3150) & trunc_ln41_10_reg_3129) & trunc_ln41_9_reg_3108) & trunc_ln41_7_reg_3087) & trunc_ln41_5_reg_3066) & trunc_ln41_3_reg_3045);

    image_stream_write_assign_proc : process(image_stream_full_n, ap_CS_fsm_state44)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) and (image_stream_full_n = ap_const_logic_1))) then 
            image_stream_write <= ap_const_logic_1;
        else 
            image_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    inout1_blk_n_AR_assign_proc : process(m_axi_inout1_ARREADY, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state8, ap_CS_fsm_state15, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            inout1_blk_n_AR <= m_axi_inout1_ARREADY;
        else 
            inout1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    inout1_blk_n_R_assign_proc : process(m_axi_inout1_RVALID, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            inout1_blk_n_R <= m_axi_inout1_RVALID;
        else 
            inout1_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    lshr_ln41_10_fu_2009_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_10_read_reg_3239),to_integer(unsigned('0' & zext_ln41_10_reg_2742(31-1 downto 0)))));
    lshr_ln41_11_fu_2051_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_11_read_reg_3260),to_integer(unsigned('0' & zext_ln41_11_reg_2747(31-1 downto 0)))));
    lshr_ln41_12_fu_2093_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_12_read_reg_3281),to_integer(unsigned('0' & zext_ln41_12_reg_2752(31-1 downto 0)))));
    lshr_ln41_13_fu_2135_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_13_read_reg_3302),to_integer(unsigned('0' & zext_ln41_13_reg_2757(31-1 downto 0)))));
    lshr_ln41_14_fu_2177_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_14_read_reg_3323),to_integer(unsigned('0' & zext_ln41_14_reg_2762(31-1 downto 0)))));
    lshr_ln41_15_fu_2219_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_15_read_reg_3344),to_integer(unsigned('0' & zext_ln41_15_reg_2767(31-1 downto 0)))));
    lshr_ln41_16_fu_2261_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_16_read_reg_3365),to_integer(unsigned('0' & zext_ln41_16_reg_2772(31-1 downto 0)))));
    lshr_ln41_17_fu_2303_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_17_read_reg_3386),to_integer(unsigned('0' & zext_ln41_17_reg_2777(31-1 downto 0)))));
    lshr_ln41_18_fu_2345_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_18_read_reg_3407),to_integer(unsigned('0' & zext_ln41_18_reg_2782(31-1 downto 0)))));
    lshr_ln41_19_fu_2387_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_19_read_reg_3428),to_integer(unsigned('0' & zext_ln41_19_reg_2787(31-1 downto 0)))));
    lshr_ln41_1_fu_1631_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_1_read_reg_3050),to_integer(unsigned('0' & zext_ln41_1_reg_2697(31-1 downto 0)))));
    lshr_ln41_20_fu_2429_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_20_read_reg_3449),to_integer(unsigned('0' & zext_ln41_20_reg_2792(31-1 downto 0)))));
    lshr_ln41_21_fu_2471_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_21_read_reg_3470),to_integer(unsigned('0' & zext_ln41_21_reg_2797(31-1 downto 0)))));
    lshr_ln41_22_fu_2537_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_22_read_reg_3491),to_integer(unsigned('0' & zext_ln41_22_reg_2802(31-1 downto 0)))));
    lshr_ln41_23_fu_2555_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_23_read_reg_3517),to_integer(unsigned('0' & zext_ln41_23_reg_2807(31-1 downto 0)))));
    lshr_ln41_24_fu_2573_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_24_read_reg_3533),to_integer(unsigned('0' & zext_ln41_24_reg_2812(31-1 downto 0)))));
    lshr_ln41_25_fu_2581_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_25_read_reg_3549),to_integer(unsigned('0' & zext_ln41_25_reg_2817(31-1 downto 0)))));
    lshr_ln41_26_fu_2589_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_26_read_reg_3559),to_integer(unsigned('0' & zext_ln41_26_reg_2822(31-1 downto 0)))));
    lshr_ln41_27_fu_2597_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_27_read_reg_3569),to_integer(unsigned('0' & zext_ln41_27_reg_2827(31-1 downto 0)))));
    lshr_ln41_28_fu_2605_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_28_read_reg_3579),to_integer(unsigned('0' & zext_ln41_28_reg_2832(31-1 downto 0)))));
    lshr_ln41_29_fu_2613_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_29_read_reg_3589),to_integer(unsigned('0' & zext_ln41_29_reg_2837(31-1 downto 0)))));
    lshr_ln41_2_fu_1673_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_2_read_reg_3071),to_integer(unsigned('0' & zext_ln41_2_reg_2702(31-1 downto 0)))));
    lshr_ln41_30_fu_2621_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_30_read_reg_3599),to_integer(unsigned('0' & zext_ln41_30_reg_2842(31-1 downto 0)))));
    lshr_ln41_31_fu_2629_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_31_read_reg_3609),to_integer(unsigned('0' & zext_ln33_reg_2847(31-1 downto 0)))));
    lshr_ln41_3_fu_1715_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_3_read_reg_3092),to_integer(unsigned('0' & zext_ln41_3_reg_2707(31-1 downto 0)))));
    lshr_ln41_4_fu_1757_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_4_read_reg_3113),to_integer(unsigned('0' & zext_ln41_4_reg_2712(31-1 downto 0)))));
    lshr_ln41_5_fu_1799_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_5_read_reg_3134),to_integer(unsigned('0' & zext_ln41_5_reg_2717(31-1 downto 0)))));
    lshr_ln41_6_fu_1841_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_6_read_reg_3155),to_integer(unsigned('0' & zext_ln41_6_reg_2722(31-1 downto 0)))));
    lshr_ln41_7_fu_1883_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_7_read_reg_3176),to_integer(unsigned('0' & zext_ln41_7_reg_2727(31-1 downto 0)))));
    lshr_ln41_8_fu_1925_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_8_read_reg_3197),to_integer(unsigned('0' & zext_ln41_8_reg_2732(31-1 downto 0)))));
    lshr_ln41_9_fu_1967_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_9_read_reg_3218),to_integer(unsigned('0' & zext_ln41_9_reg_2737(31-1 downto 0)))));
    lshr_ln41_fu_1589_p2 <= std_logic_vector(shift_right(unsigned(inout1_addr_read_reg_3029),to_integer(unsigned('0' & zext_ln41_reg_2692(31-1 downto 0)))));

    m_axi_inout1_ARADDR_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state8, ap_CS_fsm_state15, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, sext_ln41_fu_1317_p1, sext_ln41_1_fu_1351_p1, sext_ln41_2_fu_1385_p1, sext_ln41_3_fu_1419_p1, sext_ln41_4_fu_1453_p1, sext_ln41_5_fu_1487_p1, sext_ln41_6_fu_1521_p1, sext_ln41_7_fu_1555_p1, sext_ln41_8_fu_1597_p1, sext_ln41_9_fu_1639_p1, sext_ln41_10_fu_1681_p1, sext_ln41_11_fu_1723_p1, sext_ln41_12_fu_1765_p1, sext_ln41_13_fu_1807_p1, sext_ln41_14_fu_1849_p1, sext_ln41_15_fu_1891_p1, sext_ln41_16_fu_1933_p1, sext_ln41_17_fu_1975_p1, sext_ln41_18_fu_2017_p1, sext_ln41_19_fu_2059_p1, sext_ln41_20_fu_2101_p1, sext_ln41_21_fu_2143_p1, sext_ln41_22_fu_2185_p1, sext_ln41_23_fu_2227_p1, sext_ln41_24_fu_2269_p1, sext_ln41_25_fu_2311_p1, sext_ln41_26_fu_2353_p1, sext_ln41_27_fu_2395_p1, sext_ln41_28_fu_2437_p1, sext_ln41_29_fu_2479_p1, sext_ln41_30_fu_2545_p1, sext_ln41_31_fu_2563_p1)
    begin
        if ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            m_axi_inout1_ARADDR <= sext_ln41_31_fu_2563_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            m_axi_inout1_ARADDR <= sext_ln41_30_fu_2545_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            m_axi_inout1_ARADDR <= sext_ln41_29_fu_2479_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            m_axi_inout1_ARADDR <= sext_ln41_28_fu_2437_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            m_axi_inout1_ARADDR <= sext_ln41_27_fu_2395_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            m_axi_inout1_ARADDR <= sext_ln41_26_fu_2353_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            m_axi_inout1_ARADDR <= sext_ln41_25_fu_2311_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
            m_axi_inout1_ARADDR <= sext_ln41_24_fu_2269_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            m_axi_inout1_ARADDR <= sext_ln41_23_fu_2227_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            m_axi_inout1_ARADDR <= sext_ln41_22_fu_2185_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            m_axi_inout1_ARADDR <= sext_ln41_21_fu_2143_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            m_axi_inout1_ARADDR <= sext_ln41_20_fu_2101_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            m_axi_inout1_ARADDR <= sext_ln41_19_fu_2059_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            m_axi_inout1_ARADDR <= sext_ln41_18_fu_2017_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            m_axi_inout1_ARADDR <= sext_ln41_17_fu_1975_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            m_axi_inout1_ARADDR <= sext_ln41_16_fu_1933_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_inout1_ARADDR <= sext_ln41_15_fu_1891_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            m_axi_inout1_ARADDR <= sext_ln41_14_fu_1849_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            m_axi_inout1_ARADDR <= sext_ln41_13_fu_1807_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            m_axi_inout1_ARADDR <= sext_ln41_12_fu_1765_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            m_axi_inout1_ARADDR <= sext_ln41_11_fu_1723_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            m_axi_inout1_ARADDR <= sext_ln41_10_fu_1681_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            m_axi_inout1_ARADDR <= sext_ln41_9_fu_1639_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_inout1_ARADDR <= sext_ln41_8_fu_1597_p1;
        elsif ((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            m_axi_inout1_ARADDR <= sext_ln41_7_fu_1555_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            m_axi_inout1_ARADDR <= sext_ln41_6_fu_1521_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            m_axi_inout1_ARADDR <= sext_ln41_5_fu_1487_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            m_axi_inout1_ARADDR <= sext_ln41_4_fu_1453_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout1_ARADDR <= sext_ln41_3_fu_1419_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            m_axi_inout1_ARADDR <= sext_ln41_2_fu_1385_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            m_axi_inout1_ARADDR <= sext_ln41_1_fu_1351_p1;
        elsif (((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            m_axi_inout1_ARADDR <= sext_ln41_fu_1317_p1;
        else 
            m_axi_inout1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_inout1_ARBURST <= ap_const_lv2_0;
    m_axi_inout1_ARCACHE <= ap_const_lv4_0;
    m_axi_inout1_ARID <= ap_const_lv1_0;
    m_axi_inout1_ARLEN <= ap_const_lv32_1;
    m_axi_inout1_ARLOCK <= ap_const_lv2_0;
    m_axi_inout1_ARPROT <= ap_const_lv3_0;
    m_axi_inout1_ARQOS <= ap_const_lv4_0;
    m_axi_inout1_ARREGION <= ap_const_lv4_0;
    m_axi_inout1_ARSIZE <= ap_const_lv3_0;
    m_axi_inout1_ARUSER <= ap_const_lv1_0;

    m_axi_inout1_ARVALID_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID, ap_CS_fsm_state5, ap_CS_fsm_state12, ap_CS_fsm_state6, ap_CS_fsm_state13, ap_CS_fsm_state7, ap_CS_fsm_state14, ap_CS_fsm_state8, ap_CS_fsm_state15, ap_CS_fsm_state9, ap_CS_fsm_state16, ap_CS_fsm_state10, ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36)
    begin
        if (((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((m_axi_inout1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            m_axi_inout1_ARVALID <= ap_const_logic_1;
        else 
            m_axi_inout1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_AWADDR <= ap_const_lv64_0;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_0;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;
    m_axi_inout1_AWVALID <= ap_const_logic_0;
    m_axi_inout1_BREADY <= ap_const_logic_0;

    m_axi_inout1_RREADY_assign_proc : process(m_axi_inout1_ARREADY, m_axi_inout1_RVALID, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if (((not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state36)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state35)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state34)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state32)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state31)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state30)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state29)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state28)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state27)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state25)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state24)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state23)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state22)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state21)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state20)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state18)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state16)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13)) or (not(((m_axi_inout1_ARREADY = ap_const_logic_0) or (m_axi_inout1_RVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12)) or ((ap_const_logic_1 = ap_CS_fsm_state43) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (m_axi_inout1_RVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state37) and (m_axi_inout1_RVALID = ap_const_logic_1)))) then 
            m_axi_inout1_RREADY <= ap_const_logic_1;
        else 
            m_axi_inout1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= ap_const_lv32_0;
    m_axi_inout1_WUSER <= ap_const_lv1_0;
    m_axi_inout1_WVALID <= ap_const_logic_0;
    or_ln41_10_fu_1691_p2 <= (tmp1_reg_2912 or ap_const_lv12_B);
    or_ln41_11_fu_1733_p2 <= (tmp1_reg_2912 or ap_const_lv12_C);
    or_ln41_12_fu_1775_p2 <= (tmp1_reg_2912 or ap_const_lv12_D);
    or_ln41_13_fu_1817_p2 <= (tmp1_reg_2912 or ap_const_lv12_E);
    or_ln41_14_fu_1859_p2 <= (tmp1_reg_2912 or ap_const_lv12_F);
    or_ln41_15_fu_1901_p2 <= (tmp1_reg_2912 or ap_const_lv12_10);
    or_ln41_16_fu_1943_p2 <= (tmp1_reg_2912 or ap_const_lv12_11);
    or_ln41_17_fu_1985_p2 <= (tmp1_reg_2912 or ap_const_lv12_12);
    or_ln41_18_fu_2027_p2 <= (tmp1_reg_2912 or ap_const_lv12_13);
    or_ln41_19_fu_2069_p2 <= (tmp1_reg_2912 or ap_const_lv12_14);
    or_ln41_1_fu_1361_p2 <= (tmp1_reg_2912 or ap_const_lv12_2);
    or_ln41_20_fu_2111_p2 <= (tmp1_reg_2912 or ap_const_lv12_15);
    or_ln41_21_fu_2153_p2 <= (tmp1_reg_2912 or ap_const_lv12_16);
    or_ln41_22_fu_2195_p2 <= (tmp1_reg_2912 or ap_const_lv12_17);
    or_ln41_23_fu_2237_p2 <= (tmp1_reg_2912 or ap_const_lv12_18);
    or_ln41_24_fu_2279_p2 <= (tmp1_reg_2912 or ap_const_lv12_19);
    or_ln41_25_fu_2321_p2 <= (tmp1_reg_2912 or ap_const_lv12_1A);
    or_ln41_26_fu_2363_p2 <= (tmp1_reg_2912 or ap_const_lv12_1B);
    or_ln41_27_fu_2405_p2 <= (tmp1_reg_2912 or ap_const_lv12_1C);
    or_ln41_28_fu_2447_p2 <= (tmp1_reg_2912 or ap_const_lv12_1D);
    or_ln41_29_fu_2489_p2 <= (tmp1_reg_2912 or ap_const_lv12_1E);
    or_ln41_2_fu_1395_p2 <= (tmp1_reg_2912 or ap_const_lv12_3);
    or_ln41_30_fu_2513_p2 <= (tmp1_reg_2912 or ap_const_lv12_1F);
    or_ln41_3_fu_1429_p2 <= (tmp1_reg_2912 or ap_const_lv12_4);
    or_ln41_4_fu_1463_p2 <= (tmp1_reg_2912 or ap_const_lv12_5);
    or_ln41_5_fu_1497_p2 <= (tmp1_reg_2912 or ap_const_lv12_6);
    or_ln41_6_fu_1531_p2 <= (tmp1_reg_2912 or ap_const_lv12_7);
    or_ln41_7_fu_1565_p2 <= (tmp1_reg_2912 or ap_const_lv12_8);
    or_ln41_8_fu_1607_p2 <= (tmp1_reg_2912 or ap_const_lv12_9);
    or_ln41_9_fu_1649_p2 <= (tmp1_reg_2912 or ap_const_lv12_A);
    or_ln41_fu_1327_p2 <= (tmp1_reg_2912 or ap_const_lv12_1);
        sext_ln41_10_fu_1681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_19_reg_3082),64));

        sext_ln41_11_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_21_reg_3103),64));

        sext_ln41_12_fu_1765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_23_reg_3124),64));

        sext_ln41_13_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_25_reg_3145),64));

        sext_ln41_14_fu_1849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_27_reg_3166),64));

        sext_ln41_15_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_29_reg_3187),64));

        sext_ln41_16_fu_1933_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_31_reg_3208),64));

        sext_ln41_17_fu_1975_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_33_reg_3229),64));

        sext_ln41_18_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_35_reg_3250),64));

        sext_ln41_19_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_37_reg_3271),64));

        sext_ln41_1_fu_1351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_2_reg_2958),64));

        sext_ln41_20_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_39_reg_3292),64));

        sext_ln41_21_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_41_reg_3313),64));

        sext_ln41_22_fu_2185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_43_reg_3334),64));

        sext_ln41_23_fu_2227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_45_reg_3355),64));

        sext_ln41_24_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_47_reg_3376),64));

        sext_ln41_25_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_49_reg_3397),64));

        sext_ln41_26_fu_2353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_51_reg_3418),64));

        sext_ln41_27_fu_2395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_53_reg_3439),64));

        sext_ln41_28_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_55_reg_3460),64));

        sext_ln41_29_fu_2479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_57_reg_3481),64));

        sext_ln41_2_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_4_reg_2969),64));

        sext_ln41_30_fu_2545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_59_reg_3502),64));

        sext_ln41_31_fu_2563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_61_reg_3507),64));

        sext_ln41_3_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_6_reg_2980),64));

        sext_ln41_4_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_8_reg_2991),64));

        sext_ln41_5_fu_1487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_s_reg_3002),64));

        sext_ln41_6_fu_1521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_11_reg_3013),64));

        sext_ln41_7_fu_1555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_13_reg_3024),64));

        sext_ln41_8_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_15_reg_3040),64));

        sext_ln41_9_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln41_17_reg_3061),64));

        sext_ln41_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_reg_2947),64));

    shl_ln41_10_fu_962_p3 <= (add_ln33_10_fu_704_p2 & ap_const_lv3_0);
    shl_ln41_11_fu_974_p3 <= (add_ln33_11_fu_710_p2 & ap_const_lv3_0);
    shl_ln41_12_fu_986_p3 <= (add_ln33_12_fu_716_p2 & ap_const_lv3_0);
    shl_ln41_13_fu_998_p3 <= (add_ln33_13_fu_722_p2 & ap_const_lv3_0);
    shl_ln41_14_fu_1010_p3 <= (add_ln33_14_fu_728_p2 & ap_const_lv3_0);
    shl_ln41_15_fu_1022_p3 <= (xor_ln33_fu_734_p2 & ap_const_lv3_0);
    shl_ln41_16_fu_1034_p3 <= (add_ln33_15_fu_740_p2 & ap_const_lv3_0);
    shl_ln41_17_fu_1046_p3 <= (add_ln33_16_fu_746_p2 & ap_const_lv3_0);
    shl_ln41_18_fu_1058_p3 <= (add_ln33_17_fu_752_p2 & ap_const_lv3_0);
    shl_ln41_19_fu_1070_p3 <= (add_ln33_18_fu_758_p2 & ap_const_lv3_0);
    shl_ln41_1_fu_842_p3 <= (add_ln33_fu_644_p2 & ap_const_lv3_0);
    shl_ln41_20_fu_1082_p3 <= (add_ln33_19_fu_764_p2 & ap_const_lv3_0);
    shl_ln41_21_fu_1094_p3 <= (add_ln33_20_fu_770_p2 & ap_const_lv3_0);
    shl_ln41_22_fu_1106_p3 <= (add_ln33_21_fu_776_p2 & ap_const_lv3_0);
    shl_ln41_23_fu_1118_p3 <= (add_ln33_22_fu_782_p2 & ap_const_lv3_0);
    shl_ln41_24_fu_1130_p3 <= (add_ln33_23_fu_788_p2 & ap_const_lv3_0);
    shl_ln41_25_fu_1142_p3 <= (add_ln33_24_fu_794_p2 & ap_const_lv3_0);
    shl_ln41_26_fu_1154_p3 <= (add_ln33_25_fu_800_p2 & ap_const_lv3_0);
    shl_ln41_27_fu_1166_p3 <= (add_ln33_26_fu_806_p2 & ap_const_lv3_0);
    shl_ln41_28_fu_1178_p3 <= (add_ln33_27_fu_812_p2 & ap_const_lv3_0);
    shl_ln41_29_fu_1190_p3 <= (add_ln33_28_fu_818_p2 & ap_const_lv3_0);
    shl_ln41_2_fu_854_p3 <= (add_ln33_1_fu_650_p2 & ap_const_lv3_0);
    shl_ln41_30_fu_1202_p3 <= (add_ln33_29_fu_824_p2 & ap_const_lv3_0);
    shl_ln41_3_fu_866_p3 <= (add_ln33_2_fu_656_p2 & ap_const_lv3_0);
    shl_ln41_4_fu_878_p3 <= (add_ln33_3_fu_662_p2 & ap_const_lv3_0);
    shl_ln41_5_fu_890_p3 <= (add_ln33_4_fu_668_p2 & ap_const_lv3_0);
    shl_ln41_6_fu_902_p3 <= (add_ln33_5_fu_674_p2 & ap_const_lv3_0);
    shl_ln41_7_fu_914_p3 <= (add_ln33_6_fu_680_p2 & ap_const_lv3_0);
    shl_ln41_8_fu_926_p3 <= (add_ln33_7_fu_686_p2 & ap_const_lv3_0);
    shl_ln41_9_fu_938_p3 <= (add_ln33_8_fu_692_p2 & ap_const_lv3_0);
    shl_ln41_s_fu_950_p3 <= (add_ln33_9_fu_698_p2 & ap_const_lv3_0);
    shl_ln_fu_830_p3 <= (trunc_ln33_fu_640_p1 & ap_const_lv3_0);
    tmp1_fu_1288_p4 <= ((trunc_ln41_1_fu_1284_p1 & trunc_ln41_fu_1280_p1) & ap_const_lv5_0);
    tmp_fu_1234_p4 <= ((channel_fu_210 & p_read) & ap_const_lv8_0);
    trunc_ln33_fu_640_p1 <= image_r(5 - 1 downto 0);
    trunc_ln41_10_fu_1761_p1 <= lshr_ln41_4_fu_1757_p2(8 - 1 downto 0);
    trunc_ln41_12_fu_1803_p1 <= lshr_ln41_5_fu_1799_p2(8 - 1 downto 0);
    trunc_ln41_14_fu_1845_p1 <= lshr_ln41_6_fu_1841_p2(8 - 1 downto 0);
    trunc_ln41_16_fu_1887_p1 <= lshr_ln41_7_fu_1883_p2(8 - 1 downto 0);
    trunc_ln41_18_fu_1929_p1 <= lshr_ln41_8_fu_1925_p2(8 - 1 downto 0);
    trunc_ln41_1_fu_1284_p1 <= y_offset_reg_617(4 - 1 downto 0);
    trunc_ln41_20_fu_1971_p1 <= lshr_ln41_9_fu_1967_p2(8 - 1 downto 0);
    trunc_ln41_22_fu_2013_p1 <= lshr_ln41_10_fu_2009_p2(8 - 1 downto 0);
    trunc_ln41_24_fu_2055_p1 <= lshr_ln41_11_fu_2051_p2(8 - 1 downto 0);
    trunc_ln41_26_fu_2097_p1 <= lshr_ln41_12_fu_2093_p2(8 - 1 downto 0);
    trunc_ln41_28_fu_2139_p1 <= lshr_ln41_13_fu_2135_p2(8 - 1 downto 0);
    trunc_ln41_30_fu_2181_p1 <= lshr_ln41_14_fu_2177_p2(8 - 1 downto 0);
    trunc_ln41_32_fu_2223_p1 <= lshr_ln41_15_fu_2219_p2(8 - 1 downto 0);
    trunc_ln41_34_fu_2265_p1 <= lshr_ln41_16_fu_2261_p2(8 - 1 downto 0);
    trunc_ln41_36_fu_2307_p1 <= lshr_ln41_17_fu_2303_p2(8 - 1 downto 0);
    trunc_ln41_38_fu_2349_p1 <= lshr_ln41_18_fu_2345_p2(8 - 1 downto 0);
    trunc_ln41_3_fu_1593_p1 <= lshr_ln41_fu_1589_p2(8 - 1 downto 0);
    trunc_ln41_40_fu_2391_p1 <= lshr_ln41_19_fu_2387_p2(8 - 1 downto 0);
    trunc_ln41_42_fu_2433_p1 <= lshr_ln41_20_fu_2429_p2(8 - 1 downto 0);
    trunc_ln41_44_fu_2475_p1 <= lshr_ln41_21_fu_2471_p2(8 - 1 downto 0);
    trunc_ln41_46_fu_2541_p1 <= lshr_ln41_22_fu_2537_p2(8 - 1 downto 0);
    trunc_ln41_48_fu_2559_p1 <= lshr_ln41_23_fu_2555_p2(8 - 1 downto 0);
    trunc_ln41_50_fu_2577_p1 <= lshr_ln41_24_fu_2573_p2(8 - 1 downto 0);
    trunc_ln41_52_fu_2585_p1 <= lshr_ln41_25_fu_2581_p2(8 - 1 downto 0);
    trunc_ln41_54_fu_2593_p1 <= lshr_ln41_26_fu_2589_p2(8 - 1 downto 0);
    trunc_ln41_56_fu_2601_p1 <= lshr_ln41_27_fu_2597_p2(8 - 1 downto 0);
    trunc_ln41_58_fu_2609_p1 <= lshr_ln41_28_fu_2605_p2(8 - 1 downto 0);
    trunc_ln41_5_fu_1635_p1 <= lshr_ln41_1_fu_1631_p2(8 - 1 downto 0);
    trunc_ln41_60_fu_2617_p1 <= lshr_ln41_29_fu_2613_p2(8 - 1 downto 0);
    trunc_ln41_62_fu_2625_p1 <= lshr_ln41_30_fu_2621_p2(8 - 1 downto 0);
    trunc_ln41_63_fu_2633_p1 <= lshr_ln41_31_fu_2629_p2(8 - 1 downto 0);
    trunc_ln41_7_fu_1677_p1 <= lshr_ln41_2_fu_1673_p2(8 - 1 downto 0);
    trunc_ln41_9_fu_1719_p1 <= lshr_ln41_3_fu_1715_p2(8 - 1 downto 0);
    trunc_ln41_fu_1280_p1 <= patch_x_block_reg_629(3 - 1 downto 0);
    xor_ln33_fu_734_p2 <= (trunc_ln33_fu_640_p1 xor ap_const_lv5_10);
    y_offset_1_fu_1258_p2 <= std_logic_vector(unsigned(y_offset_reg_617) + unsigned(ap_const_lv5_1));
    zext_ln33_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_30_fu_1202_p3),256));
    zext_ln36_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1234_p4),64));
    zext_ln41_10_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_s_fu_950_p3),256));
    zext_ln41_11_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_10_fu_962_p3),256));
    zext_ln41_12_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_11_fu_974_p3),256));
    zext_ln41_13_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_12_fu_986_p3),256));
    zext_ln41_14_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_13_fu_998_p3),256));
    zext_ln41_15_fu_1018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_14_fu_1010_p3),256));
    zext_ln41_16_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_15_fu_1022_p3),256));
    zext_ln41_17_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_16_fu_1034_p3),256));
    zext_ln41_18_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_17_fu_1046_p3),256));
    zext_ln41_19_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_18_fu_1058_p3),256));
    zext_ln41_1_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_1_fu_842_p3),256));
    zext_ln41_20_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_19_fu_1070_p3),256));
    zext_ln41_21_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_20_fu_1082_p3),256));
    zext_ln41_22_fu_1102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_21_fu_1094_p3),256));
    zext_ln41_23_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_22_fu_1106_p3),256));
    zext_ln41_24_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_23_fu_1118_p3),256));
    zext_ln41_25_fu_1138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_24_fu_1130_p3),256));
    zext_ln41_26_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_25_fu_1142_p3),256));
    zext_ln41_27_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_26_fu_1154_p3),256));
    zext_ln41_28_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_27_fu_1166_p3),256));
    zext_ln41_29_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_28_fu_1178_p3),256));
    zext_ln41_2_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_2_fu_854_p3),256));
    zext_ln41_30_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_29_fu_1190_p3),256));
    zext_ln41_31_fu_1298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_fu_1288_p4),64));
    zext_ln41_32_fu_1332_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_fu_1327_p2),64));
    zext_ln41_33_fu_1366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_1_fu_1361_p2),64));
    zext_ln41_34_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_2_fu_1395_p2),64));
    zext_ln41_35_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_3_fu_1429_p2),64));
    zext_ln41_36_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_4_fu_1463_p2),64));
    zext_ln41_37_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_5_fu_1497_p2),64));
    zext_ln41_38_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_6_fu_1531_p2),64));
    zext_ln41_39_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_7_fu_1565_p2),64));
    zext_ln41_3_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_3_fu_866_p3),256));
    zext_ln41_40_fu_1612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_8_fu_1607_p2),64));
    zext_ln41_41_fu_1654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_9_fu_1649_p2),64));
    zext_ln41_42_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_10_fu_1691_p2),64));
    zext_ln41_43_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_11_fu_1733_p2),64));
    zext_ln41_44_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_12_fu_1775_p2),64));
    zext_ln41_45_fu_1822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_13_fu_1817_p2),64));
    zext_ln41_46_fu_1864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_14_fu_1859_p2),64));
    zext_ln41_47_fu_1906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_15_fu_1901_p2),64));
    zext_ln41_48_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_16_fu_1943_p2),64));
    zext_ln41_49_fu_1990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_17_fu_1985_p2),64));
    zext_ln41_4_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_4_fu_878_p3),256));
    zext_ln41_50_fu_2032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_18_fu_2027_p2),64));
    zext_ln41_51_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_19_fu_2069_p2),64));
    zext_ln41_52_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_20_fu_2111_p2),64));
    zext_ln41_53_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_21_fu_2153_p2),64));
    zext_ln41_54_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_22_fu_2195_p2),64));
    zext_ln41_55_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_23_fu_2237_p2),64));
    zext_ln41_56_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_24_fu_2279_p2),64));
    zext_ln41_57_fu_2326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_25_fu_2321_p2),64));
    zext_ln41_58_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_26_fu_2363_p2),64));
    zext_ln41_59_fu_2410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_27_fu_2405_p2),64));
    zext_ln41_5_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_5_fu_890_p3),256));
    zext_ln41_60_fu_2452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_28_fu_2447_p2),64));
    zext_ln41_61_fu_2494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_29_fu_2489_p2),64));
    zext_ln41_62_fu_2518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln41_30_fu_2513_p2),64));
    zext_ln41_6_fu_910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_6_fu_902_p3),256));
    zext_ln41_7_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_7_fu_914_p3),256));
    zext_ln41_8_fu_934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_8_fu_926_p3),256));
    zext_ln41_9_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln41_9_fu_938_p3),256));
    zext_ln41_fu_838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_830_p3),256));
end behav;
