<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOD::LCKR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d.html">GPIOD</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html">LCKR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOD::LCKR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a78897fa297774e5c11f0ec2225fcdcac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a78897fa297774e5c11f0ec2225fcdcac">LCKK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 16, 1 &gt;</td></tr>
<tr class="memdesc:a78897fa297774e5c11f0ec2225fcdcac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y.  <a href="#a78897fa297774e5c11f0ec2225fcdcac">More...</a><br /></td></tr>
<tr class="separator:a78897fa297774e5c11f0ec2225fcdcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f8c459411e0613f6b99ee97a66f5e4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a87f8c459411e0613f6b99ee97a66f5e4">LCK15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 15, 1 &gt;</td></tr>
<tr class="memdesc:a87f8c459411e0613f6b99ee97a66f5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a87f8c459411e0613f6b99ee97a66f5e4">More...</a><br /></td></tr>
<tr class="separator:a87f8c459411e0613f6b99ee97a66f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f997df88485b19c730d81db4806449"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#af8f997df88485b19c730d81db4806449">LCK14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 14, 1 &gt;</td></tr>
<tr class="memdesc:af8f997df88485b19c730d81db4806449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#af8f997df88485b19c730d81db4806449">More...</a><br /></td></tr>
<tr class="separator:af8f997df88485b19c730d81db4806449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5176ca39ef2ee5a7190ba9704d7d15ac"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a5176ca39ef2ee5a7190ba9704d7d15ac">LCK13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 13, 1 &gt;</td></tr>
<tr class="memdesc:a5176ca39ef2ee5a7190ba9704d7d15ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a5176ca39ef2ee5a7190ba9704d7d15ac">More...</a><br /></td></tr>
<tr class="separator:a5176ca39ef2ee5a7190ba9704d7d15ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5170276821f1209e14b7c70b2ae014d4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a5170276821f1209e14b7c70b2ae014d4">LCK12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 12, 1 &gt;</td></tr>
<tr class="memdesc:a5170276821f1209e14b7c70b2ae014d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a5170276821f1209e14b7c70b2ae014d4">More...</a><br /></td></tr>
<tr class="separator:a5170276821f1209e14b7c70b2ae014d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415a9ce9fbae96e6f0c3037e4d267c01"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a415a9ce9fbae96e6f0c3037e4d267c01">LCK11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 11, 1 &gt;</td></tr>
<tr class="memdesc:a415a9ce9fbae96e6f0c3037e4d267c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a415a9ce9fbae96e6f0c3037e4d267c01">More...</a><br /></td></tr>
<tr class="separator:a415a9ce9fbae96e6f0c3037e4d267c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addce5a10483529367a05389163a52cb2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#addce5a10483529367a05389163a52cb2">LCK10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 10, 1 &gt;</td></tr>
<tr class="memdesc:addce5a10483529367a05389163a52cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#addce5a10483529367a05389163a52cb2">More...</a><br /></td></tr>
<tr class="separator:addce5a10483529367a05389163a52cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f3aab2559f6253ac18c4b730cf6b39"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#af4f3aab2559f6253ac18c4b730cf6b39">LCK9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 9, 1 &gt;</td></tr>
<tr class="memdesc:af4f3aab2559f6253ac18c4b730cf6b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#af4f3aab2559f6253ac18c4b730cf6b39">More...</a><br /></td></tr>
<tr class="separator:af4f3aab2559f6253ac18c4b730cf6b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b85d17b0eaf04b8b6669e122e648095"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a9b85d17b0eaf04b8b6669e122e648095">LCK8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 8, 1 &gt;</td></tr>
<tr class="memdesc:a9b85d17b0eaf04b8b6669e122e648095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a9b85d17b0eaf04b8b6669e122e648095">More...</a><br /></td></tr>
<tr class="separator:a9b85d17b0eaf04b8b6669e122e648095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1702eb02cb4d80cbb37de7fe80c5d5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a8d1702eb02cb4d80cbb37de7fe80c5d5">LCK7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 7, 1 &gt;</td></tr>
<tr class="memdesc:a8d1702eb02cb4d80cbb37de7fe80c5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a8d1702eb02cb4d80cbb37de7fe80c5d5">More...</a><br /></td></tr>
<tr class="separator:a8d1702eb02cb4d80cbb37de7fe80c5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9647e53a3353375a19b7d7de11ef3d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#aed9647e53a3353375a19b7d7de11ef3d">LCK6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 6, 1 &gt;</td></tr>
<tr class="memdesc:aed9647e53a3353375a19b7d7de11ef3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aed9647e53a3353375a19b7d7de11ef3d">More...</a><br /></td></tr>
<tr class="separator:aed9647e53a3353375a19b7d7de11ef3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe086c6a402d6d2f8d83e6050faac2df"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#abe086c6a402d6d2f8d83e6050faac2df">LCK5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 5, 1 &gt;</td></tr>
<tr class="memdesc:abe086c6a402d6d2f8d83e6050faac2df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#abe086c6a402d6d2f8d83e6050faac2df">More...</a><br /></td></tr>
<tr class="separator:abe086c6a402d6d2f8d83e6050faac2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3767638973f0691aa4f95040a8cd1a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a7b3767638973f0691aa4f95040a8cd1a">LCK4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 4, 1 &gt;</td></tr>
<tr class="memdesc:a7b3767638973f0691aa4f95040a8cd1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a7b3767638973f0691aa4f95040a8cd1a">More...</a><br /></td></tr>
<tr class="separator:a7b3767638973f0691aa4f95040a8cd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefaa0a75067e0ad41efbdbb6f75903f1"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#aefaa0a75067e0ad41efbdbb6f75903f1">LCK3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 3, 1 &gt;</td></tr>
<tr class="memdesc:aefaa0a75067e0ad41efbdbb6f75903f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aefaa0a75067e0ad41efbdbb6f75903f1">More...</a><br /></td></tr>
<tr class="separator:aefaa0a75067e0ad41efbdbb6f75903f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cca60a6de7b8a2caf39abe026a1a9b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a25cca60a6de7b8a2caf39abe026a1a9b">LCK2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a25cca60a6de7b8a2caf39abe026a1a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a25cca60a6de7b8a2caf39abe026a1a9b">More...</a><br /></td></tr>
<tr class="separator:a25cca60a6de7b8a2caf39abe026a1a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7234dd191bf5e1f39a21b149a8961e9c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a7234dd191bf5e1f39a21b149a8961e9c">LCK1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 1, 1 &gt;</td></tr>
<tr class="memdesc:a7234dd191bf5e1f39a21b149a8961e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a7234dd191bf5e1f39a21b149a8961e9c">More...</a><br /></td></tr>
<tr class="separator:a7234dd191bf5e1f39a21b149a8961e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf7443bfb46c09f064831129a6fbb41"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#abbf7443bfb46c09f064831129a6fbb41">LCK0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 0, 1 &gt;</td></tr>
<tr class="memdesc:abbf7443bfb46c09f064831129a6fbb41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#abbf7443bfb46c09f064831129a6fbb41">More...</a><br /></td></tr>
<tr class="separator:abbf7443bfb46c09f064831129a6fbb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a78897fa297774e5c11f0ec2225fcdcac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a78897fa297774e5c11f0ec2225fcdcac">STM32LIB::reg::GPIOD::LCKR::LCKK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y. </p>

</div>
</div>
<a class="anchor" id="a87f8c459411e0613f6b99ee97a66f5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a87f8c459411e0613f6b99ee97a66f5e4">STM32LIB::reg::GPIOD::LCKR::LCK15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="af8f997df88485b19c730d81db4806449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#af8f997df88485b19c730d81db4806449">STM32LIB::reg::GPIOD::LCKR::LCK14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a5176ca39ef2ee5a7190ba9704d7d15ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a5176ca39ef2ee5a7190ba9704d7d15ac">STM32LIB::reg::GPIOD::LCKR::LCK13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a5170276821f1209e14b7c70b2ae014d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a5170276821f1209e14b7c70b2ae014d4">STM32LIB::reg::GPIOD::LCKR::LCK12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a415a9ce9fbae96e6f0c3037e4d267c01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a415a9ce9fbae96e6f0c3037e4d267c01">STM32LIB::reg::GPIOD::LCKR::LCK11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="addce5a10483529367a05389163a52cb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#addce5a10483529367a05389163a52cb2">STM32LIB::reg::GPIOD::LCKR::LCK10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="af4f3aab2559f6253ac18c4b730cf6b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#af4f3aab2559f6253ac18c4b730cf6b39">STM32LIB::reg::GPIOD::LCKR::LCK9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a9b85d17b0eaf04b8b6669e122e648095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a9b85d17b0eaf04b8b6669e122e648095">STM32LIB::reg::GPIOD::LCKR::LCK8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a8d1702eb02cb4d80cbb37de7fe80c5d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a8d1702eb02cb4d80cbb37de7fe80c5d5">STM32LIB::reg::GPIOD::LCKR::LCK7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aed9647e53a3353375a19b7d7de11ef3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#aed9647e53a3353375a19b7d7de11ef3d">STM32LIB::reg::GPIOD::LCKR::LCK6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="abe086c6a402d6d2f8d83e6050faac2df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#abe086c6a402d6d2f8d83e6050faac2df">STM32LIB::reg::GPIOD::LCKR::LCK5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7b3767638973f0691aa4f95040a8cd1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a7b3767638973f0691aa4f95040a8cd1a">STM32LIB::reg::GPIOD::LCKR::LCK4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aefaa0a75067e0ad41efbdbb6f75903f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#aefaa0a75067e0ad41efbdbb6f75903f1">STM32LIB::reg::GPIOD::LCKR::LCK3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a25cca60a6de7b8a2caf39abe026a1a9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a25cca60a6de7b8a2caf39abe026a1a9b">STM32LIB::reg::GPIOD::LCKR::LCK2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7234dd191bf5e1f39a21b149a8961e9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#a7234dd191bf5e1f39a21b149a8961e9c">STM32LIB::reg::GPIOD::LCKR::LCK1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="abbf7443bfb46c09f064831129a6fbb41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html#abbf7443bfb46c09f064831129a6fbb41">STM32LIB::reg::GPIOD::LCKR::LCK0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X48000C1C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
