

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i4_l_j3'
================================================================
* Date:           Tue Sep  5 02:11:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      169|      169|  1.690 us|  1.690 us|  169|  169|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i4_l_j3  |      167|      167|        25|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    700|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     786|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     786|    932|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln122_1_fu_185_p2     |         +|   0|  0|   15|           8|           1|
    |add_ln122_fu_197_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln123_fu_239_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln125_fu_291_p2       |         +|   0|  0|    8|           8|           8|
    |add_ln129_fu_549_p2       |         +|   0|  0|    7|           7|           7|
    |add_ln616_fu_377_p2       |         +|   0|  0|   12|          12|           6|
    |F2_fu_365_p2              |         -|   0|  0|   12|          11|          12|
    |man_V_1_fu_352_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln125_fu_282_p2       |         -|   0|  0|    8|           8|           8|
    |sub_ln129_fu_540_p2       |         -|   0|  0|    7|           7|           7|
    |sub_ln616_fu_383_p2       |         -|   0|  0|   12|           5|          12|
    |and_ln616_fu_418_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln617_fu_459_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln621_fu_474_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln122_fu_179_p2      |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln123_fu_203_p2      |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln606_fu_332_p2      |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_fu_371_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln617_fu_397_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln620_fu_427_p2      |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_fu_432_p2      |      icmp|   0|  0|   12|          12|           5|
    |or_ln617_fu_407_p2        |        or|   0|  0|    2|           1|           1|
    |man_V_2_fu_358_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln122_2_fu_217_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln122_fu_209_p3    |    select|   0|  0|    4|           1|           1|
    |select_ln616_fu_509_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln617_fu_464_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln620_fu_502_p3    |    select|   0|  0|   24|           1|          24|
    |select_ln623_fu_494_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln638_fu_446_p3    |    select|   0|  0|   24|           1|          24|
    |sh_amt_fu_389_p3          |    select|   0|  0|   12|           1|          12|
    |v65_V_fu_515_p3           |    select|   0|  0|   24|           1|           1|
    |shl_ln639_fu_441_p2       |       shl|   0|  0|   67|          24|          24|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_fu_454_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_412_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  700|         292|         408|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i4_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load               |   9|          2|    4|          8|
    |i4_fu_94                               |   9|          2|    4|          8|
    |indvar_flatten7_fu_98                  |   9|          2|    8|         16|
    |j3_fu_90                               |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   34|         68|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln616_reg_680                  |   1|   0|    1|          0|
    |and_ln616_reg_680_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |exp_tmp_reg_640                    |  11|   0|   11|          0|
    |i4_fu_94                           |   4|   0|    4|          0|
    |icmp_ln606_reg_650                 |   1|   0|    1|          0|
    |icmp_ln617_reg_669                 |   1|   0|    1|          0|
    |icmp_ln620_reg_690                 |   1|   0|    1|          0|
    |indvar_flatten7_fu_98              |   8|   0|    8|          0|
    |inp_sumRow_load_reg_619            |  32|   0|   32|          0|
    |j3_fu_90                           |   4|   0|    4|          0|
    |man_V_2_reg_657                    |  54|   0|   54|          0|
    |man_V_2_reg_657_pp0_iter22_reg     |  54|   0|   54|          0|
    |p_Result_s_reg_635                 |   1|   0|    1|          0|
    |select_ln122_2_reg_592             |   4|   0|    4|          0|
    |select_ln122_reg_586               |   4|   0|    4|          0|
    |select_ln617_reg_695               |  24|   0|   24|          0|
    |sext_ln616_reg_685                 |  32|   0|   32|          0|
    |sh_amt_reg_662                     |  12|   0|   12|          0|
    |trunc_ln122_reg_605                |   1|   0|    1|          0|
    |trunc_ln600_reg_645                |  52|   0|   52|          0|
    |trunc_ln618_reg_674                |  24|   0|   24|          0|
    |v62_reg_624                        |  32|   0|   32|          0|
    |v64_reg_629                        |  32|   0|   32|          0|
    |v65_V_reg_700                      |  24|   0|   24|          0|
    |zext_ln129_mid2_v_reg_599          |   3|   0|    3|          0|
    |icmp_ln606_reg_650                 |  64|  32|    1|          0|
    |select_ln122_reg_586               |  64|  32|    4|          0|
    |trunc_ln122_reg_605                |  64|  32|    1|          0|
    |v64_reg_629                        |  64|  32|   32|          0|
    |zext_ln129_mid2_v_reg_599          |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 786| 160|  507|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2235_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_dout0  |   in|   64|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|grp_fu_2239_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i4_l_j3|  return value|
|inp_sumRow_address0  |  out|    4|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                                inp_sumRow|         array|
|v100_address0        |  out|    8|   ap_memory|                                      v100|         array|
|v100_ce0             |  out|    1|   ap_memory|                                      v100|         array|
|v100_q0              |   in|   32|   ap_memory|                                      v100|         array|
|v101_V_address0      |  out|    7|   ap_memory|                                    v101_V|         array|
|v101_V_ce0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_we0           |  out|    1|   ap_memory|                                    v101_V|         array|
|v101_V_d0            |  out|   24|   ap_memory|                                    v101_V|         array|
|v101_V_1_address0    |  out|    7|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_ce0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_we0         |  out|    1|   ap_memory|                                  v101_V_1|         array|
|v101_V_1_d0          |  out|   24|   ap_memory|                                  v101_V_1|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 28 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 29 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten7"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j3"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc49.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i8 %indvar_flatten7" [kernel.cpp:122]   --->   Operation 35 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln122 = icmp_eq  i8 %indvar_flatten7_load, i8 144" [kernel.cpp:122]   --->   Operation 36 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln122_1 = add i8 %indvar_flatten7_load, i8 1" [kernel.cpp:122]   --->   Operation 37 'add' 'add_ln122_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc52.i, void %_Z13Softmax_layerPA12_fPA12_8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [kernel.cpp:122]   --->   Operation 38 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j3_load = load i4 %j3" [kernel.cpp:123]   --->   Operation 39 'load' 'j3_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i4_load = load i4 %i4" [kernel.cpp:122]   --->   Operation 40 'load' 'i4_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln122 = add i4 %i4_load, i4 1" [kernel.cpp:122]   --->   Operation 41 'add' 'add_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln123 = icmp_eq  i4 %j3_load, i4 12" [kernel.cpp:123]   --->   Operation 42 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln122 = select i1 %icmp_ln123, i4 0, i4 %j3_load" [kernel.cpp:122]   --->   Operation 43 'select' 'select_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln122_2 = select i1 %icmp_ln123, i4 %add_ln122, i4 %i4_load" [kernel.cpp:122]   --->   Operation 44 'select' 'select_ln122_2' <Predicate = (!icmp_ln122)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln129_mid2_v = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln122_2, i32 1, i32 3" [kernel.cpp:122]   --->   Operation 45 'partselect' 'zext_ln129_mid2_v' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i4 %select_ln122_2" [kernel.cpp:122]   --->   Operation 46 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %trunc_ln122, void %arrayidx482.0.0.02.i13.case.0, void %arrayidx482.0.0.02.i13.case.1" [kernel.cpp:129]   --->   Operation 47 'br' 'br_ln129' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln123 = add i4 %select_ln122, i4 1" [kernel.cpp:123]   --->   Operation 48 'add' 'add_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln123 = store i8 %add_ln122_1, i8 %indvar_flatten7" [kernel.cpp:123]   --->   Operation 49 'store' 'store_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln123 = store i4 %select_ln122_2, i4 %i4" [kernel.cpp:123]   --->   Operation 50 'store' 'store_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln123 = store i4 %add_ln123, i4 %j3" [kernel.cpp:123]   --->   Operation 51 'store' 'store_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.inc49.i" [kernel.cpp:123]   --->   Operation 52 'br' 'br_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i4 %select_ln122_2" [kernel.cpp:122]   --->   Operation 53 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln122_2, i4 0" [kernel.cpp:125]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln122_2, i2 0" [kernel.cpp:125]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %tmp" [kernel.cpp:125]   --->   Operation 56 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln125 = sub i8 %p_shl, i8 %zext_ln125" [kernel.cpp:125]   --->   Operation 57 'sub' 'sub_ln125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln122" [kernel.cpp:122]   --->   Operation 58 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:122]   --->   Operation 59 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i4 %select_ln122" [kernel.cpp:125]   --->   Operation 60 'zext' 'zext_ln125_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln125 = add i8 %sub_ln125, i8 %zext_ln125_2" [kernel.cpp:125]   --->   Operation 61 'add' 'add_ln125' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i8 %add_ln125" [kernel.cpp:125]   --->   Operation 62 'zext' 'zext_ln125_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln125_3" [kernel.cpp:125]   --->   Operation 63 'getelementptr' 'v100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%v62 = load i8 %v100_addr" [kernel.cpp:125]   --->   Operation 64 'load' 'v62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:122]   --->   Operation 65 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%v62 = load i8 %v100_addr" [kernel.cpp:125]   --->   Operation 66 'load' 'v62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 67 [16/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 67 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 68 [15/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 68 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 69 [14/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 69 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 70 [13/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 70 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 71 [12/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 71 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 72 [11/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 72 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 73 [10/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 73 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 74 [9/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 74 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 75 [8/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 75 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 76 [7/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 76 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 77 [6/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 77 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 78 [5/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 78 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 79 [4/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 79 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 80 [3/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 80 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 81 [2/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 81 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 82 [1/16] (6.07ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:127]   --->   Operation 82 'fdiv' 'v64' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.43>
ST_20 : Operation 83 [2/2] (4.43ns)   --->   "%d = fpext i32 %v64"   --->   Operation 83 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.22>
ST_21 : Operation 84 [1/2] (4.43ns)   --->   "%d = fpext i32 %v64"   --->   Operation 84 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 85 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln590 = trunc i64 %ireg"   --->   Operation 86 'trunc' 'trunc_ln590' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 87 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 88 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %ireg"   --->   Operation 89 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 90 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0"   --->   Operation 90 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.51>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 91 'zext' 'zext_ln501' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 92 'bitconcatenate' 'p_Result_33' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %p_Result_33"   --->   Operation 93 'zext' 'zext_ln604' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln604"   --->   Operation 94 'sub' 'man_V_1' <Predicate = (!icmp_ln606 & p_Result_s)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln604"   --->   Operation 95 'select' 'man_V_2' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 96 'sub' 'F2' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 97 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %F2, i12 16"   --->   Operation 97 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 98 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %F2, i12 4080"   --->   Operation 98 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 99 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 16, i12 %F2"   --->   Operation 99 'sub' 'sub_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 100 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 100 'select' 'sh_amt' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 101 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %F2, i12 16"   --->   Operation 101 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %man_V_2"   --->   Operation 102 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 103 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 104 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 105 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.19>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln616 = sext i12 %sh_amt"   --->   Operation 106 'sext' 'sext_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 107 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %sh_amt, i12 24"   --->   Operation 108 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln616cast = trunc i32 %sext_ln616"   --->   Operation 109 'trunc' 'sext_ln616cast' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln616cast"   --->   Operation 110 'shl' 'shl_ln639' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0"   --->   Operation 111 'select' 'select_ln638' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 112 'xor' 'xor_ln606' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 113 'and' 'and_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638"   --->   Operation 114 'select' 'select_ln617' <Predicate = (!icmp_ln606 & !and_ln616)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.30>
ST_24 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%zext_ln621 = zext i32 %sext_ln616"   --->   Operation 115 'zext' 'zext_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%ashr_ln621 = ashr i54 %man_V_2, i54 %zext_ln621"   --->   Operation 116 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 117 'trunc' 'trunc_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%bitcast_ln768 = bitcast i32 %v64"   --->   Operation 118 'bitcast' 'bitcast_ln768' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768, i32 31"   --->   Operation 119 'bitselect' 'tmp_28' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln623 = select i1 %tmp_28, i24 16777215, i24 0"   --->   Operation 120 'select' 'select_ln623' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln616)   --->   "%select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623"   --->   Operation 121 'select' 'select_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617"   --->   Operation 122 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.69ns) (out node of the LUT)   --->   "%v65_V = select i1 %icmp_ln606, i24 0, i24 %select_ln616"   --->   Operation 123 'select' 'v65_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.83>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 125 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %zext_ln129_mid2_v, i4 0" [kernel.cpp:129]   --->   Operation 126 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %zext_ln129_mid2_v, i2 0" [kernel.cpp:129]   --->   Operation 127 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %tmp_19" [kernel.cpp:129]   --->   Operation 128 'zext' 'zext_ln129' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln129 = sub i7 %tmp_s, i7 %zext_ln129" [kernel.cpp:129]   --->   Operation 129 'sub' 'sub_ln129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i4 %select_ln122" [kernel.cpp:125]   --->   Operation 130 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln129 = add i7 %sub_ln129, i7 %zext_ln125_1" [kernel.cpp:129]   --->   Operation 131 'add' 'add_ln129' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i7 %add_ln129" [kernel.cpp:129]   --->   Operation 132 'zext' 'zext_ln129_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%v101_V_addr = getelementptr i24 %v101_V, i64 0, i64 %zext_ln129_1" [kernel.cpp:129]   --->   Operation 133 'getelementptr' 'v101_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%v101_V_1_addr = getelementptr i24 %v101_V_1, i64 0, i64 %zext_ln129_1" [kernel.cpp:129]   --->   Operation 134 'getelementptr' 'v101_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_29" [kernel.cpp:124]   --->   Operation 135 'specpipeline' 'specpipeline_ln124' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel.cpp:123]   --->   Operation 136 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln129 = store i24 %v65_V, i7 %v101_V_addr" [kernel.cpp:129]   --->   Operation 137 'store' 'store_ln129' <Predicate = (!trunc_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 72> <RAM>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx482.0.0.02.i13.exit" [kernel.cpp:129]   --->   Operation 138 'br' 'br_ln129' <Predicate = (!trunc_ln122)> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln129 = store i24 %v65_V, i7 %v101_V_1_addr" [kernel.cpp:129]   --->   Operation 139 'store' 'store_ln129' <Predicate = (trunc_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 72> <RAM>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arrayidx482.0.0.02.i13.exit" [kernel.cpp:129]   --->   Operation 140 'br' 'br_ln129' <Predicate = (trunc_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v101_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v101_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j3                   (alloca           ) [ 01000000000000000000000000]
i4                   (alloca           ) [ 01000000000000000000000000]
indvar_flatten7      (alloca           ) [ 01000000000000000000000000]
store_ln0            (store            ) [ 00000000000000000000000000]
store_ln0            (store            ) [ 00000000000000000000000000]
store_ln0            (store            ) [ 00000000000000000000000000]
br_ln0               (br               ) [ 00000000000000000000000000]
indvar_flatten7_load (load             ) [ 00000000000000000000000000]
icmp_ln122           (icmp             ) [ 01111111111111111111111110]
add_ln122_1          (add              ) [ 00000000000000000000000000]
br_ln122             (br               ) [ 00000000000000000000000000]
j3_load              (load             ) [ 00000000000000000000000000]
i4_load              (load             ) [ 00000000000000000000000000]
add_ln122            (add              ) [ 00000000000000000000000000]
icmp_ln123           (icmp             ) [ 00000000000000000000000000]
select_ln122         (select           ) [ 01111111111111111111111111]
select_ln122_2       (select           ) [ 01100000000000000000000000]
zext_ln129_mid2_v    (partselect       ) [ 01111111111111111111111111]
trunc_ln122          (trunc            ) [ 01111111111111111111111111]
br_ln129             (br               ) [ 00000000000000000000000000]
add_ln123            (add              ) [ 00000000000000000000000000]
store_ln123          (store            ) [ 00000000000000000000000000]
store_ln123          (store            ) [ 00000000000000000000000000]
store_ln123          (store            ) [ 00000000000000000000000000]
br_ln123             (br               ) [ 00000000000000000000000000]
zext_ln122           (zext             ) [ 00000000000000000000000000]
p_shl                (bitconcatenate   ) [ 00000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln125           (zext             ) [ 00000000000000000000000000]
sub_ln125            (sub              ) [ 00000000000000000000000000]
inp_sumRow_addr      (getelementptr    ) [ 01010000000000000000000000]
zext_ln125_2         (zext             ) [ 00000000000000000000000000]
add_ln125            (add              ) [ 00000000000000000000000000]
zext_ln125_3         (zext             ) [ 00000000000000000000000000]
v100_addr            (getelementptr    ) [ 01010000000000000000000000]
inp_sumRow_load      (load             ) [ 01001111111111111111000000]
v62                  (load             ) [ 01001111111111111111000000]
v64                  (fdiv             ) [ 01000000000000000000111110]
d                    (fpext            ) [ 00000000000000000000000000]
ireg                 (bitcast          ) [ 00000000000000000000000000]
trunc_ln590          (trunc            ) [ 00000000000000000000000000]
p_Result_s           (bitselect        ) [ 01000000000000000000001000]
exp_tmp              (partselect       ) [ 01000000000000000000001000]
trunc_ln600          (trunc            ) [ 01000000000000000000001000]
icmp_ln606           (icmp             ) [ 01000000000000000000001110]
zext_ln501           (zext             ) [ 00000000000000000000000000]
p_Result_33          (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln604           (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 01000000000000000000000110]
F2                   (sub              ) [ 00000000000000000000000000]
icmp_ln616           (icmp             ) [ 00000000000000000000000000]
add_ln616            (add              ) [ 00000000000000000000000000]
sub_ln616            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 01000000000000000000000100]
icmp_ln617           (icmp             ) [ 01000000000000000000000100]
trunc_ln618          (trunc            ) [ 01000000000000000000000100]
or_ln617             (or               ) [ 00000000000000000000000000]
xor_ln617            (xor              ) [ 00000000000000000000000000]
and_ln616            (and              ) [ 01000000000000000000000110]
sext_ln616           (sext             ) [ 01000000000000000000000010]
icmp_ln620           (icmp             ) [ 01000000000000000000000010]
icmp_ln638           (icmp             ) [ 00000000000000000000000000]
sext_ln616cast       (trunc            ) [ 00000000000000000000000000]
shl_ln639            (shl              ) [ 00000000000000000000000000]
select_ln638         (select           ) [ 00000000000000000000000000]
xor_ln606            (xor              ) [ 00000000000000000000000000]
and_ln617            (and              ) [ 00000000000000000000000000]
select_ln617         (select           ) [ 01000000000000000000000010]
zext_ln621           (zext             ) [ 00000000000000000000000000]
ashr_ln621           (ashr             ) [ 00000000000000000000000000]
trunc_ln621          (trunc            ) [ 00000000000000000000000000]
bitcast_ln768        (bitcast          ) [ 00000000000000000000000000]
tmp_28               (bitselect        ) [ 00000000000000000000000000]
select_ln623         (select           ) [ 00000000000000000000000000]
select_ln620         (select           ) [ 00000000000000000000000000]
select_ln616         (select           ) [ 00000000000000000000000000]
v65_V                (select           ) [ 01000000000000000000000001]
specloopname_ln0     (specloopname     ) [ 00000000000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
tmp_19               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln129           (zext             ) [ 00000000000000000000000000]
sub_ln129            (sub              ) [ 00000000000000000000000000]
zext_ln125_1         (zext             ) [ 00000000000000000000000000]
add_ln129            (add              ) [ 00000000000000000000000000]
zext_ln129_1         (zext             ) [ 00000000000000000000000000]
v101_V_addr          (getelementptr    ) [ 00000000000000000000000000]
v101_V_1_addr        (getelementptr    ) [ 00000000000000000000000000]
specpipeline_ln124   (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln123   (specloopname     ) [ 00000000000000000000000000]
store_ln129          (store            ) [ 00000000000000000000000000]
br_ln129             (br               ) [ 00000000000000000000000000]
store_ln129          (store            ) [ 00000000000000000000000000]
br_ln129             (br               ) [ 00000000000000000000000000]
ret_ln0              (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v100">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v101_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v101_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v101_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_update_i4_l_j3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten7_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="inp_sumRow_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="v100_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v62/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v101_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="24" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="7" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_addr/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="v101_V_1_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v101_V_1_addr/25 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln129_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="24" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/25 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln129_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="24" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/25 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v64/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d/20 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="indvar_flatten7_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln122_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln122_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="j3_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i4_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i4_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln122_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln122/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln123_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln122_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln122_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln122_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln129_mid2_v_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="0" index="3" bw="3" slack="0"/>
<pin id="230" dir="1" index="4" bw="3" slack="24"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln129_mid2_v/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln122_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln122/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln123_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln123_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln123_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln123_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln122_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="1"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="1"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln125_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_ln125_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln125_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_2/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln125_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln125_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ireg_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln590_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln590/21 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/21 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exp_tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="0" index="2" bw="7" slack="0"/>
<pin id="322" dir="0" index="3" bw="7" slack="0"/>
<pin id="323" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp/21 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln600_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln600/21 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln606_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="63" slack="0"/>
<pin id="334" dir="0" index="1" bw="63" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln606/21 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln501_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln501/22 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_33_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="53" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="52" slack="1"/>
<pin id="345" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/22 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln604_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="53" slack="0"/>
<pin id="350" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln604/22 "/>
</bind>
</comp>

<comp id="352" class="1004" name="man_V_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="53" slack="0"/>
<pin id="355" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/22 "/>
</bind>
</comp>

<comp id="358" class="1004" name="man_V_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="54" slack="0"/>
<pin id="361" dir="0" index="2" bw="54" slack="0"/>
<pin id="362" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/22 "/>
</bind>
</comp>

<comp id="365" class="1004" name="F2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="11" slack="0"/>
<pin id="368" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/22 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln616_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="0" index="1" bw="12" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/22 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln616_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln616/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln616_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln616/22 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sh_amt_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/22 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln617_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="12" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/22 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln618_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="54" slack="0"/>
<pin id="405" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln618/22 "/>
</bind>
</comp>

<comp id="407" class="1004" name="or_ln617_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/22 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln617_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/22 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln616_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln616/22 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln616_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln616/23 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln620_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="1"/>
<pin id="429" dir="0" index="1" bw="12" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln620/23 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln638_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="1"/>
<pin id="434" dir="0" index="1" bw="12" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln638/23 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_ln616cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln616cast/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln639_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="1"/>
<pin id="443" dir="0" index="1" bw="24" slack="0"/>
<pin id="444" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln639/23 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln638_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="24" slack="0"/>
<pin id="449" dir="0" index="2" bw="24" slack="0"/>
<pin id="450" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln638/23 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln606_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="2"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln606/23 "/>
</bind>
</comp>

<comp id="459" class="1004" name="and_ln617_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln617/23 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln617_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="24" slack="1"/>
<pin id="467" dir="0" index="2" bw="24" slack="0"/>
<pin id="468" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617/23 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln621_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="1"/>
<pin id="473" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln621/24 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ashr_ln621_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="54" slack="2"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln621/24 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln621_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="54" slack="0"/>
<pin id="481" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln621/24 "/>
</bind>
</comp>

<comp id="483" class="1004" name="bitcast_ln768_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="5"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln768/24 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_28_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/24 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln623_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="24" slack="0"/>
<pin id="497" dir="0" index="2" bw="24" slack="0"/>
<pin id="498" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln623/24 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln620_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="24" slack="0"/>
<pin id="505" dir="0" index="2" bw="24" slack="0"/>
<pin id="506" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln620/24 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln616_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="2"/>
<pin id="511" dir="0" index="1" bw="24" slack="0"/>
<pin id="512" dir="0" index="2" bw="24" slack="1"/>
<pin id="513" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616/24 "/>
</bind>
</comp>

<comp id="515" class="1004" name="v65_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="3"/>
<pin id="517" dir="0" index="1" bw="24" slack="0"/>
<pin id="518" dir="0" index="2" bw="24" slack="0"/>
<pin id="519" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v65_V/24 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_s_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="24"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_19_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="3" slack="24"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/25 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln129_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/25 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sub_ln129_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln129/25 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln125_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="24"/>
<pin id="548" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_1/25 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln129_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="4" slack="0"/>
<pin id="552" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/25 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln129_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129_1/25 "/>
</bind>
</comp>

<comp id="561" class="1005" name="j3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="i4_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="indvar_flatten7_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln122_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="23"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="586" class="1005" name="select_ln122_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="1"/>
<pin id="588" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122 "/>
</bind>
</comp>

<comp id="592" class="1005" name="select_ln122_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="1"/>
<pin id="594" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln122_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="zext_ln129_mid2_v_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="24"/>
<pin id="601" dir="1" index="1" bw="3" slack="24"/>
</pin_list>
<bind>
<opset="zext_ln129_mid2_v "/>
</bind>
</comp>

<comp id="605" class="1005" name="trunc_ln122_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="24"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln122 "/>
</bind>
</comp>

<comp id="609" class="1005" name="inp_sumRow_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="1"/>
<pin id="611" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="v100_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v100_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="inp_sumRow_load_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="624" class="1005" name="v62_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v62 "/>
</bind>
</comp>

<comp id="629" class="1005" name="v64_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v64 "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_Result_s_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="640" class="1005" name="exp_tmp_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="exp_tmp "/>
</bind>
</comp>

<comp id="645" class="1005" name="trunc_ln600_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="52" slack="1"/>
<pin id="647" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln600 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln606_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln606 "/>
</bind>
</comp>

<comp id="657" class="1005" name="man_V_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="54" slack="2"/>
<pin id="659" dir="1" index="1" bw="54" slack="2"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="sh_amt_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="1"/>
<pin id="664" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln617_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln617 "/>
</bind>
</comp>

<comp id="674" class="1005" name="trunc_ln618_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="24" slack="1"/>
<pin id="676" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln618 "/>
</bind>
</comp>

<comp id="680" class="1005" name="and_ln616_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln616 "/>
</bind>
</comp>

<comp id="685" class="1005" name="sext_ln616_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln616 "/>
</bind>
</comp>

<comp id="690" class="1005" name="icmp_ln620_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln620 "/>
</bind>
</comp>

<comp id="695" class="1005" name="select_ln617_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="24" slack="1"/>
<pin id="697" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln617 "/>
</bind>
</comp>

<comp id="700" class="1005" name="v65_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="24" slack="1"/>
<pin id="702" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v65_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="128" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="135" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="191" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="191" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="203" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="197" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="194" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="217" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="209" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="185" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="217" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="239" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="30" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="264" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="305"><net_src comp="158" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="302" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="302" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="302" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="306" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="338" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="365" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="371" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="377" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="365" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="358" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="397" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="371" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="424" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="446" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="478"><net_src comp="471" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="479" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="494" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="12" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="80" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="30" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="522" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="546" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="564"><net_src comp="90" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="571"><net_src comp="94" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="578"><net_src comp="98" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="585"><net_src comp="179" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="209" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="595"><net_src comp="217" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="602"><net_src comp="225" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="608"><net_src comp="235" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="102" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="617"><net_src comp="115" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="622"><net_src comp="109" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="627"><net_src comp="122" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="632"><net_src comp="154" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="638"><net_src comp="310" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="643"><net_src comp="318" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="648"><net_src comp="328" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="653"><net_src comp="332" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="660"><net_src comp="358" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="665"><net_src comp="389" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="672"><net_src comp="397" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="677"><net_src comp="403" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="683"><net_src comp="418" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="688"><net_src comp="424" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="693"><net_src comp="427" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="698"><net_src comp="464" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="703"><net_src comp="515" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="148" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v101_V | {25 }
	Port: v101_V_1 | {25 }
 - Input state : 
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : inp_sumRow | {2 3 }
	Port: Self_attention_Pipeline_l_update_i4_l_j3 : v100 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten7_load : 1
		icmp_ln122 : 2
		add_ln122_1 : 2
		br_ln122 : 3
		j3_load : 1
		i4_load : 1
		add_ln122 : 2
		icmp_ln123 : 2
		select_ln122 : 3
		select_ln122_2 : 3
		zext_ln129_mid2_v : 4
		trunc_ln122 : 4
		br_ln129 : 5
		add_ln123 : 4
		store_ln123 : 3
		store_ln123 : 4
		store_ln123 : 5
	State 2
		zext_ln125 : 1
		sub_ln125 : 2
		inp_sumRow_addr : 1
		inp_sumRow_load : 2
		add_ln125 : 3
		zext_ln125_3 : 4
		v100_addr : 5
		v62 : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		ireg : 1
		trunc_ln590 : 2
		p_Result_s : 2
		exp_tmp : 2
		trunc_ln600 : 2
		icmp_ln606 : 3
	State 22
		zext_ln604 : 1
		man_V_1 : 2
		man_V_2 : 3
		F2 : 1
		icmp_ln616 : 2
		add_ln616 : 2
		sub_ln616 : 2
		sh_amt : 3
		icmp_ln617 : 2
		trunc_ln618 : 4
		or_ln617 : 3
		xor_ln617 : 3
		and_ln616 : 3
	State 23
		sext_ln616cast : 1
		shl_ln639 : 2
		select_ln638 : 3
		select_ln617 : 4
	State 24
		ashr_ln621 : 1
		trunc_ln621 : 2
		tmp_28 : 1
		select_ln623 : 2
		select_ln620 : 3
		select_ln616 : 4
		v65_V : 5
	State 25
		zext_ln129 : 1
		sub_ln129 : 2
		add_ln129 : 3
		zext_ln129_1 : 4
		v101_V_addr : 5
		v101_V_1_addr : 5
		store_ln129 : 6
		store_ln129 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    select_ln122_fu_209   |    0    |    4    |
|          |   select_ln122_2_fu_217  |    0    |    4    |
|          |      man_V_2_fu_358      |    0    |    54   |
|          |       sh_amt_fu_389      |    0    |    12   |
|  select  |    select_ln638_fu_446   |    0    |    24   |
|          |    select_ln617_fu_464   |    0    |    24   |
|          |    select_ln623_fu_494   |    0    |    24   |
|          |    select_ln620_fu_502   |    0    |    24   |
|          |    select_ln616_fu_509   |    0    |    24   |
|          |       v65_V_fu_515       |    0    |    24   |
|----------|--------------------------|---------|---------|
|   ashr   |     ashr_ln621_fu_474    |    0    |   161   |
|----------|--------------------------|---------|---------|
|          |     sub_ln125_fu_282     |    0    |    8    |
|          |      man_V_1_fu_352      |    0    |    60   |
|    sub   |         F2_fu_365        |    0    |    12   |
|          |     sub_ln616_fu_383     |    0    |    12   |
|          |     sub_ln129_fu_540     |    0    |    7    |
|----------|--------------------------|---------|---------|
|          |     icmp_ln122_fu_179    |    0    |    11   |
|          |     icmp_ln123_fu_203    |    0    |    9    |
|          |     icmp_ln606_fu_332    |    0    |    28   |
|   icmp   |     icmp_ln616_fu_371    |    0    |    12   |
|          |     icmp_ln617_fu_397    |    0    |    12   |
|          |     icmp_ln620_fu_427    |    0    |    12   |
|          |     icmp_ln638_fu_432    |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |    add_ln122_1_fu_185    |    0    |    15   |
|          |     add_ln122_fu_197     |    0    |    13   |
|    add   |     add_ln123_fu_239     |    0    |    13   |
|          |     add_ln125_fu_291     |    0    |    8    |
|          |     add_ln616_fu_377     |    0    |    12   |
|          |     add_ln129_fu_549     |    0    |    7    |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln639_fu_441     |    0    |    67   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln617_fu_412     |    0    |    2    |
|          |     xor_ln606_fu_454     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln616_fu_418     |    0    |    2    |
|          |     and_ln617_fu_459     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln617_fu_407     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   fdiv   |        grp_fu_154        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   fpext  |        grp_fu_158        |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect| zext_ln129_mid2_v_fu_225 |    0    |    0    |
|          |      exp_tmp_fu_318      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln122_fu_235    |    0    |    0    |
|          |    trunc_ln590_fu_306    |    0    |    0    |
|   trunc  |    trunc_ln600_fu_328    |    0    |    0    |
|          |    trunc_ln618_fu_403    |    0    |    0    |
|          |   sext_ln616cast_fu_437  |    0    |    0    |
|          |    trunc_ln621_fu_479    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln122_fu_260    |    0    |    0    |
|          |     zext_ln125_fu_278    |    0    |    0    |
|          |    zext_ln125_2_fu_288   |    0    |    0    |
|          |    zext_ln125_3_fu_297   |    0    |    0    |
|   zext   |     zext_ln501_fu_338    |    0    |    0    |
|          |     zext_ln604_fu_348    |    0    |    0    |
|          |     zext_ln621_fu_471    |    0    |    0    |
|          |     zext_ln129_fu_536    |    0    |    0    |
|          |    zext_ln125_1_fu_546   |    0    |    0    |
|          |    zext_ln129_1_fu_555   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       p_shl_fu_264       |    0    |    0    |
|          |        tmp_fu_271        |    0    |    0    |
|bitconcatenate|    p_Result_33_fu_341    |    0    |    0    |
|          |       tmp_s_fu_522       |    0    |    0    |
|          |       tmp_19_fu_529      |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|     p_Result_s_fu_310    |    0    |    0    |
|          |       tmp_28_fu_486      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln616_fu_424    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   719   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    and_ln616_reg_680    |    1   |
|     exp_tmp_reg_640     |   11   |
|        i4_reg_568       |    4   |
|    icmp_ln122_reg_582   |    1   |
|    icmp_ln606_reg_650   |    1   |
|    icmp_ln617_reg_669   |    1   |
|    icmp_ln620_reg_690   |    1   |
| indvar_flatten7_reg_575 |    8   |
| inp_sumRow_addr_reg_609 |    4   |
| inp_sumRow_load_reg_619 |   32   |
|        j3_reg_561       |    4   |
|     man_V_2_reg_657     |   54   |
|    p_Result_s_reg_635   |    1   |
|  select_ln122_2_reg_592 |    4   |
|   select_ln122_reg_586  |    4   |
|   select_ln617_reg_695  |   24   |
|    sext_ln616_reg_685   |   32   |
|      sh_amt_reg_662     |   12   |
|   trunc_ln122_reg_605   |    1   |
|   trunc_ln600_reg_645   |   52   |
|   trunc_ln618_reg_674   |   24   |
|    v100_addr_reg_614    |    8   |
|       v62_reg_624       |   32   |
|       v64_reg_629       |   32   |
|      v65_V_reg_700      |   24   |
|zext_ln129_mid2_v_reg_599|    3   |
+-------------------------+--------+
|          Total          |   375  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   719  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   375  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   375  |   737  |
+-----------+--------+--------+--------+
