{"vcs1":{"timestamp_begin":1731316941.913726193, "rt":2.48, "ut":0.80, "st":0.23}}
{"vcselab":{"timestamp_begin":1731316944.457804121, "rt":1.03, "ut":0.27, "st":0.11}}
{"link":{"timestamp_begin":1731316945.566441880, "rt":0.35, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731316941.357587798}
{"VCS_COMP_START_TIME": 1731316941.357587798}
{"VCS_COMP_END_TIME": 1731316947.966052883}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334052}}
{"stitch_vcselab": {"peak_mem": 231580}}
