// Seed: 4005547639
module module_0 ();
  logic id_1;
  ;
  assign module_2.id_1 = 0;
  logic id_2;
  ;
  always @(posedge -1) begin : LABEL_0
    $clog2(88);
    ;
    id_1 = {1, -1 ^ -1'b0, 1};
  end
  assign id_2 = 1;
  assign id_2 = -1 ? (-1'b0) && id_1 : 1 - id_2 ? id_1 >= id_1 : -1;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd50,
    parameter id_4 = 32'd8
) (
    input tri id_0,
    output tri0 _id_1,
    input tri1 id_2,
    input wire id_3,
    input wor _id_4,
    output supply0 id_5
);
  module_0 modCall_1 ();
  assign id_5 = -1'b0;
  logic [~  id_4  ==  id_1 : -1] id_7;
  wire id_8;
endmodule
