#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SPIM_1_BSPIM */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPIM_1_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* SPIM_1_IntClock */
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

/* TFT_CS */
TFT_CS__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
TFT_CS__0__MASK EQU 0x40
TFT_CS__0__PC EQU CYREG_PRT5_PC6
TFT_CS__0__PORT EQU 5
TFT_CS__0__SHIFT EQU 6
TFT_CS__AG EQU CYREG_PRT5_AG
TFT_CS__AMUX EQU CYREG_PRT5_AMUX
TFT_CS__BIE EQU CYREG_PRT5_BIE
TFT_CS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_CS__BYP EQU CYREG_PRT5_BYP
TFT_CS__CTL EQU CYREG_PRT5_CTL
TFT_CS__DM0 EQU CYREG_PRT5_DM0
TFT_CS__DM1 EQU CYREG_PRT5_DM1
TFT_CS__DM2 EQU CYREG_PRT5_DM2
TFT_CS__DR EQU CYREG_PRT5_DR
TFT_CS__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_CS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_CS__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_CS__MASK EQU 0x40
TFT_CS__PORT EQU 5
TFT_CS__PRT EQU CYREG_PRT5_PRT
TFT_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_CS__PS EQU CYREG_PRT5_PS
TFT_CS__SHIFT EQU 6
TFT_CS__SLW EQU CYREG_PRT5_SLW

/* TFT_DC */
TFT_DC__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
TFT_DC__0__MASK EQU 0x04
TFT_DC__0__PC EQU CYREG_PRT5_PC2
TFT_DC__0__PORT EQU 5
TFT_DC__0__SHIFT EQU 2
TFT_DC__AG EQU CYREG_PRT5_AG
TFT_DC__AMUX EQU CYREG_PRT5_AMUX
TFT_DC__BIE EQU CYREG_PRT5_BIE
TFT_DC__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_DC__BYP EQU CYREG_PRT5_BYP
TFT_DC__CTL EQU CYREG_PRT5_CTL
TFT_DC__DM0 EQU CYREG_PRT5_DM0
TFT_DC__DM1 EQU CYREG_PRT5_DM1
TFT_DC__DM2 EQU CYREG_PRT5_DM2
TFT_DC__DR EQU CYREG_PRT5_DR
TFT_DC__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_DC__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_DC__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_DC__MASK EQU 0x04
TFT_DC__PORT EQU 5
TFT_DC__PRT EQU CYREG_PRT5_PRT
TFT_DC__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_DC__PS EQU CYREG_PRT5_PS
TFT_DC__SHIFT EQU 2
TFT_DC__SLW EQU CYREG_PRT5_SLW

/* BTN_DAW */
BTN_DAW__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
BTN_DAW__0__MASK EQU 0x20
BTN_DAW__0__PC EQU CYREG_IO_PC_PRT15_PC5
BTN_DAW__0__PORT EQU 15
BTN_DAW__0__SHIFT EQU 5
BTN_DAW__AG EQU CYREG_PRT15_AG
BTN_DAW__AMUX EQU CYREG_PRT15_AMUX
BTN_DAW__BIE EQU CYREG_PRT15_BIE
BTN_DAW__BIT_MASK EQU CYREG_PRT15_BIT_MASK
BTN_DAW__BYP EQU CYREG_PRT15_BYP
BTN_DAW__CTL EQU CYREG_PRT15_CTL
BTN_DAW__DM0 EQU CYREG_PRT15_DM0
BTN_DAW__DM1 EQU CYREG_PRT15_DM1
BTN_DAW__DM2 EQU CYREG_PRT15_DM2
BTN_DAW__DR EQU CYREG_PRT15_DR
BTN_DAW__INP_DIS EQU CYREG_PRT15_INP_DIS
BTN_DAW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
BTN_DAW__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
BTN_DAW__LCD_EN EQU CYREG_PRT15_LCD_EN
BTN_DAW__MASK EQU 0x20
BTN_DAW__PORT EQU 15
BTN_DAW__PRT EQU CYREG_PRT15_PRT
BTN_DAW__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
BTN_DAW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
BTN_DAW__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
BTN_DAW__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
BTN_DAW__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
BTN_DAW__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
BTN_DAW__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
BTN_DAW__PS EQU CYREG_PRT15_PS
BTN_DAW__SHIFT EQU 5
BTN_DAW__SLW EQU CYREG_PRT15_SLW

/* LED_RED */
LED_RED__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED_RED__0__MASK EQU 0x40
LED_RED__0__PC EQU CYREG_PRT1_PC6
LED_RED__0__PORT EQU 1
LED_RED__0__SHIFT EQU 6
LED_RED__AG EQU CYREG_PRT1_AG
LED_RED__AMUX EQU CYREG_PRT1_AMUX
LED_RED__BIE EQU CYREG_PRT1_BIE
LED_RED__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_RED__BYP EQU CYREG_PRT1_BYP
LED_RED__CTL EQU CYREG_PRT1_CTL
LED_RED__DM0 EQU CYREG_PRT1_DM0
LED_RED__DM1 EQU CYREG_PRT1_DM1
LED_RED__DM2 EQU CYREG_PRT1_DM2
LED_RED__DR EQU CYREG_PRT1_DR
LED_RED__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_RED__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_RED__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_RED__MASK EQU 0x40
LED_RED__PORT EQU 1
LED_RED__PRT EQU CYREG_PRT1_PRT
LED_RED__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_RED__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_RED__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_RED__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_RED__PS EQU CYREG_PRT1_PS
LED_RED__SHIFT EQU 6
LED_RED__SLW EQU CYREG_PRT1_SLW

/* TFT_LED */
TFT_LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
TFT_LED__0__MASK EQU 0x20
TFT_LED__0__PC EQU CYREG_PRT5_PC5
TFT_LED__0__PORT EQU 5
TFT_LED__0__SHIFT EQU 5
TFT_LED__AG EQU CYREG_PRT5_AG
TFT_LED__AMUX EQU CYREG_PRT5_AMUX
TFT_LED__BIE EQU CYREG_PRT5_BIE
TFT_LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_LED__BYP EQU CYREG_PRT5_BYP
TFT_LED__CTL EQU CYREG_PRT5_CTL
TFT_LED__DM0 EQU CYREG_PRT5_DM0
TFT_LED__DM1 EQU CYREG_PRT5_DM1
TFT_LED__DM2 EQU CYREG_PRT5_DM2
TFT_LED__DR EQU CYREG_PRT5_DR
TFT_LED__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_LED__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_LED__MASK EQU 0x20
TFT_LED__PORT EQU 5
TFT_LED__PRT EQU CYREG_PRT5_PRT
TFT_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_LED__PS EQU CYREG_PRT5_PS
TFT_LED__SHIFT EQU 5
TFT_LED__SLW EQU CYREG_PRT5_SLW

/* BTN_PLAY */
BTN_PLAY__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
BTN_PLAY__0__MASK EQU 0x20
BTN_PLAY__0__PC EQU CYREG_PRT1_PC5
BTN_PLAY__0__PORT EQU 1
BTN_PLAY__0__SHIFT EQU 5
BTN_PLAY__AG EQU CYREG_PRT1_AG
BTN_PLAY__AMUX EQU CYREG_PRT1_AMUX
BTN_PLAY__BIE EQU CYREG_PRT1_BIE
BTN_PLAY__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BTN_PLAY__BYP EQU CYREG_PRT1_BYP
BTN_PLAY__CTL EQU CYREG_PRT1_CTL
BTN_PLAY__DM0 EQU CYREG_PRT1_DM0
BTN_PLAY__DM1 EQU CYREG_PRT1_DM1
BTN_PLAY__DM2 EQU CYREG_PRT1_DM2
BTN_PLAY__DR EQU CYREG_PRT1_DR
BTN_PLAY__INP_DIS EQU CYREG_PRT1_INP_DIS
BTN_PLAY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BTN_PLAY__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BTN_PLAY__LCD_EN EQU CYREG_PRT1_LCD_EN
BTN_PLAY__MASK EQU 0x20
BTN_PLAY__PORT EQU 1
BTN_PLAY__PRT EQU CYREG_PRT1_PRT
BTN_PLAY__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BTN_PLAY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BTN_PLAY__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BTN_PLAY__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BTN_PLAY__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BTN_PLAY__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BTN_PLAY__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BTN_PLAY__PS EQU CYREG_PRT1_PS
BTN_PLAY__SHIFT EQU 5
BTN_PLAY__SLW EQU CYREG_PRT1_SLW

/* TFT_MISO */
TFT_MISO__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
TFT_MISO__0__MASK EQU 0x08
TFT_MISO__0__PC EQU CYREG_PRT5_PC3
TFT_MISO__0__PORT EQU 5
TFT_MISO__0__SHIFT EQU 3
TFT_MISO__AG EQU CYREG_PRT5_AG
TFT_MISO__AMUX EQU CYREG_PRT5_AMUX
TFT_MISO__BIE EQU CYREG_PRT5_BIE
TFT_MISO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_MISO__BYP EQU CYREG_PRT5_BYP
TFT_MISO__CTL EQU CYREG_PRT5_CTL
TFT_MISO__DM0 EQU CYREG_PRT5_DM0
TFT_MISO__DM1 EQU CYREG_PRT5_DM1
TFT_MISO__DM2 EQU CYREG_PRT5_DM2
TFT_MISO__DR EQU CYREG_PRT5_DR
TFT_MISO__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_MISO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_MISO__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_MISO__MASK EQU 0x08
TFT_MISO__PORT EQU 5
TFT_MISO__PRT EQU CYREG_PRT5_PRT
TFT_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_MISO__PS EQU CYREG_PRT5_PS
TFT_MISO__SHIFT EQU 3
TFT_MISO__SLW EQU CYREG_PRT5_SLW

/* TFT_MOSI */
TFT_MOSI__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
TFT_MOSI__0__MASK EQU 0x01
TFT_MOSI__0__PC EQU CYREG_PRT5_PC0
TFT_MOSI__0__PORT EQU 5
TFT_MOSI__0__SHIFT EQU 0
TFT_MOSI__AG EQU CYREG_PRT5_AG
TFT_MOSI__AMUX EQU CYREG_PRT5_AMUX
TFT_MOSI__BIE EQU CYREG_PRT5_BIE
TFT_MOSI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_MOSI__BYP EQU CYREG_PRT5_BYP
TFT_MOSI__CTL EQU CYREG_PRT5_CTL
TFT_MOSI__DM0 EQU CYREG_PRT5_DM0
TFT_MOSI__DM1 EQU CYREG_PRT5_DM1
TFT_MOSI__DM2 EQU CYREG_PRT5_DM2
TFT_MOSI__DR EQU CYREG_PRT5_DR
TFT_MOSI__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_MOSI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_MOSI__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_MOSI__MASK EQU 0x01
TFT_MOSI__PORT EQU 5
TFT_MOSI__PRT EQU CYREG_PRT5_PRT
TFT_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_MOSI__PS EQU CYREG_PRT5_PS
TFT_MOSI__SHIFT EQU 0
TFT_MOSI__SLW EQU CYREG_PRT5_SLW

/* TFT_SCLK */
TFT_SCLK__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
TFT_SCLK__0__MASK EQU 0x80
TFT_SCLK__0__PC EQU CYREG_PRT5_PC7
TFT_SCLK__0__PORT EQU 5
TFT_SCLK__0__SHIFT EQU 7
TFT_SCLK__AG EQU CYREG_PRT5_AG
TFT_SCLK__AMUX EQU CYREG_PRT5_AMUX
TFT_SCLK__BIE EQU CYREG_PRT5_BIE
TFT_SCLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_SCLK__BYP EQU CYREG_PRT5_BYP
TFT_SCLK__CTL EQU CYREG_PRT5_CTL
TFT_SCLK__DM0 EQU CYREG_PRT5_DM0
TFT_SCLK__DM1 EQU CYREG_PRT5_DM1
TFT_SCLK__DM2 EQU CYREG_PRT5_DM2
TFT_SCLK__DR EQU CYREG_PRT5_DR
TFT_SCLK__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_SCLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_SCLK__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_SCLK__MASK EQU 0x80
TFT_SCLK__PORT EQU 5
TFT_SCLK__PRT EQU CYREG_PRT5_PRT
TFT_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_SCLK__PS EQU CYREG_PRT5_PS
TFT_SCLK__SHIFT EQU 7
TFT_SCLK__SLW EQU CYREG_PRT5_SLW

/* ADC_Input */
ADC_Input__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
ADC_Input__0__MASK EQU 0x01
ADC_Input__0__PC EQU CYREG_PRT0_PC0
ADC_Input__0__PORT EQU 0
ADC_Input__0__SHIFT EQU 0
ADC_Input__AG EQU CYREG_PRT0_AG
ADC_Input__AMUX EQU CYREG_PRT0_AMUX
ADC_Input__BIE EQU CYREG_PRT0_BIE
ADC_Input__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Input__BYP EQU CYREG_PRT0_BYP
ADC_Input__CTL EQU CYREG_PRT0_CTL
ADC_Input__DM0 EQU CYREG_PRT0_DM0
ADC_Input__DM1 EQU CYREG_PRT0_DM1
ADC_Input__DM2 EQU CYREG_PRT0_DM2
ADC_Input__DR EQU CYREG_PRT0_DR
ADC_Input__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Input__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Input__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Input__MASK EQU 0x01
ADC_Input__PORT EQU 0
ADC_Input__PRT EQU CYREG_PRT0_PRT
ADC_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Input__PS EQU CYREG_PRT0_PS
ADC_Input__SHIFT EQU 0
ADC_Input__SLW EQU CYREG_PRT0_SLW

/* BTN_LEARN */
BTN_LEARN__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
BTN_LEARN__0__MASK EQU 0x02
BTN_LEARN__0__PC EQU CYREG_PRT6_PC1
BTN_LEARN__0__PORT EQU 6
BTN_LEARN__0__SHIFT EQU 1
BTN_LEARN__AG EQU CYREG_PRT6_AG
BTN_LEARN__AMUX EQU CYREG_PRT6_AMUX
BTN_LEARN__BIE EQU CYREG_PRT6_BIE
BTN_LEARN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
BTN_LEARN__BYP EQU CYREG_PRT6_BYP
BTN_LEARN__CTL EQU CYREG_PRT6_CTL
BTN_LEARN__DM0 EQU CYREG_PRT6_DM0
BTN_LEARN__DM1 EQU CYREG_PRT6_DM1
BTN_LEARN__DM2 EQU CYREG_PRT6_DM2
BTN_LEARN__DR EQU CYREG_PRT6_DR
BTN_LEARN__INP_DIS EQU CYREG_PRT6_INP_DIS
BTN_LEARN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
BTN_LEARN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
BTN_LEARN__LCD_EN EQU CYREG_PRT6_LCD_EN
BTN_LEARN__MASK EQU 0x02
BTN_LEARN__PORT EQU 6
BTN_LEARN__PRT EQU CYREG_PRT6_PRT
BTN_LEARN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
BTN_LEARN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
BTN_LEARN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
BTN_LEARN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
BTN_LEARN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
BTN_LEARN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
BTN_LEARN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
BTN_LEARN__PS EQU CYREG_PRT6_PS
BTN_LEARN__SHIFT EQU 1
BTN_LEARN__SLW EQU CYREG_PRT6_SLW

/* DAW_PITCH */
DAW_PITCH__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
DAW_PITCH__0__MASK EQU 0x04
DAW_PITCH__0__PC EQU CYREG_PRT0_PC2
DAW_PITCH__0__PORT EQU 0
DAW_PITCH__0__SHIFT EQU 2
DAW_PITCH__AG EQU CYREG_PRT0_AG
DAW_PITCH__AMUX EQU CYREG_PRT0_AMUX
DAW_PITCH__BIE EQU CYREG_PRT0_BIE
DAW_PITCH__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAW_PITCH__BYP EQU CYREG_PRT0_BYP
DAW_PITCH__CTL EQU CYREG_PRT0_CTL
DAW_PITCH__DM0 EQU CYREG_PRT0_DM0
DAW_PITCH__DM1 EQU CYREG_PRT0_DM1
DAW_PITCH__DM2 EQU CYREG_PRT0_DM2
DAW_PITCH__DR EQU CYREG_PRT0_DR
DAW_PITCH__INP_DIS EQU CYREG_PRT0_INP_DIS
DAW_PITCH__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DAW_PITCH__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAW_PITCH__LCD_EN EQU CYREG_PRT0_LCD_EN
DAW_PITCH__MASK EQU 0x04
DAW_PITCH__PORT EQU 0
DAW_PITCH__PRT EQU CYREG_PRT0_PRT
DAW_PITCH__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAW_PITCH__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAW_PITCH__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAW_PITCH__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAW_PITCH__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAW_PITCH__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAW_PITCH__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAW_PITCH__PS EQU CYREG_PRT0_PS
DAW_PITCH__SHIFT EQU 2
DAW_PITCH__SLW EQU CYREG_PRT0_SLW

/* LED_GREEN */
LED_GREEN__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
LED_GREEN__0__MASK EQU 0x04
LED_GREEN__0__PC EQU CYREG_PRT1_PC2
LED_GREEN__0__PORT EQU 1
LED_GREEN__0__SHIFT EQU 2
LED_GREEN__AG EQU CYREG_PRT1_AG
LED_GREEN__AMUX EQU CYREG_PRT1_AMUX
LED_GREEN__BIE EQU CYREG_PRT1_BIE
LED_GREEN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_GREEN__BYP EQU CYREG_PRT1_BYP
LED_GREEN__CTL EQU CYREG_PRT1_CTL
LED_GREEN__DM0 EQU CYREG_PRT1_DM0
LED_GREEN__DM1 EQU CYREG_PRT1_DM1
LED_GREEN__DM2 EQU CYREG_PRT1_DM2
LED_GREEN__DR EQU CYREG_PRT1_DR
LED_GREEN__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_GREEN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_GREEN__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_GREEN__MASK EQU 0x04
LED_GREEN__PORT EQU 1
LED_GREEN__PRT EQU CYREG_PRT1_PRT
LED_GREEN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_GREEN__PS EQU CYREG_PRT1_PS
LED_GREEN__SHIFT EQU 2
LED_GREEN__SLW EQU CYREG_PRT1_SLW

/* TFT_RESET */
TFT_RESET__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
TFT_RESET__0__MASK EQU 0x10
TFT_RESET__0__PC EQU CYREG_PRT5_PC4
TFT_RESET__0__PORT EQU 5
TFT_RESET__0__SHIFT EQU 4
TFT_RESET__AG EQU CYREG_PRT5_AG
TFT_RESET__AMUX EQU CYREG_PRT5_AMUX
TFT_RESET__BIE EQU CYREG_PRT5_BIE
TFT_RESET__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_RESET__BYP EQU CYREG_PRT5_BYP
TFT_RESET__CTL EQU CYREG_PRT5_CTL
TFT_RESET__DM0 EQU CYREG_PRT5_DM0
TFT_RESET__DM1 EQU CYREG_PRT5_DM1
TFT_RESET__DM2 EQU CYREG_PRT5_DM2
TFT_RESET__DR EQU CYREG_PRT5_DR
TFT_RESET__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_RESET__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_RESET__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_RESET__MASK EQU 0x10
TFT_RESET__PORT EQU 5
TFT_RESET__PRT EQU CYREG_PRT5_PRT
TFT_RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_RESET__PS EQU CYREG_PRT5_PS
TFT_RESET__SHIFT EQU 4
TFT_RESET__SLW EQU CYREG_PRT5_SLW

/* BTN_RECORD */
BTN_RECORD__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
BTN_RECORD__0__MASK EQU 0x80
BTN_RECORD__0__PC EQU CYREG_PRT1_PC7
BTN_RECORD__0__PORT EQU 1
BTN_RECORD__0__SHIFT EQU 7
BTN_RECORD__AG EQU CYREG_PRT1_AG
BTN_RECORD__AMUX EQU CYREG_PRT1_AMUX
BTN_RECORD__BIE EQU CYREG_PRT1_BIE
BTN_RECORD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
BTN_RECORD__BYP EQU CYREG_PRT1_BYP
BTN_RECORD__CTL EQU CYREG_PRT1_CTL
BTN_RECORD__DM0 EQU CYREG_PRT1_DM0
BTN_RECORD__DM1 EQU CYREG_PRT1_DM1
BTN_RECORD__DM2 EQU CYREG_PRT1_DM2
BTN_RECORD__DR EQU CYREG_PRT1_DR
BTN_RECORD__INP_DIS EQU CYREG_PRT1_INP_DIS
BTN_RECORD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
BTN_RECORD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
BTN_RECORD__LCD_EN EQU CYREG_PRT1_LCD_EN
BTN_RECORD__MASK EQU 0x80
BTN_RECORD__PORT EQU 1
BTN_RECORD__PRT EQU CYREG_PRT1_PRT
BTN_RECORD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
BTN_RECORD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
BTN_RECORD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
BTN_RECORD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
BTN_RECORD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
BTN_RECORD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
BTN_RECORD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
BTN_RECORD__PS EQU CYREG_PRT1_PS
BTN_RECORD__SHIFT EQU 7
BTN_RECORD__SLW EQU CYREG_PRT1_SLW

/* DAC_Output */
DAC_Output__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
DAC_Output__0__MASK EQU 0x02
DAC_Output__0__PC EQU CYREG_PRT0_PC1
DAC_Output__0__PORT EQU 0
DAC_Output__0__SHIFT EQU 1
DAC_Output__AG EQU CYREG_PRT0_AG
DAC_Output__AMUX EQU CYREG_PRT0_AMUX
DAC_Output__BIE EQU CYREG_PRT0_BIE
DAC_Output__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAC_Output__BYP EQU CYREG_PRT0_BYP
DAC_Output__CTL EQU CYREG_PRT0_CTL
DAC_Output__DM0 EQU CYREG_PRT0_DM0
DAC_Output__DM1 EQU CYREG_PRT0_DM1
DAC_Output__DM2 EQU CYREG_PRT0_DM2
DAC_Output__DR EQU CYREG_PRT0_DR
DAC_Output__INP_DIS EQU CYREG_PRT0_INP_DIS
DAC_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DAC_Output__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAC_Output__LCD_EN EQU CYREG_PRT0_LCD_EN
DAC_Output__MASK EQU 0x02
DAC_Output__PORT EQU 0
DAC_Output__PRT EQU CYREG_PRT0_PRT
DAC_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAC_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAC_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAC_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAC_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAC_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAC_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAC_Output__PS EQU CYREG_PRT0_PS
DAC_Output__SHIFT EQU 1
DAC_Output__SLW EQU CYREG_PRT0_SLW

/* DAW_REVERB */
DAW_REVERB__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
DAW_REVERB__0__MASK EQU 0x08
DAW_REVERB__0__PC EQU CYREG_PRT0_PC3
DAW_REVERB__0__PORT EQU 0
DAW_REVERB__0__SHIFT EQU 3
DAW_REVERB__AG EQU CYREG_PRT0_AG
DAW_REVERB__AMUX EQU CYREG_PRT0_AMUX
DAW_REVERB__BIE EQU CYREG_PRT0_BIE
DAW_REVERB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DAW_REVERB__BYP EQU CYREG_PRT0_BYP
DAW_REVERB__CTL EQU CYREG_PRT0_CTL
DAW_REVERB__DM0 EQU CYREG_PRT0_DM0
DAW_REVERB__DM1 EQU CYREG_PRT0_DM1
DAW_REVERB__DM2 EQU CYREG_PRT0_DM2
DAW_REVERB__DR EQU CYREG_PRT0_DR
DAW_REVERB__INP_DIS EQU CYREG_PRT0_INP_DIS
DAW_REVERB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DAW_REVERB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DAW_REVERB__LCD_EN EQU CYREG_PRT0_LCD_EN
DAW_REVERB__MASK EQU 0x08
DAW_REVERB__PORT EQU 0
DAW_REVERB__PRT EQU CYREG_PRT0_PRT
DAW_REVERB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DAW_REVERB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DAW_REVERB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DAW_REVERB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DAW_REVERB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DAW_REVERB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DAW_REVERB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DAW_REVERB__PS EQU CYREG_PRT0_PS
DAW_REVERB__SHIFT EQU 3
DAW_REVERB__SLW EQU CYREG_PRT0_SLW

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LED_YELLOW */
LED_YELLOW__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
LED_YELLOW__0__MASK EQU 0x10
LED_YELLOW__0__PC EQU CYREG_PRT1_PC4
LED_YELLOW__0__PORT EQU 1
LED_YELLOW__0__SHIFT EQU 4
LED_YELLOW__AG EQU CYREG_PRT1_AG
LED_YELLOW__AMUX EQU CYREG_PRT1_AMUX
LED_YELLOW__BIE EQU CYREG_PRT1_BIE
LED_YELLOW__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED_YELLOW__BYP EQU CYREG_PRT1_BYP
LED_YELLOW__CTL EQU CYREG_PRT1_CTL
LED_YELLOW__DM0 EQU CYREG_PRT1_DM0
LED_YELLOW__DM1 EQU CYREG_PRT1_DM1
LED_YELLOW__DM2 EQU CYREG_PRT1_DM2
LED_YELLOW__DR EQU CYREG_PRT1_DR
LED_YELLOW__INP_DIS EQU CYREG_PRT1_INP_DIS
LED_YELLOW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED_YELLOW__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED_YELLOW__LCD_EN EQU CYREG_PRT1_LCD_EN
LED_YELLOW__MASK EQU 0x10
LED_YELLOW__PORT EQU 1
LED_YELLOW__PRT EQU CYREG_PRT1_PRT
LED_YELLOW__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED_YELLOW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED_YELLOW__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED_YELLOW__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED_YELLOW__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED_YELLOW__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED_YELLOW__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED_YELLOW__PS EQU CYREG_PRT1_PS
LED_YELLOW__SHIFT EQU 4
LED_YELLOW__SLW EQU CYREG_PRT1_SLW

/* ADC_SOUND_IN_DEC */
ADC_SOUND_IN_DEC__COHER EQU CYREG_DEC_COHER
ADC_SOUND_IN_DEC__CR EQU CYREG_DEC_CR
ADC_SOUND_IN_DEC__DR1 EQU CYREG_DEC_DR1
ADC_SOUND_IN_DEC__DR2 EQU CYREG_DEC_DR2
ADC_SOUND_IN_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_SOUND_IN_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_SOUND_IN_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_SOUND_IN_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_SOUND_IN_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_SOUND_IN_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_SOUND_IN_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_SOUND_IN_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_SOUND_IN_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_SOUND_IN_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_SOUND_IN_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_SOUND_IN_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_SOUND_IN_DEC__PM_ACT_MSK EQU 0x01
ADC_SOUND_IN_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_SOUND_IN_DEC__PM_STBY_MSK EQU 0x01
ADC_SOUND_IN_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_SOUND_IN_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_SOUND_IN_DEC__SR EQU CYREG_DEC_SR
ADC_SOUND_IN_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_SOUND_IN_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_SOUND_IN_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_SOUND_IN_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_SOUND_IN_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_SOUND_IN_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_SOUND_IN_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_SOUND_IN_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_SOUND_IN_DSM */
ADC_SOUND_IN_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_SOUND_IN_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_SOUND_IN_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_SOUND_IN_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_SOUND_IN_DSM__CLK EQU CYREG_DSM0_CLK
ADC_SOUND_IN_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_SOUND_IN_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_SOUND_IN_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_SOUND_IN_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_SOUND_IN_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_SOUND_IN_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_SOUND_IN_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_SOUND_IN_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_SOUND_IN_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_SOUND_IN_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_SOUND_IN_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_SOUND_IN_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_SOUND_IN_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_SOUND_IN_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_SOUND_IN_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_SOUND_IN_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_SOUND_IN_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_SOUND_IN_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_SOUND_IN_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_SOUND_IN_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_SOUND_IN_DSM__MISC EQU CYREG_DSM0_MISC
ADC_SOUND_IN_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_SOUND_IN_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_SOUND_IN_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_SOUND_IN_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_SOUND_IN_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_SOUND_IN_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_SOUND_IN_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_SOUND_IN_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_SOUND_IN_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_SOUND_IN_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_SOUND_IN_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_SOUND_IN_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_SOUND_IN_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_SOUND_IN_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_SOUND_IN_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_SOUND_IN_Ext_CP_Clk */
ADC_SOUND_IN_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SOUND_IN_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SOUND_IN_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SOUND_IN_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SOUND_IN_Ext_CP_Clk__INDEX EQU 0x00
ADC_SOUND_IN_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SOUND_IN_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_SOUND_IN_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SOUND_IN_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

/* ADC_SOUND_IN_IRQ */
ADC_SOUND_IN_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SOUND_IN_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SOUND_IN_IRQ__INTC_MASK EQU 0x20000000
ADC_SOUND_IN_IRQ__INTC_NUMBER EQU 29
ADC_SOUND_IN_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SOUND_IN_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_SOUND_IN_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SOUND_IN_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SOUND_IN_theACLK */
ADC_SOUND_IN_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SOUND_IN_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SOUND_IN_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SOUND_IN_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SOUND_IN_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SOUND_IN_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SOUND_IN_theACLK__INDEX EQU 0x00
ADC_SOUND_IN_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SOUND_IN_theACLK__PM_ACT_MSK EQU 0x01
ADC_SOUND_IN_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SOUND_IN_theACLK__PM_STBY_MSK EQU 0x01

/* DAC_SOUND_OUT_viDAC8 */
DAC_SOUND_OUT_viDAC8__CR0 EQU CYREG_DAC2_CR0
DAC_SOUND_OUT_viDAC8__CR1 EQU CYREG_DAC2_CR1
DAC_SOUND_OUT_viDAC8__D EQU CYREG_DAC2_D
DAC_SOUND_OUT_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_SOUND_OUT_viDAC8__PM_ACT_MSK EQU 0x04
DAC_SOUND_OUT_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_SOUND_OUT_viDAC8__PM_STBY_MSK EQU 0x04
DAC_SOUND_OUT_viDAC8__STROBE EQU CYREG_DAC2_STROBE
DAC_SOUND_OUT_viDAC8__SW0 EQU CYREG_DAC2_SW0
DAC_SOUND_OUT_viDAC8__SW2 EQU CYREG_DAC2_SW2
DAC_SOUND_OUT_viDAC8__SW3 EQU CYREG_DAC2_SW3
DAC_SOUND_OUT_viDAC8__SW4 EQU CYREG_DAC2_SW4
DAC_SOUND_OUT_viDAC8__TR EQU CYREG_DAC2_TR
DAC_SOUND_OUT_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
DAC_SOUND_OUT_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
DAC_SOUND_OUT_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
DAC_SOUND_OUT_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
DAC_SOUND_OUT_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
DAC_SOUND_OUT_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
DAC_SOUND_OUT_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
DAC_SOUND_OUT_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
DAC_SOUND_OUT_viDAC8__TST EQU CYREG_DAC2_TST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
