#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14bf094c0 .scope module, "cpuTB" "cpuTB" 2 3;
 .timescale -9 -12;
v0x600000daed00_0 .var "clk", 0 0;
S_0x14bf09630 .scope module, "arm7tdmi" "cpu" 2 7, 3 17 0, S_0x14bf094c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0x600000dadef0_0 .net "abus", 31 0, L_0x6000014abf00;  1 drivers
v0x600000dadf80_0 .net "addressbus", 31 0, L_0x6000014ac150;  1 drivers
v0x600000dae010_0 .net "alubus", 31 0, v0x600000daa6d0_0;  1 drivers
v0x600000dae0a0_0 .net "bbus", 31 0, L_0x6000014abf70;  1 drivers
v0x600000dae130_0 .net "bbusext", 31 0, v0x600000daabe0_0;  1 drivers
v0x600000dae1c0_0 .net "clk", 0 0, v0x600000daed00_0;  1 drivers
v0x600000dae250_0 .net "cpsr", 3 0, L_0x600000eac8c0;  1 drivers
v0x600000dae2e0_0 .net "ctrl", 31 0, v0x600000dab330_0;  1 drivers
v0x600000dae370_0 .var "cycles", 31 0;
RS_0x150050c10 .resolv tri, v0x600000dac000_0, L_0x6000014ac230;
v0x600000dae400_0 .net8 "databus", 31 0, RS_0x150050c10;  2 drivers
v0x600000dae490_0 .net "decodebus", 31 0, L_0x6000014abe90;  1 drivers
v0x600000dae520_0 .net "i_opcode", 3 0, v0x600000dab4e0_0;  1 drivers
v0x600000dae5b0_0 .net "i_rd", 3 0, v0x600000dab570_0;  1 drivers
v0x600000dae640_0 .net "i_rm", 3 0, v0x600000dab600_0;  1 drivers
v0x600000dae6d0_0 .net "i_rn", 3 0, v0x600000dab690_0;  1 drivers
v0x600000dae760_0 .net "i_rs", 3 0, v0x600000dab720_0;  1 drivers
v0x600000dae7f0_0 .net "i_shiftby", 31 0, v0x600000dab7b0_0;  1 drivers
v0x600000dae880_0 .net "i_shifttype", 1 0, v0x600000dab840_0;  1 drivers
v0x600000dae910_0 .net "i_shiftval", 31 0, v0x600000dab8d0_0;  1 drivers
v0x600000dae9a0_0 .net "incrementerbus", 31 0, L_0x6000014ac1c0;  1 drivers
v0x600000daea30_0 .net "incrinbus", 31 0, L_0x6000014abe20;  1 drivers
v0x600000daeac0_0 .net "newcpsr", 3 0, v0x600000daa520_0;  1 drivers
v0x600000daeb50_0 .net "pcbus", 31 0, L_0x6000014ac070;  1 drivers
v0x600000daebe0_0 .net "shiftbyreg", 31 0, L_0x6000014ac000;  1 drivers
v0x600000daec70_0 .net "writebackalu", 0 0, v0x600000daa880_0;  1 drivers
L_0x600000eac6e0 .part v0x600000dab330_0, 0, 1;
L_0x600000eac320 .part v0x600000dab330_0, 2, 1;
L_0x600000eac280 .part v0x600000dab330_0, 20, 1;
L_0x600000eac780 .part v0x600000dab330_0, 15, 1;
L_0x600000eacd20 .part v0x600000dab330_0, 8, 1;
L_0x600000eacdc0 .part v0x600000dab330_0, 20, 1;
L_0x600000eace60 .part v0x600000dab330_0, 19, 1;
L_0x600000eacf00 .part v0x600000dab330_0, 18, 1;
L_0x600000eacfa0 .part v0x600000dab330_0, 17, 1;
L_0x600000ead040 .part v0x600000dab330_0, 19, 1;
S_0x14bf048a0 .scope module, "addressIncrementerModule" "addressIncrementer" 3 58, 4 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 32 "datain";
    .port_info 2 /OUTPUT 32 "dataout";
L_0x6000014ac1c0 .functor BUFT 32, L_0x600000eac000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000da9050_0 .net/2u *"_ivl_0", 31 0, L_0x150088130;  1 drivers
v0x600000da8d80_0 .net *"_ivl_2", 31 0, L_0x600000eac000;  1 drivers
v0x600000da8b40_0 .net "datain", 31 0, L_0x6000014abe20;  alias, 1 drivers
v0x600000da8480_0 .net "dataout", 31 0, L_0x6000014ac1c0;  alias, 1 drivers
L_0x150088178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000da81b0_0 .net "increment", 0 0, L_0x150088178;  1 drivers
L_0x600000eac000 .arith/sum 32, L_0x6000014abe20, L_0x150088130;
S_0x14bf04a10 .scope module, "addressRegisterModule" "addressRegister" 3 41, 5 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "in3on";
    .port_info 5 /INPUT 1 "out1on";
    .port_info 6 /INPUT 32 "in1";
    .port_info 7 /INPUT 32 "in2";
    .port_info 8 /INPUT 32 "in3";
    .port_info 9 /OUTPUT 32 "out1";
    .port_info 10 /OUTPUT 32 "out2";
L_0x6000014abe20 .functor BUFZ 32, v0x600000da90e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000014ac150 .functor BUFT 32, v0x600000da90e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000da90e0_0 .var "areg", 31 0;
v0x600000da9170_0 .net "clk", 0 0, v0x600000daed00_0;  alias, 1 drivers
v0x600000da8ea0_0 .net "in1", 31 0, v0x600000daa6d0_0;  alias, 1 drivers
v0x600000da8c60_0 .net "in1on", 0 0, L_0x600000eac320;  1 drivers
v0x600000da85a0_0 .net "in2", 31 0, L_0x6000014ac1c0;  alias, 1 drivers
L_0x1500880a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000da82d0_0 .net "in2on", 0 0, L_0x1500880a0;  1 drivers
v0x600000daa0a0_0 .net "in3", 31 0, L_0x6000014ac070;  alias, 1 drivers
v0x600000daa130_0 .net "in3on", 0 0, L_0x600000eac280;  1 drivers
v0x600000daa1c0_0 .net "out1", 31 0, L_0x6000014ac150;  alias, 1 drivers
L_0x1500880e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000daa250_0 .net "out1on", 0 0, L_0x1500880e8;  1 drivers
v0x600000daa2e0_0 .net "out2", 31 0, L_0x6000014abe20;  alias, 1 drivers
L_0x150088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000daa370_0 .net "write", 0 0, L_0x150088058;  1 drivers
E_0x6000031b5920 .event posedge, v0x600000da9170_0;
S_0x14bf05e00 .scope module, "aluModule" "alu" 3 140, 6 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 1 "setflags";
    .port_info 2 /INPUT 32 "dataina";
    .port_info 3 /INPUT 32 "datainb";
    .port_info 4 /INPUT 4 "cpsrin";
    .port_info 5 /OUTPUT 1 "writeback";
    .port_info 6 /OUTPUT 32 "dataout";
    .port_info 7 /OUTPUT 4 "cpsrout";
v0x600000daa400_0 .var "c", 0 0;
v0x600000daa490_0 .net "cpsrin", 3 0, L_0x600000eac8c0;  alias, 1 drivers
v0x600000daa520_0 .var "cpsrout", 3 0;
v0x600000daa5b0_0 .net "dataina", 31 0, L_0x6000014abf00;  alias, 1 drivers
v0x600000daa640_0 .net "datainb", 31 0, v0x600000daabe0_0;  alias, 1 drivers
v0x600000daa6d0_0 .var "dataout", 31 0;
v0x600000daa760_0 .net "opcode", 3 0, v0x600000dab4e0_0;  alias, 1 drivers
v0x600000daa7f0_0 .net "setflags", 0 0, L_0x600000ead040;  1 drivers
v0x600000daa880_0 .var "writeback", 0 0;
E_0x6000031b4750/0 .event edge, v0x600000daa760_0, v0x600000daa5b0_0, v0x600000daa640_0, v0x600000daa400_0;
E_0x6000031b4750/1 .event edge, v0x600000daa7f0_0, v0x600000da8ea0_0, v0x600000daa490_0;
E_0x6000031b4750 .event/or E_0x6000031b4750/0, E_0x6000031b4750/1;
S_0x14bf05f70 .scope module, "barrelShifterModule" "barrelShifter" 3 127, 7 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vimm";
    .port_info 1 /INPUT 1 "bimm";
    .port_info 2 /INPUT 2 "type";
    .port_info 3 /INPUT 32 "valimm";
    .port_info 4 /INPUT 32 "valreg";
    .port_info 5 /INPUT 32 "byimm";
    .port_info 6 /INPUT 32 "byreg";
    .port_info 7 /INPUT 32 "datain";
    .port_info 8 /OUTPUT 32 "dataout";
P_0x600002ab2cc0 .param/l "width" 0 7 13, +C4<00000000000000000000000000100000>;
v0x600000daa910_0 .net "bimm", 0 0, L_0x600000eacfa0;  1 drivers
v0x600000daa9a0_0 .var "by", 31 0;
v0x600000daaa30_0 .net "byimm", 31 0, v0x600000dab7b0_0;  alias, 1 drivers
v0x600000daaac0_0 .net "byreg", 31 0, L_0x6000014ac000;  alias, 1 drivers
v0x600000daab50_0 .net "datain", 31 0, L_0x6000014abf70;  alias, 1 drivers
v0x600000daabe0_0 .var "dataout", 31 0;
v0x600000daac70_0 .net "type", 1 0, v0x600000dab840_0;  alias, 1 drivers
v0x600000daad00_0 .var "val", 31 0;
v0x600000daad90_0 .net "valimm", 31 0, v0x600000dab8d0_0;  alias, 1 drivers
v0x600000daae20_0 .net "valreg", 31 0, L_0x6000014abf70;  alias, 1 drivers
v0x600000daaeb0_0 .net "vimm", 0 0, L_0x600000eacf00;  1 drivers
E_0x6000031b4330/0 .event edge, v0x600000daaeb0_0, v0x600000daad90_0, v0x600000daab50_0, v0x600000daa910_0;
E_0x6000031b4330/1 .event edge, v0x600000daaa30_0, v0x600000daaac0_0, v0x600000daac70_0, v0x600000daad00_0;
E_0x6000031b4330/2 .event edge, v0x600000daa9a0_0;
E_0x6000031b4330 .event/or E_0x6000031b4330/0, E_0x6000031b4330/1, E_0x6000031b4330/2;
S_0x14bf062e0 .scope module, "dataRegisterModule" "dataRegister" 3 64, 8 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "outon";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout";
o0x150050be0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x6000014ac230 .functor BUFT 32, o0x150050be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
; Elide local net with no drivers, v0x600000daaf40_0 name=_ivl_0
v0x600000daafd0_0 .net "clk", 0 0, v0x600000daed00_0;  alias, 1 drivers
v0x600000dab060_0 .net "datain", 31 0, L_0x6000014abf70;  alias, 1 drivers
v0x600000dab0f0_0 .net8 "dataout", 31 0, RS_0x150050c10;  alias, 2 drivers
v0x600000dab180_0 .var "datareg", 31 0;
v0x600000dab210_0 .net "inon", 0 0, L_0x600000eac780;  1 drivers
L_0x1500881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000dab2a0_0 .net "outon", 0 0, L_0x1500881c0;  1 drivers
S_0x14bf06450 .scope module, "instructionDecoderModule" "instructionDecoder" 3 91, 9 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 32 "control";
    .port_info 2 /INPUT 4 "flags";
    .port_info 3 /OUTPUT 32 "shiftby";
    .port_info 4 /OUTPUT 2 "shifttype";
    .port_info 5 /OUTPUT 4 "opcode";
    .port_info 6 /OUTPUT 4 "rm";
    .port_info 7 /OUTPUT 4 "rn";
    .port_info 8 /OUTPUT 4 "rd";
    .port_info 9 /OUTPUT 4 "rs";
    .port_info 10 /OUTPUT 32 "shiftval";
v0x600000dab330_0 .var "control", 31 0;
v0x600000dab3c0_0 .net "flags", 3 0, L_0x600000eac8c0;  alias, 1 drivers
v0x600000dab450_0 .net "ins", 31 0, L_0x6000014abe90;  alias, 1 drivers
v0x600000dab4e0_0 .var "opcode", 3 0;
v0x600000dab570_0 .var "rd", 3 0;
v0x600000dab600_0 .var "rm", 3 0;
v0x600000dab690_0 .var "rn", 3 0;
v0x600000dab720_0 .var "rs", 3 0;
v0x600000dab7b0_0 .var "shiftby", 31 0;
v0x600000dab840_0 .var "shifttype", 1 0;
v0x600000dab8d0_0 .var "shiftval", 31 0;
E_0x6000031b5a40 .event edge, v0x600000dab450_0;
S_0x14bf043c0 .scope module, "instructionRegisterModule" "instructionRegister" 3 72, 10 2 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inon";
    .port_info 2 /INPUT 1 "out1on";
    .port_info 3 /INPUT 32 "datain";
    .port_info 4 /OUTPUT 32 "dataout1";
    .port_info 5 /OUTPUT 32 "dataout2";
L_0x6000014abe90 .functor BUFZ 32, v0x600000dabde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000014ac2a0 .functor BUFT 32, v0x600000dabde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000dab9f0_0 .net *"_ivl_2", 31 0, L_0x6000014ac2a0;  1 drivers
v0x600000daba80_0 .net "clk", 0 0, v0x600000daed00_0;  alias, 1 drivers
v0x600000dabb10_0 .net8 "datain", 31 0, RS_0x150050c10;  alias, 2 drivers
v0x600000dabba0_0 .net "dataou1", 0 0, L_0x600000eac820;  1 drivers
v0x600000dabc30_0 .net "dataout1", 31 0, L_0x6000014abf70;  alias, 1 drivers
v0x600000dabcc0_0 .net "dataout2", 31 0, L_0x6000014abe90;  alias, 1 drivers
L_0x150088208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000dabd50_0 .net "inon", 0 0, L_0x150088208;  1 drivers
v0x600000dabde0_0 .var "ireg", 31 0;
L_0x150088250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000dabe70_0 .net "out1on", 0 0, L_0x150088250;  1 drivers
L_0x600000eac820 .part L_0x6000014ac2a0, 0, 1;
S_0x14bf04530 .scope module, "memoryModule" "memory" 3 33, 11 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "out";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INOUT 32 "data";
v0x600000dabf00_0 .net "address", 31 0, L_0x6000014ac150;  alias, 1 drivers
v0x600000dac000_0 .var "buffer", 31 0;
v0x600000dac090_0 .net "clk", 0 0, v0x600000daed00_0;  alias, 1 drivers
v0x600000dac120_0 .net8 "data", 31 0, RS_0x150050c10;  alias, 2 drivers
v0x600000dac1b0_0 .var/i "i", 31 0;
v0x600000dac240 .array "mem", 63 0, 31 0;
L_0x150088010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000dac2d0_0 .net "out", 0 0, L_0x150088010;  1 drivers
v0x600000dac360_0 .net "write", 0 0, L_0x600000eac6e0;  1 drivers
S_0x14bf0d420 .scope module, "registerBankModule" "registerBank" 3 107, 12 1 0, S_0x14bf09630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "in1on";
    .port_info 3 /INPUT 1 "in2on";
    .port_info 4 /INPUT 1 "pcchange";
    .port_info 5 /INPUT 1 "writeback";
    .port_info 6 /INPUT 1 "cpsrwrite";
    .port_info 7 /INPUT 32 "alubusin";
    .port_info 8 /INPUT 32 "incrbusin";
    .port_info 9 /INPUT 4 "rm";
    .port_info 10 /INPUT 4 "rn";
    .port_info 11 /INPUT 4 "rs";
    .port_info 12 /INPUT 4 "rd";
    .port_info 13 /INPUT 4 "updatedflags";
    .port_info 14 /OUTPUT 4 "flags";
    .port_info 15 /OUTPUT 32 "abusout";
    .port_info 16 /OUTPUT 32 "bbusout";
    .port_info 17 /OUTPUT 32 "barrelshifterout";
    .port_info 18 /OUTPUT 32 "pcbusout";
L_0x6000014abf00 .functor BUFZ 32, L_0x600000eac960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000014abf70 .functor BUFZ 32, L_0x600000eacaa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000014ac000 .functor BUFZ 32, L_0x600000eacbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000dada70_15 .array/port v0x600000dada70, 15;
L_0x6000014ac070 .functor BUFZ 32, v0x600000dada70_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000dac480_0 .net *"_ivl_11", 31 0, L_0x600000eacaa0;  1 drivers
v0x600000dac510_0 .net *"_ivl_13", 5 0, L_0x600000eacb40;  1 drivers
L_0x1500882e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000dac5a0_0 .net *"_ivl_16", 1 0, L_0x1500882e0;  1 drivers
v0x600000dac630_0 .net *"_ivl_19", 31 0, L_0x600000eacbe0;  1 drivers
v0x600000dac6c0_0 .net *"_ivl_21", 5 0, L_0x600000eacc80;  1 drivers
L_0x150088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000dac750_0 .net *"_ivl_24", 1 0, L_0x150088328;  1 drivers
v0x600000dac7e0_0 .net *"_ivl_3", 31 0, L_0x600000eac960;  1 drivers
v0x600000dac870_0 .net *"_ivl_5", 5 0, L_0x600000eaca00;  1 drivers
L_0x150088298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000dac900_0 .net *"_ivl_8", 1 0, L_0x150088298;  1 drivers
v0x600000dac990_0 .net "abusout", 31 0, L_0x6000014abf00;  alias, 1 drivers
v0x600000daca20_0 .net "alubusin", 31 0, v0x600000daa6d0_0;  alias, 1 drivers
v0x600000dacab0_0 .net "barrelshifterout", 31 0, L_0x6000014ac000;  alias, 1 drivers
v0x600000dacb40_0 .net "bbusout", 31 0, L_0x6000014abf70;  alias, 1 drivers
v0x600000dacbd0_0 .net "clk", 0 0, v0x600000daed00_0;  alias, 1 drivers
v0x600000dacc60_0 .net "cpsrwrite", 0 0, L_0x600000eace60;  1 drivers
v0x600000daccf0_0 .net "flags", 3 0, L_0x600000eac8c0;  alias, 1 drivers
o0x150051690 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000dacd80_0 .net "in1on", 0 0, o0x150051690;  0 drivers
o0x1500516c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000dace10_0 .net "in2on", 0 0, o0x1500516c0;  0 drivers
v0x600000dacea0_0 .net "incrbusin", 31 0, L_0x6000014ac1c0;  alias, 1 drivers
v0x600000dacf30_0 .net "pcbusout", 31 0, L_0x6000014ac070;  alias, 1 drivers
v0x600000dacfc0_0 .net "pcchange", 0 0, L_0x600000eacdc0;  1 drivers
v0x600000dad050_0 .net "rd", 3 0, v0x600000dab570_0;  alias, 1 drivers
v0x600000dad0e0_0 .var "reg0", 31 0;
v0x600000dad170_0 .var "reg1", 31 0;
v0x600000dad200_0 .var "reg10", 31 0;
v0x600000dad290_0 .var "reg11", 31 0;
v0x600000dad320_0 .var "reg12", 31 0;
v0x600000dad3b0_0 .var "reg13", 31 0;
v0x600000dad440_0 .var "reg14", 31 0;
v0x600000dad4d0_0 .var "reg15", 31 0;
v0x600000dad560_0 .var "reg16", 31 0;
v0x600000dad5f0_0 .var "reg2", 31 0;
v0x600000dad680_0 .var "reg3", 31 0;
v0x600000dad710_0 .var "reg4", 31 0;
v0x600000dad7a0_0 .var "reg5", 31 0;
v0x600000dad830_0 .var "reg6", 31 0;
v0x600000dad8c0_0 .var "reg7", 31 0;
v0x600000dad950_0 .var "reg8", 31 0;
v0x600000dad9e0_0 .var "reg9", 31 0;
v0x600000dada70 .array "regs", 16 0, 31 0;
v0x600000dadb90_0 .net "rm", 3 0, v0x600000dab600_0;  alias, 1 drivers
v0x600000dadc20_0 .net "rn", 3 0, v0x600000dab690_0;  alias, 1 drivers
v0x600000dadcb0_0 .net "rs", 3 0, v0x600000dab720_0;  alias, 1 drivers
v0x600000dadd40_0 .net "updatedflags", 3 0, v0x600000daa520_0;  alias, 1 drivers
v0x600000daddd0_0 .net "write", 0 0, L_0x600000eacd20;  1 drivers
v0x600000dade60_0 .net "writeback", 0 0, v0x600000daa880_0;  alias, 1 drivers
v0x600000dada70_0 .array/port v0x600000dada70, 0;
v0x600000dada70_1 .array/port v0x600000dada70, 1;
v0x600000dada70_2 .array/port v0x600000dada70, 2;
v0x600000dada70_3 .array/port v0x600000dada70, 3;
E_0x6000031b5890/0 .event edge, v0x600000dada70_0, v0x600000dada70_1, v0x600000dada70_2, v0x600000dada70_3;
v0x600000dada70_4 .array/port v0x600000dada70, 4;
v0x600000dada70_5 .array/port v0x600000dada70, 5;
v0x600000dada70_6 .array/port v0x600000dada70, 6;
v0x600000dada70_7 .array/port v0x600000dada70, 7;
E_0x6000031b5890/1 .event edge, v0x600000dada70_4, v0x600000dada70_5, v0x600000dada70_6, v0x600000dada70_7;
v0x600000dada70_8 .array/port v0x600000dada70, 8;
v0x600000dada70_9 .array/port v0x600000dada70, 9;
v0x600000dada70_10 .array/port v0x600000dada70, 10;
v0x600000dada70_11 .array/port v0x600000dada70, 11;
E_0x6000031b5890/2 .event edge, v0x600000dada70_8, v0x600000dada70_9, v0x600000dada70_10, v0x600000dada70_11;
v0x600000dada70_12 .array/port v0x600000dada70, 12;
v0x600000dada70_13 .array/port v0x600000dada70, 13;
v0x600000dada70_14 .array/port v0x600000dada70, 14;
E_0x6000031b5890/3 .event edge, v0x600000dada70_12, v0x600000dada70_13, v0x600000dada70_14, v0x600000dada70_15;
v0x600000dada70_16 .array/port v0x600000dada70, 16;
E_0x6000031b5890/4 .event edge, v0x600000dada70_16;
E_0x6000031b5890 .event/or E_0x6000031b5890/0, E_0x6000031b5890/1, E_0x6000031b5890/2, E_0x6000031b5890/3, E_0x6000031b5890/4;
E_0x6000031b5b30 .event negedge, v0x600000da9170_0;
L_0x600000eac8c0 .part v0x600000dada70_16, 28, 4;
L_0x600000eac960 .array/port v0x600000dada70, L_0x600000eaca00;
L_0x600000eaca00 .concat [ 4 2 0 0], v0x600000dab690_0, L_0x150088298;
L_0x600000eacaa0 .array/port v0x600000dada70, L_0x600000eacb40;
L_0x600000eacb40 .concat [ 4 2 0 0], v0x600000dab600_0, L_0x1500882e0;
L_0x600000eacbe0 .array/port v0x600000dada70, L_0x600000eacc80;
L_0x600000eacc80 .concat [ 4 2 0 0], v0x600000dab720_0, L_0x150088328;
    .scope S_0x14bf04530;
T_0 ;
    %vpi_call 11 16 "$readmemh", "assout.txt", v0x600000dac240 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000dac1b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600000dac1b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 11 18 "$display", "M: %0h %h", v0x600000dac1b0_0, &A<v0x600000dac240, v0x600000dac1b0_0 > {0 0 0};
    %load/vec4 v0x600000dac1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000dac1b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14bf04530;
T_1 ;
    %wait E_0x6000031b5920;
    %load/vec4 v0x600000dac360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600000dac120_0;
    %load/vec4 v0x600000dabf00_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000dac240, 0, 4;
T_1.0 ;
    %load/vec4 v0x600000dabf00_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x600000dac240, 4;
    %assign/vec4 v0x600000dac000_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14bf04a10;
T_2 ;
    %wait E_0x6000031b5920;
    %load/vec4 v0x600000daa130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x600000daa0a0_0;
    %assign/vec4 v0x600000da90e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000da85a0_0;
    %assign/vec4 v0x600000da90e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14bf04a10;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000da90e0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x14bf062e0;
T_4 ;
    %wait E_0x6000031b5920;
    %load/vec4 v0x600000dab210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x600000dab060_0;
    %assign/vec4 v0x600000dab180_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14bf043c0;
T_5 ;
    %wait E_0x6000031b5920;
    %load/vec4 v0x600000dabd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600000dabb10_0;
    %assign/vec4 v0x600000dabde0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14bf06450;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000dab330_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x14bf06450;
T_7 ;
    %wait E_0x6000031b5a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000dab330_0, 0, 32;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 1, 1;
    %and;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 26, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call 9 36 "$display", "\011insnum: 0 (1/2)" {0 0 0};
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x600000dab4e0_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x600000dab690_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x600000dab570_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x600000dab600_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0x600000dab840_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 4, 4;
    %inv;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0x600000dab7b0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x600000dab720_0, 0, 4;
T_7.9 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
T_7.10 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x600000dab450_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %vpi_call 9 57 "$display", "\011insnum: 1 (1/2)" {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 3, 4, 4;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 21, 6;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %vpi_call 9 62 "$display", "\011insnum: 5" {0 0 0};
T_7.16 ;
T_7.15 ;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 22, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.20, 4;
    %vpi_call 9 69 "$display", "\011insnum: 2" {0 0 0};
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.22, 4;
    %vpi_call 9 74 "$display", "\011insnum: 3" {0 0 0};
T_7.22 ;
T_7.21 ;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 21, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 24, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 13, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 4, 4;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %vpi_call 9 80 "$display", "\011insnum: 6 or 7" {0 0 0};
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000dab450_0;
    %parti/s 7, 4, 4;
    %pad/u 8;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %vpi_call 9 85 "$display", "\011insnum: 4" {0 0 0};
T_7.26 ;
T_7.25 ;
T_7.19 ;
T_7.13 ;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.28, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 20, 6;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %vpi_call 9 92 "$display", "\011insnum: 0 (2/2)" {0 0 0};
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0x600000dab4e0_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x600000dab690_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x600000dab570_0, 0, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x600000dab7b0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000dab840_0, 0, 2;
    %load/vec4 v0x600000dab450_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x600000dab8d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
    %load/vec4 v0x600000dab450_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_7.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000dab330_0, 4, 1;
T_7.32 ;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 23, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %vpi_call 9 109 "$display", "\011insnum: 1 (2/2)" {0 0 0};
T_7.34 ;
T_7.31 ;
T_7.28 ;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 26, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.36, 4;
    %vpi_call 9 117 "$display", "\011insnum: 8" {0 0 0};
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 26, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.38, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 25, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.40, 4;
    %vpi_call 9 123 "$display", "\011insnum: a" {0 0 0};
    %jmp T_7.41;
T_7.40 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 1, 25, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.42, 4;
    %vpi_call 9 128 "$display", "\011insnum: b" {0 0 0};
T_7.42 ;
T_7.41 ;
    %jmp T_7.39;
T_7.38 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 2, 26, 6;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.44, 4;
    %load/vec4 v0x600000dab450_0;
    %parti/s 5, 21, 6;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.46, 4;
    %vpi_call 9 134 "$display", "\011insnum: 9" {0 0 0};
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x600000dab450_0;
    %parti/s 6, 20, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_7.48, 4;
    %vpi_call 9 138 "$display", "\011insnum: f" {0 0 0};
T_7.48 ;
T_7.47 ;
    %jmp T_7.45;
T_7.44 ;
    %vpi_call 9 144 "$display", "\011invalid instruction" {0 0 0};
T_7.45 ;
T_7.39 ;
T_7.37 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14bf0d420;
T_8 ;
    %wait E_0x6000031b5b30;
    %load/vec4 v0x600000dade60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x600000daca20_0;
    %load/vec4 v0x600000dad050_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000dada70, 0, 4;
T_8.0 ;
    %load/vec4 v0x600000dacfc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000dacea0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000dada70, 0, 4;
T_8.2 ;
    %load/vec4 v0x600000dacc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000dadd40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000dada70, 0, 4;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14bf0d420;
T_9 ;
    %pushi/vec4 467, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000dada70, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x14bf0d420;
T_10 ;
    %wait E_0x6000031b5890;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad0e0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad170_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad5f0_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad680_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad710_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad7a0_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad830_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad8c0_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad950_0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad9e0_0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad200_0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad290_0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad320_0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad3b0_0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad440_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad4d0_0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000dada70, 4;
    %store/vec4 v0x600000dad560_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14bf05f70;
T_11 ;
    %wait E_0x6000031b4330;
    %load/vec4 v0x600000daaeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x600000daad90_0;
    %store/vec4 v0x600000daad00_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000daae20_0;
    %store/vec4 v0x600000daad00_0, 0, 32;
T_11.1 ;
    %load/vec4 v0x600000daa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000daaa30_0;
    %store/vec4 v0x600000daa9a0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x600000daaac0_0;
    %store/vec4 v0x600000daa9a0_0, 0, 32;
T_11.3 ;
    %load/vec4 v0x600000daac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x600000daad00_0;
    %ix/getv 4, v0x600000daa9a0_0;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %store/vec4 v0x600000daabe0_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x600000daad00_0;
    %ix/getv 4, v0x600000daa9a0_0;
    %shiftr 4;
    %store/vec4 v0x600000daabe0_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x600000daad00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v0x600000daad00_0;
    %ix/getv 4, v0x600000daa9a0_0;
    %shiftr 4;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x600000daa9a0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x600000daabe0_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x600000daad00_0;
    %ix/getv 4, v0x600000daa9a0_0;
    %shiftr 4;
    %store/vec4 v0x600000daabe0_0, 0, 32;
T_11.10 ;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x600000daad00_0;
    %ix/getv 4, v0x600000daa9a0_0;
    %shiftr 4;
    %load/vec4 v0x600000daad00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x600000daa9a0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %or;
    %store/vec4 v0x600000daabe0_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14bf05e00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daa400_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x14bf05e00;
T_13 ;
    %wait E_0x6000031b4750;
    %load/vec4 v0x600000daa760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %and;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %xor;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %sub;
    %vpi_call 6 22 "$display", "sub", v0x600000daa5b0_0, v0x600000daa640_0, ":", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %sub;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0x600000daa640_0;
    %load/vec4 v0x600000daa5b0_0;
    %sub;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %add;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %add;
    %load/vec4 v0x600000daa400_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %sub;
    %load/vec4 v0x600000daa400_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0x600000daa640_0;
    %load/vec4 v0x600000daa5b0_0;
    %sub;
    %load/vec4 v0x600000daa400_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %and;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %xor;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %sub;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %add;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %or;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0x600000daa640_0;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %inv;
    %and;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x600000daa640_0;
    %inv;
    %store/vec4 v0x600000daa6d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000daa880_0, 0, 1;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0x600000daa7f0_0;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v0x600000daa6d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x600000daa520_0, 0, 4;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 7, 0, 4;
    %and;
    %store/vec4 v0x600000daa520_0, 0, 4;
T_13.20 ;
    %load/vec4 v0x600000daa6d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x600000daa520_0, 0, 4;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 11, 0, 4;
    %and;
    %store/vec4 v0x600000daa520_0, 0, 4;
T_13.22 ;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v0x600000daa5b0_0;
    %load/vec4 v0x600000daa640_0;
    %cmp/u;
    %jmp/0xz  T_13.25, 5;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x600000daa520_0, 0, 4;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x600000daa520_0, 0, 4;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x600000daa5b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000daa640_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x600000daa520_0, 0, 4;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 13, 0, 4;
    %and;
    %store/vec4 v0x600000daa520_0, 0, 4;
T_13.30 ;
T_13.27 ;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x600000daa760_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.31, 8;
    %load/vec4 v0x600000daa5b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600000daa640_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x600000daa6d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x600000daa520_0, 0, 4;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x600000daa490_0;
    %pushi/vec4 14, 0, 4;
    %and;
    %store/vec4 v0x600000daa520_0, 0, 4;
T_13.34 ;
T_13.31 ;
T_13.17 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14bf09630;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000dae370_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x14bf09630;
T_15 ;
    %wait E_0x6000031b5920;
    %delay 1000, 0;
    %vpi_call 3 155 "$display", "**** CYCLE: %0d ****\012", v0x600000dae370_0 {0 0 0};
    %load/vec4 v0x600000dae370_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600000dae370_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14bf094c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000daed00_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x14bf094c0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x600000daed00_0;
    %inv;
    %assign/vec4 v0x600000daed00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14bf094c0;
T_18 ;
    %vpi_call 2 10 "$display", "**** TESTBENCH ****" {0 0 0};
    %vpi_call 2 11 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "cpuTB.v";
    "cpu.v";
    "./modules/addressIncrementer.v";
    "./modules/addressRegister.v";
    "./modules/alu.v";
    "./modules/barrelShifter.v";
    "./modules/dataRegister.v";
    "./modules/instructionDecoder.v";
    "./modules/instructionRegister.v";
    "./modules/memory.v";
    "./modules/registerBank.v";
