--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET 
"usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/mgt_txReset_from_gbtLinkRst"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.473ns.
--------------------------------------------------------------------------------
Slack:                  0.527ns usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/mgt_txReset_from_gbtLinkRst
Report:    1.473ns delay meets   2.000ns timing constraint by 0.527ns
From                              To                                Delay(ns)
SLICE_X88Y11.AQ                   GTXE1_X0Y0.GTXTXRESET                 1.473  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/mgt_rxReset_from_gbtLinkRst"         
MAXDELAY = 2 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   1.720ns.
--------------------------------------------------------------------------------
Slack:                  0.280ns usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/mgt_rxReset_from_gbtLinkRst
Report:    1.720ns delay meets   2.000ns timing constraint by 0.280ns
From                              To                                Delay(ns)
SLICE_X89Y11.AQ                   GTXE1_X0Y0.GTXRXRESET                 1.720  
SLICE_X89Y11.AQ                   SLICE_X83Y12.SR                       0.735  
SLICE_X89Y11.AQ                   SLICE_X84Y12.SR                       0.487  
SLICE_X89Y11.AQ                   SLICE_X92Y10.SR                       0.528  
SLICE_X89Y11.AQ                   SLICE_X96Y9.SR                        0.784  
SLICE_X89Y11.AQ                   SLICE_X97Y9.SR                        0.784  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.121ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y57.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.517 - 1.450)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y113.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X17Y91.A6      net (fanout=2)        1.074   system/rst/d25
    SLICE_X17Y91.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.346   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.733ns logic, 3.420ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.517 - 1.441)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X17Y91.A5      net (fanout=1)        0.178   system/rst/d25_d
    SLICE_X17Y91.A       Tilo                  0.068   system/rst/d25_d
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y57.CE      net (fanout=2)        2.346   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y57.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.689ns logic, 2.524ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X12Y121.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.364 - 1.452)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.A      Treg                  1.577   usr/ttc_fmc_regs/mux28_81
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X13Y115.B1     net (fanout=2)        0.595   system/rst/clkdiv/rst_b
    SLICE_X13Y115.B      Tilo                  0.068   usr/ttc_fmc_regs/regs_27<7>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X12Y121.SR     net (fanout=7)        0.751   system/rst/clkdiv/rst_b_inv
    SLICE_X12Y121.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (1.893ns logic, 1.346ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X12Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.088ns (1.364 - 1.452)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y113.A      Treg                  1.577   usr/ttc_fmc_regs/mux28_81
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X13Y115.B1     net (fanout=2)        0.595   system/rst/clkdiv/rst_b
    SLICE_X13Y115.B      Tilo                  0.068   usr/ttc_fmc_regs/regs_27<7>
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X12Y120.SR     net (fanout=7)        0.633   system/rst/clkdiv/rst_b_inv
    SLICE_X12Y120.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.893ns logic, 1.228ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X96Y105.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y105.AQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X96Y105.A5     net (fanout=2)        0.073   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X96Y105.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.039ns logic, 0.073ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X96Y105.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (0.356 - 0.323)
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y106.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X96Y105.A6     net (fanout=3)        0.150   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X96Y105.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.022ns logic, 0.150ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X88Y97.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y97.DQ      Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X88Y97.D4      net (fanout=2)        0.102   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X88Y97.CLK     Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y6.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44172 paths analyzed, 13449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.116ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X58Y112.B3), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y110.C2     net (fanout=10)       0.888   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y110.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.DMUX   Tcind                 0.328   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y112.A6     net (fanout=1)        0.241   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X58Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X58Y112.B3     net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.563ns logic, 5.345ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y110.C2     net (fanout=10)       0.888   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y110.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.CMUX   Tcinc                 0.253   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y112.A5     net (fanout=1)        0.306   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X58Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X58Y112.B3     net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.488ns logic, 5.410ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y111.B3     net (fanout=10)       0.899   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y111.DMUX   Topbd                 0.607   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X58Y112.A6     net (fanout=1)        0.241   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X58Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X58Y112.B3     net (fanout=1)        0.346   system/phy_en.phy_ipb_ctrl/udp_if/ping/N01
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.504ns logic, 5.356ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X58Y112.B2), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.903ns (Levels of Logic = 7)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y110.C2     net (fanout=10)       0.888   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y110.COUT   Topcyc                0.338   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X59Y111.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X58Y112.B2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (1.551ns logic, 5.352ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y111.B3     net (fanout=10)       0.899   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y111.COUT   Topcyb                0.404   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190931
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X58Y112.B2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.902ns (1.539ns logic, 5.363ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 6)
  Clock Path Skew:      -0.173ns (0.608 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X65Y110.A3     net (fanout=534)      3.268   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X65Y110.AMUX   Tilo                  0.182   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<104>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X59Y111.A4     net (fanout=10)       0.834   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X59Y111.COUT   Topcya                0.409   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X59Y112.COUT   Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.CIN    net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X59Y113.AMUX   Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X58Y112.B2     net (fanout=1)        0.594   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X58Y112.CLK    Tas                   0.070   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.544ns logic, 5.298ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (SLICE_X63Y111.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.874ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (0.606 - 0.781)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y89.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.A1      net (fanout=1)        0.602   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y89.AMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y94.A1      net (fanout=534)      1.563   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y94.B4      net (fanout=9)        0.435   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y94.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X63Y111.SR     net (fanout=25)       2.915   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X63Y111.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (1.359ns logic, 5.515ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.606 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y91.AQ      Tcko                  0.381   system/mac_rx_valid<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y89.A4      net (fanout=136)      0.544   system/mac_rx_valid<2>
    SLICE_X92Y89.AMUX    Tilo                  0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y94.A1      net (fanout=534)      1.563   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y94.B4      net (fanout=9)        0.435   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y94.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X63Y111.SR     net (fanout=25)       2.915   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X63Y111.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.810ns (1.353ns logic, 5.457ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.606 - 0.766)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y100.AQ     Tcko                  0.337   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y94.A1      net (fanout=535)      1.779   system/rst_macclk<2>
    SLICE_X78Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X80Y94.A5      net (fanout=1)        0.330   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X80Y94.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X82Y94.B4      net (fanout=9)        0.435   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X82Y94.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X63Y111.SR     net (fanout=25)       2.915   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X63Y111.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<127>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_123
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (1.187ns logic, 5.459ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAMB36_X4Y17.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y87.AQ             Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0
    RAMB36_X4Y17.ADDRARDADDRL11 net (fanout=25)       0.172   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<0>
    RAMB36_X4Y17.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    --------------------------------------------------------  ---------------------------
    Total                                             0.173ns (0.001ns logic, 0.172ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.BQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxrundisp_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.286   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.062ns (-0.224ns logic, 0.286ns route)
                                                              (-361.3% logic, 461.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAMB36_X4Y17.ADDRARDADDRU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y87.AQ             Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<3>
                                                              system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_0
    RAMB36_X4Y17.ADDRARDADDRU11 net (fanout=25)       0.180   system/phy_en.phy_ipb_ctrl/udp_if/rx_write_buffer<0>
    RAMB36_X4Y17.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
                                                              system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram41
    --------------------------------------------------------  ---------------------------
    Total                                             0.181ns (0.001ns logic, 0.180ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44200 paths analyzed, 13452 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.456ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92 (SLICE_X97Y64.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.936 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y84.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X80Y49.A3      net (fanout=530)      2.680   system/rst_macclk<0>
    SLICE_X80Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X81Y49.A6      net (fanout=1)        0.360   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (1.216ns logic, 5.166ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.717 - 0.755)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y61.A4      net (fanout=136)      0.899   system/mac_rx_valid<0>
    SLICE_X76Y61.AMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.294ns logic, 4.443ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.717 - 0.741)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.A1      net (fanout=1)        0.602   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_92
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.344ns logic, 4.146ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94 (SLICE_X97Y64.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.936 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y84.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X80Y49.A3      net (fanout=530)      2.680   system/rst_macclk<0>
    SLICE_X80Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X81Y49.A6      net (fanout=1)        0.360   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (1.216ns logic, 5.166ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.717 - 0.755)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y61.A4      net (fanout=136)      0.899   system/mac_rx_valid<0>
    SLICE_X76Y61.AMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.294ns logic, 4.443ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.717 - 0.741)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.A1      net (fanout=1)        0.602   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_94
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.344ns logic, 4.146ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95 (SLICE_X97Y64.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.936 - 0.975)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y84.AQ      Tcko                  0.381   system/rst_macclk<0>
                                                       system/rst/rst_125_0
    SLICE_X80Y49.A3      net (fanout=530)      2.680   system/rst_macclk<0>
    SLICE_X80Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X81Y49.A6      net (fanout=1)        0.360   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    -------------------------------------------------  ---------------------------
    Total                                      6.382ns (1.216ns logic, 5.166ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.717 - 0.755)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y60.AQ      Tcko                  0.337   system/mac_rx_valid<0>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X76Y61.A4      net (fanout=136)      0.899   system/mac_rx_valid<0>
    SLICE_X76Y61.AMUX    Tilo                  0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    -------------------------------------------------  ---------------------------
    Total                                      5.737ns (1.294ns logic, 4.443ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.717 - 0.741)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y61.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.A1      net (fanout=1)        0.602   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X76Y61.AMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X81Y49.A2      net (fanout=538)      1.418   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X81Y49.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X81Y49.B3      net (fanout=9)        0.356   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X81Y49.BMUX    Tilo                  0.186   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X97Y64.SR      net (fanout=24)       1.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X97Y64.CLK     Tsrck                 0.513   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<96>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_95
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (1.344ns logic, 4.146ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X4Y9.ADDRARDADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y47.AQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10
    RAMB36_X4Y9.ADDRARDADDRU10 net (fanout=18)       0.170   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
    RAMB36_X4Y9.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    -------------------------------------------------------  ---------------------------
    Total                                            0.171ns (0.001ns logic, 0.170ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X4Y9.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y47.AQ            Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.addr_int_10
    RAMB36_X4Y9.ADDRARDADDRL10 net (fanout=18)       0.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_addr<10>
    RAMB36_X4Y9.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                             system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    -------------------------------------------------------  ---------------------------
    Total                                            0.172ns (0.001ns logic, 0.171ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.978 - 0.946)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_5 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X102Y73.CQ                   Tcko                  0.307   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data_5
    TEMAC_X0Y0.CLIENTEMACTXD5          net (fanout=2)        0.753   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/tx_axi_shim/tx_data<5>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                                     system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.072ns (-0.681ns logic, 0.753ns route)
                                                                     (-945.8% logic, 1045.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y134.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y60.A3      net (fanout=23)       4.368   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y60.AMUX    Tilo                  0.182   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.341   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (0.837ns logic, 5.709ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y134.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y60.A5      net (fanout=22)       3.119   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y60.AMUX    Tilo                  0.193   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.341   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (0.933ns logic, 4.460ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (1.603 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y134.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       5.457   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (0.371ns logic, 5.457ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X29Y60.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.474 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y134.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y60.A3      net (fanout=23)       4.368   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X29Y60.AMUX    Tilo                  0.182   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y60.CE      net (fanout=2)        0.445   system/cdce_synch/_n0067_inv
    SLICE_X29Y60.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (0.837ns logic, 4.813ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.474 - 1.444)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y134.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd1
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y60.A5      net (fanout=22)       3.119   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X29Y60.AMUX    Tilo                  0.193   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X29Y60.CE      net (fanout=2)        0.445   system/cdce_synch/_n0067_inv
    SLICE_X29Y60.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (0.933ns logic, 3.564ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X12Y137.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y137.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X12Y137.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_8
    SLICE_X12Y137.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X12Y137.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y137.CQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X12Y137.C5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_10
    SLICE_X12Y137.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_12 (SLICE_X12Y138.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_12 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_12 to system/cdce_synch/cdce_control.timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/cdce_control.timer_12
    SLICE_X12Y138.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_12
    SLICE_X12Y138.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_14
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT41
                                                       system/cdce_synch/cdce_control.timer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "cdce_out0_p" 8.3333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "cdce_out0_p" 8.3333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.795ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/cdce_out0
--------------------------------------------------------------------------------
Slack: 6.795ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.MGTREFCLKTX0
  Clock network: usr/cdce_out0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "cdce_out0_n" TS_cdce_out0_p 
PHASE 4.1667 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "cdce_out0_n" TS_cdce_out0_p PHASE 4.1667 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.795ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/cdce_out0
--------------------------------------------------------------------------------
Slack: 6.795ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y0.MGTREFCLKTX0
  Clock network: usr/cdce_out0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y5.CLKBWRCLKL
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  Logical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  Location pin: RAMB18_X2Y58.RDCLK
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  Logical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  Location pin: RAMB18_X2Y58.WRCLK
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 229467 paths analyzed, 64585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.813ns.
--------------------------------------------------------------------------------

Paths for end point usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77 (SLICE_X51Y198.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.AQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0
    SLICE_X26Y128.B4     net (fanout=5)        3.308   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<0>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    -------------------------------------------------  ---------------------------
    Total                                     10.799ns (0.791ns logic, 10.008ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.BQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1
    SLICE_X26Y128.B2     net (fanout=5)        2.677   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<1>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    -------------------------------------------------  ---------------------------
    Total                                     10.168ns (0.791ns logic, 9.377ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.CQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2
    SLICE_X26Y128.B1     net (fanout=5)        2.568   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<2>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_77
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (0.791ns logic, 9.268ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78 (SLICE_X51Y198.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.AQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0
    SLICE_X26Y128.B4     net (fanout=5)        3.308   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<0>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    -------------------------------------------------  ---------------------------
    Total                                     10.799ns (0.791ns logic, 10.008ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.BQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1
    SLICE_X26Y128.B2     net (fanout=5)        2.677   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<1>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    -------------------------------------------------  ---------------------------
    Total                                     10.168ns (0.791ns logic, 9.377ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.CQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2
    SLICE_X26Y128.B1     net (fanout=5)        2.568   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<2>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_78
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (0.791ns logic, 9.268ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79 (SLICE_X51Y198.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.AQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_0
    SLICE_X26Y128.B4     net (fanout=5)        3.308   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<0>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    -------------------------------------------------  ---------------------------
    Total                                     10.799ns (0.791ns logic, 10.008ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.BQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_1
    SLICE_X26Y128.B2     net (fanout=5)        2.677   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<1>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    -------------------------------------------------  ---------------------------
    Total                                     10.168ns (0.791ns logic, 9.377ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 (FF)
  Destination:          usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      10.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.021ns (0.944 - 0.923)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2 to usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.CQ     Tcko                  0.337   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<3>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count_2
    SLICE_X26Y128.B1     net (fanout=5)        2.568   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count<2>
    SLICE_X26Y128.B      Tilo                  0.068   usr/cbc_rcv_data_en<0><5>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_PWR_610_o_equal_2_o<8>21
    SLICE_X13Y178.D3     net (fanout=44)       3.707   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/clock_proc.frame_count[8]_Decoder_2_OUT<0><8>2
    SLICE_X13Y178.D      Tilo                  0.068   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv1
    SLICE_X51Y198.CE     net (fanout=71)       2.993   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/_n0318_inv
    SLICE_X51Y198.CLK    Tceck                 0.318   usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame<80>
                                                       usr/cbc_i_fe_GEN[1].cbc_i_cbc_GEN[5].cbc_frame_detect_inst/frame_79
    -------------------------------------------------  ---------------------------
    Total                                     10.059ns (0.791ns logic, 9.268ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_12 (SLICE_X34Y82.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/user_sram_addr_tmp_2_12 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.166ns (0.832 - 0.666)
  Source Clock:         user_sram_control[1]_clk rising at 37.500ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 37.500ns
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.279ns

  Minimum Data Path at Fast Process Corner: usr/user_sram_addr_tmp_2_12 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y86.AQ      Tcko                  0.098   user_sram_addr<2><15>
                                                       usr/user_sram_addr_tmp_2_12
    SLICE_X34Y82.D1      net (fanout=1)        0.497   user_sram_addr<2><12>
    SLICE_X34Y82.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<12>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.041ns logic, 0.497ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X5Y32.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/TIME_TRIGGER_FIFO_DIN_12 (FF)
  Destination:          usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.544 - 0.397)
  Source Clock:         user_sram_control[1]_clk rising at 37.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/TIME_TRIGGER_FIFO_DIN_12 to usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y163.AQ        Tcko                  0.098   usr/TIME_TRIGGER_FIFO_DIN<15>
                                                          usr/TIME_TRIGGER_FIFO_DIN_12
    RAMB36_X5Y32.DIADI12    net (fanout=1)        0.267   usr/TIME_TRIGGER_FIFO_DIN<12>
    RAMB36_X5Y32.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.167ns (-0.100ns logic, 0.267ns route)
                                                          (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAMB36_X5Y32.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/TIME_TRIGGER_FIFO_DIN_14 (FF)
  Destination:          usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.544 - 0.397)
  Source Clock:         user_sram_control[1]_clk rising at 37.500ns
  Destination Clock:    user_sram_control[1]_clk rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/TIME_TRIGGER_FIFO_DIN_14 to usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y163.CQ        Tcko                  0.098   usr/TIME_TRIGGER_FIFO_DIN<15>
                                                          usr/TIME_TRIGGER_FIFO_DIN_14
    RAMB36_X5Y32.DIADI14    net (fanout=1)        0.267   usr/TIME_TRIGGER_FIFO_DIN<14>
    RAMB36_X5Y32.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
                                                          usr/ipcore_fifo_time_triggerCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    ----------------------------------------------------  ---------------------------
    Total                                         0.167ns (-0.100ns logic, 0.267ns route)
                                                          (-59.9% logic, 159.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Logical resource: usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/RAMB36_EXP/CLKBWRCLKL
  Location pin: RAMB36_X4Y5.CLKBWRCLKL
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  Logical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
  Location pin: RAMB18_X2Y58.RDCLK
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  Logical resource: usr/ipcore_fifo_tdcCounter_inst/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/v6_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  Location pin: RAMB18_X2Y58.WRCLK
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 3.125 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_p = PERIOD TIMEGRP "cdce_out4_p" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p 
PHASE 1.5625 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out4_n = PERIOD TIMEGRP "cdce_out4_n" TS_cdce_out4_p PHASE 1.5625 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ipcore_mmcm1_inst/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: usr/ipcore_mmcm1_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fmc2_clk1_m2c_p = PERIOD TIMEGRP "fmc2_clk1_m2c_p" 6.237 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fmc2_clk1_m2c_p = PERIOD TIMEGRP "fmc2_clk1_m2c_p" 6.237 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/fmc2_clk1_m2c_bufg
--------------------------------------------------------------------------------
Slack: 3.237ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.237ns
  High pulse: 3.118ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/fmc2_clk1_m2c_bufg
--------------------------------------------------------------------------------
Slack: 4.808ns (period - min period limit)
  Period: 6.237ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/fmc2_clk1_m2c_bufg_inst/I0
  Logical resource: usr/fmc2_clk1_m2c_bufg_inst/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: usr/fmc2_clk1_m2c_bufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fmc2_clk1_m2c_n = PERIOD TIMEGRP "fmc2_clk1_m2c_n" 
TS_fmc2_clk1_m2c_p PHASE         3.118 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fmc2_clk1_m2c_n = PERIOD TIMEGRP "fmc2_clk1_m2c_n" TS_fmc2_clk1_m2c_p PHASE
        3.118 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/fmc2_clk1_m2c_bufg
--------------------------------------------------------------------------------
Slack: 3.237ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.237ns
  High pulse: 3.118ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Logical resource: usr/ttcrx/i_mmcm_cdrclk/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: usr/fmc2_clk1_m2c_bufg
--------------------------------------------------------------------------------
Slack: 4.808ns (period - min period limit)
  Period: 6.237ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/fmc2_clk1_m2c_bufg_inst/I0
  Logical resource: usr/fmc2_clk1_m2c_bufg_inst/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: usr/fmc2_clk1_m2c_bufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxTxOutClk_array_from_gtx   
      = PERIOD TIMEGRP         
"usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxTxOutClk_array_from_gtx"   
      TS_cdce_out0_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 338 paths analyzed, 236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r (SLICE_X93Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.450ns (0.856 - 1.306)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y0.TXRESETDONE Tgtxcko_TXRSTDONE     0.541   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    SLICE_X93Y17.B3        net (fanout=2)        1.709   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/MGT_O[1]_tx_resetDone
    SLICE_X93Y17.B         Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_from_gtx_inv1_INV_0
    SLICE_X93Y17.SR        net (fanout=2)        0.239   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_from_gtx_inv
    SLICE_X93Y17.CLK       Trck                  0.295   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
    ---------------------------------------------------  ---------------------------
    Total                                        2.852ns (0.904ns logic, 1.948ns route)
                                                         (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r2_from_gtxTxRstDoneSync (SLICE_X92Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r2_from_gtxTxRstDoneSync (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.450ns (0.856 - 1.306)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r2_from_gtxTxRstDoneSync
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y0.TXRESETDONE Tgtxcko_TXRSTDONE     0.541   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    SLICE_X93Y17.B3        net (fanout=2)        1.709   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/MGT_O[1]_tx_resetDone
    SLICE_X93Y17.B         Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_from_gtx_inv1_INV_0
    SLICE_X92Y17.SR        net (fanout=2)        0.239   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_from_gtx_inv
    SLICE_X92Y17.CLK       Trck                  0.248   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r2_from_gtxTxRstDoneSync
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r2_from_gtxTxRstDoneSync
    ---------------------------------------------------  ---------------------------
    Total                                        2.805ns (0.857ns logic, 1.948ns route)
                                                         (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r (SLICE_X93Y17.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.959ns (Levels of Logic = 0)
  Clock Path Skew:      -0.450ns (0.856 - 1.306)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    GTXE1_X0Y0.TXRESETDONE Tgtxcko_TXRSTDONE     0.541   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    SLICE_X93Y17.DX        net (fanout=2)        1.384   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/MGT_O[1]_tx_resetDone
    SLICE_X93Y17.CLK       Tdick                 0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
                                                         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txResetDone_r
    ---------------------------------------------------  ---------------------------
    Total                                        1.959ns (0.575ns logic, 1.384ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxTxOutClk_array_from_gtx
        = PERIOD TIMEGRP
        "usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxTxOutClk_array_from_gtx"
        TS_cdce_out0_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (GTXE1_X0Y0.TXDATA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_11 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.306 - 0.857)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_11 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y18.DQ      Tcko                  0.307   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><11>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_11
    GTXE1_X0Y0.TXDATA9   net (fanout=1)        1.071   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><11>
    GTXE1_X0Y0.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (-0.558ns logic, 1.071ns route)
                                                       (-108.8% logic, 208.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (GTXE1_X0Y0.TXCHARDISPVAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_8 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.306 - 0.857)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_8 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X94Y18.AQ           Tcko                  0.270   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><9>
                                                            usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_8
    GTXE1_X0Y0.TXCHARDISPVAL0 net (fanout=1)        1.115   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><8>
    GTXE1_X0Y0.TXUSRCLK2      Tgtxckc_CHARDISPV(-Th)     0.865   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                            usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.520ns (-0.595ns logic, 1.115ns route)
                                                            (-114.4% logic, 214.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (GTXE1_X0Y0.TXCHARDISPMODE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_9 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.449ns (1.306 - 0.857)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_9 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X94Y18.CQ            Tcko                  0.270   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><9>
                                                             usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtTx_gen[1].gbtTx/txGearbox/TX_WORD_O_9
    GTXE1_X0Y0.TXCHARDISPMODE0 net (fanout=1)        1.117   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/tx_wordNbit_from_gbtTx<1><9>
    GTXE1_X0Y0.TXUSRCLK2       Tgtxckc_CHARDISPM(-Th)     0.865   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                             usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    -------------------------------------------------------  ---------------------------
    Total                                            0.522ns (-0.595ns logic, 1.117ns route)
                                                             (-114.0% logic, 214.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxTxOutClk_array_from_gtx
        = PERIOD TIMEGRP
        "usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxTxOutClk_array_from_gtx"
        TS_cdce_out0_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.333ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/TXUSRCLK2
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y0.TXUSRCLK2
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/TX_WORDCLK_O
--------------------------------------------------------------------------------
Slack: 6.904ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxFabClkSch/txBufg_gen.txOutClk_bufg/I0
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxFabClkSch/txBufg_gen.txOutClk_bufg/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxTxOutClk_array_from_gtx
--------------------------------------------------------------------------------
Slack: 7.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.333ns
  High pulse: 4.166ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txSync/wait_before_setphase_counter_r<5>/SR
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txSync/wait_before_setphase_counter_r_1/SR
  Location pin: SLICE_X80Y26.SR
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/txSync/wait_before_setphase_r_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx   
      = PERIOD TIMEGRP         
"usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxRxRecClk_array_from_gtx"   
      4.1667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3130 paths analyzed, 1518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/frameAligner/right_shift_inst/GX_Alignment_Done_temp (SLICE_X33Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/rxSync/ready_r (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/frameAligner/right_shift_inst/GX_Alignment_Done_temp (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.465ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (1.397 - 1.582)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/rxSync/ready_r to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/frameAligner/right_shift_inst/GX_Alignment_Done_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y12.AQ      Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx_rx_syncDone
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/rxSync/ready_r
    SLICE_X33Y44.A6      net (fanout=2)        3.055   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx_rx_syncDone
    SLICE_X33Y44.CLK     Tas                   0.073   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/frameAligner/right_shift_inst/GX_Alignment_Done_temp
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/GTX_SYNC_DONE_O1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/frameAligner/right_shift_inst/GX_Alignment_Done_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.410ns logic, 3.055ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78 (SLICE_X63Y1.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_0 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.532ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.910 - 0.920)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_0 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y1.CQ       Tcko                  0.381   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_0
    SLICE_X73Y3.B1       net (fanout=82)       0.967   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<0>
    SLICE_X73Y3.BMUX     Tilo                  0.197   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<63>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141<2>1
    SLICE_X63Y1.CE       net (fanout=48)       1.669   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141
    SLICE_X63Y1.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst3/net<9><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (0.896ns logic, 2.636ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_2 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.910 - 0.920)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_2 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y1.BMUX     Tshcko                0.468   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_2
    SLICE_X73Y3.B2       net (fanout=91)       0.868   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<2>
    SLICE_X73Y3.BMUX     Tilo                  0.197   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<63>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141<2>1
    SLICE_X63Y1.CE       net (fanout=48)       1.669   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141
    SLICE_X63Y1.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst3/net<9><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (0.983ns logic, 2.537ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_1 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.910 - 0.920)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_1 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y1.BQ       Tcko                  0.381   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_Write_Address_1
    SLICE_X73Y3.B3       net (fanout=81)       0.820   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxWriteAddress_from_patternSearch<1>
    SLICE_X73Y3.BMUX     Tilo                  0.186   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<63>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141<2>1
    SLICE_X63Y1.CE       net (fanout=48)       1.669   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/_n0141
    SLICE_X63Y1.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst3/net<9><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_78
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (0.885ns logic, 2.489ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0 (SLICE_X51Y5.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_9 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_9 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y7.BQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<10>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_9
    SLICE_X48Y7.A1       net (fanout=2)        0.963   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<9>
    SLICE_X48Y7.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/ChienSearch_inst/elpeval_inst_gen[2].elpeval_inst/net2<2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv3_SW0
    SLICE_X48Y8.A5       net (fanout=1)        0.308   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/N01
    SLICE_X48Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv3
    SLICE_X45Y8.A4       net (fanout=2)        0.657   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv_bdd3
    SLICE_X45Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/ChienSearch_inst/zero<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv11
    SLICE_X51Y5.CE       net (fanout=3)        0.726   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv
    SLICE_X51Y5.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.859ns logic, 2.654ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_8 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_8 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y7.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<10>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_8
    SLICE_X48Y7.A2       net (fanout=2)        0.594   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<8>
    SLICE_X48Y7.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/ChienSearch_inst/elpeval_inst_gen[2].elpeval_inst/net2<2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv3_SW0
    SLICE_X48Y8.A5       net (fanout=1)        0.308   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/N01
    SLICE_X48Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv3
    SLICE_X45Y8.A4       net (fanout=2)        0.657   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv_bdd3
    SLICE_X45Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/ChienSearch_inst/zero<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv11
    SLICE_X51Y5.CE       net (fanout=3)        0.726   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv
    SLICE_X51Y5.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.859ns logic, 2.285ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_4 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_4 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<7>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_4
    SLICE_X48Y8.A1       net (fanout=2)        0.877   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<4>
    SLICE_X48Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv3
    SLICE_X45Y8.A4       net (fanout=2)        0.657   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv_bdd3
    SLICE_X45Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/ChienSearch_inst/zero<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv11
    SLICE_X51Y5.CE       net (fanout=3)        0.726   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/_n0062_inv
    SLICE_X51Y5.CLK      Tceck                 0.318   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/phaseShift_process.counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.791ns logic, 2.260ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
        = PERIOD TIMEGRP
        "usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxRxRecClk_array_from_gtx"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (GTXE1_X0Y0.RXSLIDE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/BITSLIP_O (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 0)
  Clock Path Skew:      0.444ns (1.308 - 0.864)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/BITSLIP_O to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y10.DQ      Tcko                  0.307   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlip_to_gtx
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/BITSLIP_O
    GTXE1_X0Y0.RXSLIDE   net (fanout=2)        1.079   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlip_to_gtx
    GTXE1_X0Y0.RXUSRCLK2 Tgtxckc_RXSLIDE(-Th)     0.865   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (-0.558ns logic, 1.079ns route)
                                                       (-107.1% logic, 207.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_87 (SLICE_X64Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1_87 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_87 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.447 - 0.411)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1_87 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y4.AQ       Tcko                  0.098   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<94>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1_87
    SLICE_X64Y4.A5       net (fanout=2)        0.118   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<87>
    SLICE_X64Y4.CLK      Tah         (-Th)     0.101   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg1<87>_rt
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_87
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (-0.003ns logic, 0.118ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_2 (SLICE_X88Y0.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_6 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_6 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y0.DQ       Tcko                  0.098   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header<6>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_6
    SLICE_X88Y0.B6       net (fanout=10)       0.070   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header<6>
    SLICE_X88Y0.CLK      Tah         (-Th)     0.077   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Mmux_Checked_Header[6]_GND_691_o_mux_30_OUT31
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/Checked_Header_2
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.021ns logic, 0.070ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
        = PERIOD TIMEGRP
        "usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtxRxRecClk_array_from_gtx"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.166ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/RXUSRCLK2
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/gtx/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GBTRX_GEARBOX_1_TO_DESCRAMBLER_1 = MAXDELAY FROM TIMEGRP 
"GBT_RX_GEARBOX"         TO TIMEGRP "GBT_RX_DESCRAMBLER" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 66030077070497 paths analyzed, 513 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  19.977ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20 (SLICE_X57Y24.B5), 353529376666 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.977ns (Levels of Logic = 35)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y16.A2      net (fanout=31)       0.663   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y16.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iRESET<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X70Y18.B6      net (fanout=1)        0.424   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/net4<0>
    SLICE_X70Y18.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/zero<3>1
    SLICE_X68Y19.C3      net (fanout=7)        0.824   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<12>
    SLICE_X68Y19.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out311
    SLICE_X68Y19.D2      net (fanout=2)        0.955   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out31
    SLICE_X68Y19.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out33
    SLICE_X69Y20.B4      net (fanout=4)        0.434   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posR<2>
    SLICE_X69Y20.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst1/output<0>1
    SLICE_X66Y21.A1      net (fanout=14)       0.772   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx0<0>
    SLICE_X66Y21.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<1>_xo<0>1
    SLICE_X66Y21.B2      net (fanout=1)        0.724   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<1>_xo<0>
    SLICE_X66Y21.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X66Y21.C5      net (fanout=4)        0.323   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><1>
    SLICE_X66Y21.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<0>1
    SLICE_X64Y22.A3      net (fanout=4)        0.492   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><0>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X61Y25.B6      net (fanout=10)       0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X61Y25.B       Tilo                  0.068   usr/rxCommonData_from_gbtRefDesign<0><83>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.A2      net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><35>
    SLICE_X59Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><35>
    SLICE_X59Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg111
    SLICE_X57Y24.B5      net (fanout=2)        0.309   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<63>
    SLICE_X57Y24.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><82>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[20]_din[1]_XOR_725_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    -------------------------------------------------  ---------------------------
    Total                                     19.977ns (2.719ns logic, 17.258ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.965ns (Levels of Logic = 36)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y17.D2      net (fanout=31)       0.682   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y17.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X72Y19.D5      net (fanout=1)        0.567   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<0>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y21.A1      net (fanout=11)       0.770   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y21.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<0>_xo<0>_SW0
    SLICE_X67Y21.B3      net (fanout=1)        0.335   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N4
    SLICE_X67Y21.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<0>_xo<0>
    SLICE_X66Y21.D4      net (fanout=1)        0.396   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<4><0>
    SLICE_X66Y21.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X66Y21.C2      net (fanout=4)        0.475   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
    SLICE_X66Y21.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<0>1
    SLICE_X64Y22.A3      net (fanout=4)        0.492   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><0>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X61Y25.B6      net (fanout=10)       0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X61Y25.B       Tilo                  0.068   usr/rxCommonData_from_gbtRefDesign<0><83>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.A2      net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><35>
    SLICE_X59Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><35>
    SLICE_X59Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg111
    SLICE_X57Y24.B5      net (fanout=2)        0.309   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<63>
    SLICE_X57Y24.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><82>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[20]_din[1]_XOR_725_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    -------------------------------------------------  ---------------------------
    Total                                     19.965ns (2.787ns logic, 17.178ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.964ns (Levels of Logic = 35)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y17.D2      net (fanout=31)       0.682   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y17.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X72Y19.D5      net (fanout=1)        0.567   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<0>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y20.C3      net (fanout=11)       0.632   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y20.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X67Y20.D2      net (fanout=1)        0.843   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N01
    SLICE_X67Y20.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<3>_xo<0>1
    SLICE_X64Y21.A2      net (fanout=4)        0.740   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
    SLICE_X64Y21.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<3>1
    SLICE_X64Y22.A5      net (fanout=4)        0.320   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><3>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X61Y25.B6      net (fanout=10)       0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X61Y25.B       Tilo                  0.068   usr/rxCommonData_from_gbtRefDesign<0><83>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.A2      net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><35>
    SLICE_X59Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[8].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X59Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><35>
    SLICE_X59Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg111
    SLICE_X57Y24.B5      net (fanout=2)        0.309   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<63>
    SLICE_X57Y24.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><82>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[20]_din[1]_XOR_725_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_20
    -------------------------------------------------  ---------------------------
    Total                                     19.964ns (2.719ns logic, 17.245ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9 (SLICE_X58Y26.D6), 353529376666 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.975ns (Levels of Logic = 35)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y16.A2      net (fanout=31)       0.663   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y16.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iRESET<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X70Y18.B6      net (fanout=1)        0.424   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/net4<0>
    SLICE_X70Y18.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/zero<3>1
    SLICE_X68Y19.C3      net (fanout=7)        0.824   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<12>
    SLICE_X68Y19.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out311
    SLICE_X68Y19.D2      net (fanout=2)        0.955   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out31
    SLICE_X68Y19.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out33
    SLICE_X69Y20.B4      net (fanout=4)        0.434   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posR<2>
    SLICE_X69Y20.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst1/output<0>1
    SLICE_X66Y21.A1      net (fanout=14)       0.772   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx0<0>
    SLICE_X66Y21.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<1>_xo<0>1
    SLICE_X66Y21.B2      net (fanout=1)        0.724   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<1>_xo<0>
    SLICE_X66Y21.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X66Y21.C5      net (fanout=4)        0.323   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><1>
    SLICE_X66Y21.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<0>1
    SLICE_X64Y22.A3      net (fanout=4)        0.492   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><0>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X62Y27.B6      net (fanout=10)       0.614   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X62Y27.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><51>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.A4      net (fanout=1)        0.412   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><43>
    SLICE_X62Y26.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.B3      net (fanout=1)        0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><43>
    SLICE_X62Y26.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg201
    SLICE_X58Y26.D6      net (fanout=1)        0.405   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<71>
    SLICE_X58Y26.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><71>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[9]_FREG[10]_XOR_703_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    -------------------------------------------------  ---------------------------
    Total                                     19.975ns (2.719ns logic, 17.256ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.963ns (Levels of Logic = 36)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y17.D2      net (fanout=31)       0.682   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y17.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X72Y19.D5      net (fanout=1)        0.567   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<0>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y21.A1      net (fanout=11)       0.770   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y21.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<0>_xo<0>_SW0
    SLICE_X67Y21.B3      net (fanout=1)        0.335   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N4
    SLICE_X67Y21.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<0>_xo<0>
    SLICE_X66Y21.D4      net (fanout=1)        0.396   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<4><0>
    SLICE_X66Y21.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X66Y21.C2      net (fanout=4)        0.475   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
    SLICE_X66Y21.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<0>1
    SLICE_X64Y22.A3      net (fanout=4)        0.492   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><0>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X62Y27.B6      net (fanout=10)       0.614   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X62Y27.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><51>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.A4      net (fanout=1)        0.412   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><43>
    SLICE_X62Y26.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.B3      net (fanout=1)        0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><43>
    SLICE_X62Y26.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg201
    SLICE_X58Y26.D6      net (fanout=1)        0.405   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<71>
    SLICE_X58Y26.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><71>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[9]_FREG[10]_XOR_703_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    -------------------------------------------------  ---------------------------
    Total                                     19.963ns (2.787ns logic, 17.176ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.962ns (Levels of Logic = 35)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y17.D2      net (fanout=31)       0.682   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y17.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X72Y19.D5      net (fanout=1)        0.567   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<0>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y20.C3      net (fanout=11)       0.632   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y20.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X67Y20.D2      net (fanout=1)        0.843   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N01
    SLICE_X67Y20.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<3>_xo<0>1
    SLICE_X64Y21.A2      net (fanout=4)        0.740   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
    SLICE_X64Y21.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<3>1
    SLICE_X64Y22.A5      net (fanout=4)        0.320   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><3>
    SLICE_X64Y22.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>1
    SLICE_X64Y22.B3      net (fanout=1)        0.340   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>
    SLICE_X64Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<2>_xo<0>2
    SLICE_X64Y23.C5      net (fanout=15)       0.461   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<2>
    SLICE_X64Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>1
    SLICE_X64Y23.D4      net (fanout=1)        0.411   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>
    SLICE_X64Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<1>_xo<0>2
    SLICE_X62Y23.B6      net (fanout=1)        0.386   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
    SLICE_X62Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><29>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<1>_xo<0>1
    SLICE_X64Y25.D6      net (fanout=4)        0.535   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><1>
    SLICE_X64Y25.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>_SW0
    SLICE_X64Y25.B2      net (fanout=1)        0.480   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
    SLICE_X64Y25.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/N01
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<3>_xo<0>
    SLICE_X62Y27.B6      net (fanout=10)       0.614   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<3>
    SLICE_X62Y27.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><51>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.A4      net (fanout=1)        0.412   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><43>
    SLICE_X62Y26.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[10].gf16add_inst/Mxor_output<3>_xo<0>1
    SLICE_X62Y26.B3      net (fanout=1)        0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><43>
    SLICE_X62Y26.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/FREG<12>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg201
    SLICE_X58Y26.D6      net (fanout=1)        0.405   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<71>
    SLICE_X58Y26.CLK     Tas                   0.070   usr/rxCommonData_from_gbtRefDesign<0><71>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/din[9]_FREG[10]_XOR_703_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_9
    -------------------------------------------------  ---------------------------
    Total                                     19.962ns (2.719ns logic, 17.243ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17 (SLICE_X67Y24.C2), 357794430338 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.909ns (Levels of Logic = 33)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y17.D2      net (fanout=31)       0.682   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y17.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X72Y19.D5      net (fanout=1)        0.567   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<0>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y20.C3      net (fanout=11)       0.632   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y20.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X67Y20.D2      net (fanout=1)        0.843   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N01
    SLICE_X67Y20.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<3>_xo<0>1
    SLICE_X64Y21.A2      net (fanout=4)        0.740   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
    SLICE_X64Y21.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<3>1
    SLICE_X64Y22.D2      net (fanout=4)        0.744   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><3>
    SLICE_X64Y22.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<0>_xo<0>
    SLICE_X64Y23.A5      net (fanout=14)       0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
    SLICE_X64Y23.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>1
    SLICE_X64Y23.B2      net (fanout=1)        0.724   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>
    SLICE_X64Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<2>_xo<0>1
    SLICE_X63Y23.C6      net (fanout=5)        0.500   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><2>
    SLICE_X63Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>1
    SLICE_X60Y23.D4      net (fanout=1)        0.538   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>
    SLICE_X60Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>2
    SLICE_X62Y22.B2      net (fanout=10)       0.625   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
    SLICE_X62Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><23>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.A6      net (fanout=1)        0.501   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><30>
    SLICE_X65Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><30>
    SLICE_X65Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg61
    SLICE_X67Y24.C2      net (fanout=1)        0.584   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<58>
    SLICE_X67Y24.CLK     Tas                   0.073   usr/rxCommonData_from_gbtRefDesign<0><59>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/din[17]_FREG[18]_XOR_719_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    -------------------------------------------------  ---------------------------
    Total                                     19.909ns (2.586ns logic, 17.323ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.895ns (Levels of Logic = 33)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y18.C2      net (fanout=31)       0.974   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y18.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[12].elpeval_inst/net2<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/gf16add_inst1/Mxor_output<2>_xo<0>1
    SLICE_X72Y19.D6      net (fanout=1)        0.261   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/net4<2>
    SLICE_X72Y19.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[14].elpeval_inst/zero<3>1
    SLICE_X68Y19.A3      net (fanout=7)        0.650   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<15>
    SLICE_X68Y19.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3211
    SLICE_X68Y19.B2      net (fanout=2)        0.736   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out321
    SLICE_X68Y19.B       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderL_inst/Mmux_binary_out3
    SLICE_X68Y20.B4      net (fanout=4)        0.428   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posL<2>
    SLICE_X68Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net21<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst2/output<0>1
    SLICE_X67Y20.C3      net (fanout=11)       0.632   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx1<0>
    SLICE_X67Y20.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X67Y20.D2      net (fanout=1)        0.843   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N01
    SLICE_X67Y20.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<3>_xo<0>1
    SLICE_X64Y21.A2      net (fanout=4)        0.740   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
    SLICE_X64Y21.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<3>1
    SLICE_X64Y22.D2      net (fanout=4)        0.744   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><3>
    SLICE_X64Y22.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<0>_xo<0>
    SLICE_X64Y23.A5      net (fanout=14)       0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
    SLICE_X64Y23.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>1
    SLICE_X64Y23.B2      net (fanout=1)        0.724   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>
    SLICE_X64Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<2>_xo<0>1
    SLICE_X63Y23.C6      net (fanout=5)        0.500   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><2>
    SLICE_X63Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>1
    SLICE_X60Y23.D4      net (fanout=1)        0.538   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>
    SLICE_X60Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>2
    SLICE_X62Y22.B2      net (fanout=10)       0.625   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
    SLICE_X62Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><23>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.A6      net (fanout=1)        0.501   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><30>
    SLICE_X65Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><30>
    SLICE_X65Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg61
    SLICE_X67Y24.C2      net (fanout=1)        0.584   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<58>
    SLICE_X67Y24.CLK     Tas                   0.073   usr/rxCommonData_from_gbtRefDesign<0><59>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/din[17]_FREG[18]_XOR_719_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    -------------------------------------------------  ---------------------------
    Total                                     19.895ns (2.586ns logic, 17.309ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.894ns (Levels of Logic = 33)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y6.AQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_32
    SLICE_X82Y6.A1       net (fanout=11)       0.628   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><3>
    SLICE_X82Y6.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen[2].gf16add_inst/Mxor_output<0>_xo<0>1
    SLICE_X82Y6.B5       net (fanout=1)        0.698   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net2<2><0>
    SLICE_X82Y6.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst3/net<4><2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen2[1].gf16add_inst2/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.A6       net (fanout=1)        0.629   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net3<1><0>
    SLICE_X80Y8.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst_gen4[0].gf16add_inst4/Mxor_output<0>_xo<0>1
    SLICE_X80Y8.B5       net (fanout=1)        0.438   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/net4<0><0>
    SLICE_X80Y8.B        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<13><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/syndromes_inst/syndrome_evaluator_inst1/gf16add_inst5/Mxor_output<0>_xo<0>1
    SLICE_X82Y10.C6      net (fanout=29)       0.515   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/s1<0>
    SLICE_X82Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>_SW0
    SLICE_X82Y10.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/N4
    SLICE_X82Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst1/Mxor_output<0>_xo<0>
    SLICE_X85Y10.C5      net (fanout=4)        0.314   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<3><0>
    SLICE_X85Y10.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X85Y10.D5      net (fanout=1)        0.311   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst3/N01
    SLICE_X85Y10.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst3/Mxor_output<3>_xo<0>1
    SLICE_X82Y12.A4      net (fanout=4)        0.544   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<14><3>
    SLICE_X82Y12.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16inverse_inst4/output<1>1
    SLICE_X80Y11.C3      net (fanout=5)        0.489   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<15><1>
    SLICE_X80Y11.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>_SW0
    SLICE_X80Y11.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/N01
    SLICE_X80Y11.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst8/Mxor_output<3>_xo<0>
    SLICE_X78Y12.C3      net (fanout=5)        0.606   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<17><3>
    SLICE_X78Y12.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>1
    SLICE_X78Y12.D3      net (fanout=1)        0.342   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>
    SLICE_X78Y12.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16mult_inst9/Mxor_output<1>_xo<0>2
    SLICE_X77Y13.B6      net (fanout=1)        0.247   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<16><1>
    SLICE_X77Y13.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/gf16add_inst1/Mxor_output<1>_xo<0>1
    SLICE_X77Y13.C6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/net<18><1>
    SLICE_X77Y13.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/error2locpolynomial_inst/Mmux_L1A21
    SLICE_X73Y16.C6      net (fanout=1)        0.582   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/L1A<1>
    SLICE_X73Y16.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iTRIGGER
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/errorlocpolynomial_inst/Mmux_L121
    SLICE_X74Y16.A2      net (fanout=31)       0.663   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[0].elpeval_inst/net2<1>
    SLICE_X74Y16.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iRESET<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/gf16add_inst1/Mxor_output<0>_xo<0>1
    SLICE_X70Y18.B6      net (fanout=1)        0.424   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/net4<0>
    SLICE_X70Y18.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<4>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/elpeval_inst_gen[11].elpeval_inst/zero<3>1
    SLICE_X68Y19.C3      net (fanout=7)        0.824   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/zero<12>
    SLICE_X68Y19.C       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out311
    SLICE_X68Y19.D2      net (fanout=2)        0.955   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out31
    SLICE_X68Y19.D       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/pri_encoderR_inst/Mmux_binary_out33
    SLICE_X66Y20.B5      net (fanout=4)        0.517   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/posR<2>
    SLICE_X66Y20.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net20<3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/ChienSearch_inst/gf16inverse_inst1/output<3>1
    SLICE_X67Y20.C4      net (fanout=14)       0.297   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/xx0<3>
    SLICE_X67Y20.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/Mxor_output<3>_xo<0>_SW0
    SLICE_X67Y20.D2      net (fanout=1)        0.843   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst3/N01
    SLICE_X67Y20.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst1/Mxor_output<3>_xo<0>1
    SLICE_X64Y21.A2      net (fanout=4)        0.740   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<5><3>
    SLICE_X64Y21.A       Tilo                  0.068   usr/ila_ctrl_io/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16inverse_inst2/output<3>1
    SLICE_X64Y22.D2      net (fanout=4)        0.744   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<6><3>
    SLICE_X64Y22.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst4/Mxor_output<0>_xo<0>
    SLICE_X64Y23.A5      net (fanout=14)       0.346   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y2<0>
    SLICE_X64Y23.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>1
    SLICE_X64Y23.B2      net (fanout=1)        0.724   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst5/Mxor_output<2>_xo<0>
    SLICE_X64Y23.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<8><1>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16add_inst2/Mxor_output<2>_xo<0>1
    SLICE_X63Y23.C6      net (fanout=5)        0.500   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<9><2>
    SLICE_X63Y23.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/net<10><0>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>1
    SLICE_X60Y23.D4      net (fanout=1)        0.538   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>
    SLICE_X60Y23.D       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/gf16mult_inst6/Mxor_output<2>_xo<0>2
    SLICE_X62Y22.B2      net (fanout=10)       0.625   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/Y1<2>
    SLICE_X62Y22.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<4><23>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst1/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.A6      net (fanout=1)        0.501   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<3><30>
    SLICE_X65Y24.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/adder60_inst2/gf16add_gen[7].gf16add_inst/Mxor_output<2>_xo<0>1
    SLICE_X65Y24.B6      net (fanout=1)        0.228   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/RSTwoErrorsCorrect_inst/temp<6><30>
    SLICE_X65Y24.B       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/FREG<16>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_119_60/Mmux_correctedmsg61
    SLICE_X67Y24.C2      net (fanout=1)        0.584   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxFrame_from_decoder<58>
    SLICE_X67Y24.CLK     Tas                   0.073   usr/rxCommonData_from_gbtRefDesign<0><59>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/din[17]_FREG[18]_XOR_719_o1
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[2].gbtRx21bitDescrambler/dout_17
    -------------------------------------------------  ---------------------------
    Total                                     19.894ns (2.586ns logic, 17.308ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_GBTRX_GEARBOX_1_TO_DESCRAMBLER_1 = MAXDELAY FROM TIMEGRP "GBT_RX_GEARBOX"         TO TIMEGRP "GBT_RX_DESCRAMBLER" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/Temp_DV_O (SLICE_X58Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/Temp_DV_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/Temp_DV_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y1.AQ       Tcko                  0.098   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/dv_from_decoder
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV
    SLICE_X58Y2.CX       net (fanout=1)        0.549   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/dv_from_decoder
    SLICE_X58Y2.CLK      Tckdi       (-Th)     0.076   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/from_gbtRx[1]_descrRdy
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/Temp_DV_O
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.022ns logic, 0.549ns route)
                                                       (3.9% logic, 96.1% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_15 (SLICE_X47Y16.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_60 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_60 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y3.BQ       Tcko                  0.098   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst2/net<7><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_60
    SLICE_X47Y16.D2      net (fanout=9)        0.622   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst2/net<7><2>
    SLICE_X47Y16.CLK     Tah         (-Th)     0.057   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/Mmux_correctedmsg71
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_15
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.041ns logic, 0.622ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_14 (SLICE_X47Y16.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_61 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_61 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y3.AQ       Tcko                  0.098   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst2/net<7><3>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/reg2_61
    SLICE_X47Y16.B2      net (fanout=8)        0.658   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/syndromes_inst/syndrome_evaluator_inst2/net<7><1>
    SLICE_X47Y16.CLK     Tah         (-Th)     0.057   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG<15>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/decoder/reedSolomonDecoder_59_0/Mmux_correctedmsg61
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[0].gbtRx21bitDescrambler/FREG_14
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.041ns logic, 0.658ns route)
                                                       (5.9% logic, 94.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y3.I1
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y1.I1
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y23.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y11.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X5Y21.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137544 paths analyzed, 1671 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.238ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X39Y82.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.753ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (2.968 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (1.865ns logic, 10.888ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.699ns (Levels of Logic = 11)
  Clock Path Skew:      -0.300ns (2.968 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (1.909ns logic, 10.790ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.570ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (2.968 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (1.865ns logic, 10.705ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X39Y82.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.753ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (2.968 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.753ns (1.865ns logic, 10.888ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.699ns (Levels of Logic = 11)
  Clock Path Skew:      -0.300ns (2.968 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.699ns (1.909ns logic, 10.790ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.570ns (Levels of Logic = 11)
  Clock Path Skew:      -0.280ns (2.968 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X39Y82.SR      net (fanout=15)       1.982   system/sram2_if/sramInterface/_n0147
    SLICE_X39Y82.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<28>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     12.570ns (1.865ns logic, 10.705ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_26 (SLICE_X31Y83.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.222ns (Levels of Logic = 11)
  Clock Path Skew:      -0.313ns (2.935 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X31Y83.SR      net (fanout=15)       1.451   system/sram2_if/sramInterface/_n0147
    SLICE_X31Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     12.222ns (1.865ns logic, 10.357ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.168ns (Levels of Logic = 11)
  Clock Path Skew:      -0.333ns (2.935 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X31Y83.SR      net (fanout=15)       1.451   system/sram2_if/sramInterface/_n0147
    SLICE_X31Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     12.168ns (1.909ns logic, 10.259ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.039ns (Levels of Logic = 11)
  Clock Path Skew:      -0.313ns (2.935 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2      net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2      net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.C5      net (fanout=33)       0.930   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y76.CMUX    Tilo                  0.198   system/wb_bridge/stb
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X24Y76.B3      net (fanout=4)        0.344   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X24Y76.B       Tilo                  0.068   system/wb_bridge/stb
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X18Y100.B5     net (fanout=7)        1.690   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X18Y100.BMUX   Tilo                  0.205   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X22Y100.A3     net (fanout=8)        0.633   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X22Y100.A      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X31Y83.SR      net (fanout=15)       1.451   system/sram2_if/sramInterface/_n0147
    SLICE_X31Y83.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<35>
                                                       system/sram2_if/sramInterface/DATA_O_26
    -------------------------------------------------  ---------------------------
    Total                                     12.039ns (1.865ns logic, 10.174ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_7 (SLICE_X33Y79.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.474 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y79.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X33Y79.B4      net (fanout=76)       0.250   system/regs_from_ipbus<8><16>
    SLICE_X33Y79.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<9>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O191
                                                       system/sram2_if/sramInterface/ADDR_O_7
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.058ns logic, 0.250ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_8 (SLICE_X33Y79.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (1.474 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y79.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X33Y79.C4      net (fanout=76)       0.249   system/regs_from_ipbus<8><16>
    SLICE_X33Y79.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<9>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O201
                                                       system/sram2_if/sramInterface/ADDR_O_8
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.059ns logic, 0.249ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X35Y78.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (1.476 - 1.371)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram2_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_16 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y79.CQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_16
    SLICE_X35Y78.D6      net (fanout=76)       0.260   system/regs_from_ipbus<8><16>
    SLICE_X35Y78.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.058ns logic, 0.260ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y3.I1
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram2_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98312 paths analyzed, 1627 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.484ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X31Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (1.782ns logic, 11.295ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 10)
  Clock Path Skew:      -0.222ns (3.046 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (1.826ns logic, 11.197ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.894ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     12.894ns (1.782ns logic, 11.112ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X31Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (1.782ns logic, 11.295ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 10)
  Clock Path Skew:      -0.222ns (3.046 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (1.826ns logic, 11.197ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.894ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     12.894ns (1.782ns logic, 11.112ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X31Y72.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y78.A1      net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A       Tilo                  0.068   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1      net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3      net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (1.782ns logic, 11.295ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 10)
  Clock Path Skew:      -0.222ns (3.046 - 3.268)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.DQ      Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1      net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (1.826ns logic, 11.197ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.894ns (Levels of Logic = 10)
  Clock Path Skew:      -0.202ns (3.046 - 3.248)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X28Y74.B3      net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B       Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1      net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B       Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2      net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3      net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D       Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2      net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B6      net (fanout=38)       0.740   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X31Y80.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<25>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.C4      net (fanout=33)       0.893   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X26Y69.CMUX    Tilo                  0.194   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X26Y69.B3      net (fanout=4)        0.345   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X26Y69.B       Tilo                  0.068   system/ipb_to_slaves[3]_ipb_strobe
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y42.C4      net (fanout=7)        1.997   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y42.CMUX    Tilo                  0.194   system/sram1_if/sramInterface/control_process.idleState
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1960_o11
    SLICE_X37Y46.B1      net (fanout=8)        0.850   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1960_o
    SLICE_X37Y46.B       Tilo                  0.068   system/ipb_sys_regs/mux19_9
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y72.SR      net (fanout=9)        2.349   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y72.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     12.894ns (1.782ns logic, 11.112ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_11 (SLICE_X32Y68.D3), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.469 - 1.379)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X32Y68.C6      net (fanout=69)       0.133   system/ipb_arb/src<0>
    SLICE_X32Y68.C       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata31
    SLICE_X32Y68.D3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<11>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.055ns logic, 0.264ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.469 - 1.379)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X32Y68.C4      net (fanout=68)       0.241   system/ipb_arb/src<1>
    SLICE_X32Y68.C       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata31
    SLICE_X32Y68.D3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<11>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.055ns logic, 0.372ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_11 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (1.469 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_11 to system/sram1_if/sramInterface/data_i_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.DQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_11
    SLICE_X38Y78.C2      net (fanout=1)        0.165   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<11>
    SLICE_X38Y78.C       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata31
    SLICE_X32Y68.C5      net (fanout=1)        0.442   system/ipb_from_masters[2]_ipb_wdata<11>
    SLICE_X32Y68.C       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata31
    SLICE_X32Y68.D3      net (fanout=67)       0.131   system/ipb_from_eth_ipb_wdata<11>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT31
                                                       system/sram1_if/sramInterface/data_i_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.089ns logic, 0.738ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_10 (SLICE_X32Y68.B3), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.469 - 1.379)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X32Y68.A4      net (fanout=69)       0.190   system/ipb_arb/src<0>
    SLICE_X32Y68.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata21
    SLICE_X32Y68.B3      net (fanout=67)       0.125   system/ipb_from_eth_ipb_wdata<10>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.055ns logic, 0.315ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.469 - 1.379)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X32Y68.A1      net (fanout=68)       0.255   system/ipb_arb/src<1>
    SLICE_X32Y68.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata21
    SLICE_X32Y68.B3      net (fanout=67)       0.125   system/ipb_from_eth_ipb_wdata<10>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.055ns logic, 0.380ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.073ns (1.469 - 1.396)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/data_i_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.BQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X42Y78.B4      net (fanout=43)       0.192   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X42Y78.B       Tilo                  0.034   system/phy_en.phy_ipb_ctrl/trans/iface/blen<0>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_ipb_out_ipb_wdata21
    SLICE_X32Y68.A3      net (fanout=1)        0.549   system/ipb_from_masters[2]_ipb_wdata<10>
    SLICE_X32Y68.A       Tilo                  0.034   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_wdata21
    SLICE_X32Y68.B3      net (fanout=67)       0.125   system/ipb_from_eth_ipb_wdata<10>
    SLICE_X32Y68.CLK     Tah         (-Th)     0.077   system/sram1_if/sramInterface/data_i_r<11>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT21
                                                       system/sram1_if/sramInterface/data_i_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.089ns logic, 0.866ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_19 (SLICE_X28Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_19 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.434 - 0.405)
  Source Clock:         system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Destination Clock:    system/sram1_if/bistClk_from_sramInterfaceIoControl rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_19 to system/sram1_if/bist/prbsPatterGenerator/pdata_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y58.CQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<22>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_19
    SLICE_X28Y58.DX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<19>
    SLICE_X28Y58.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<19>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_19
    -------------------------------------------------  ---------------------------
    Total                                      0.105ns (0.009ns logic, 0.096ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I1
  Location pin: BUFGCTRL_X0Y1.I1
  Clock network: user_sram_control[1]_clk
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram1_if/bistClk_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1156261 paths analyzed, 16746 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.573ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB36_X3Y23.DIADI3), 1442 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      15.410ns (Levels of Logic = 11)
  Clock Path Skew:      -0.078ns (1.522 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y78.A1         net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A          Tilo                  0.068   system/sram_w[2]_addr<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1         net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3         net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B1         net (fanout=33)       1.385   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><19>2
                                                          system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D2         net (fanout=1)        1.932   system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>3
    SLICE_X51Y78.D5         net (fanout=3)        1.577   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X51Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X51Y78.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X51Y78.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y23.DIADI3     net (fanout=1)        2.952   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        15.410ns (1.792ns logic, 13.618ns route)
                                                          (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      15.356ns (Levels of Logic = 11)
  Clock Path Skew:      -0.098ns (1.522 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y69.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1         net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B1         net (fanout=33)       1.385   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><19>2
                                                          system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D2         net (fanout=1)        1.932   system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>3
    SLICE_X51Y78.D5         net (fanout=3)        1.577   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X51Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X51Y78.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X51Y78.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y23.DIADI3     net (fanout=1)        2.952   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        15.356ns (1.836ns logic, 13.520ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      15.227ns (Levels of Logic = 11)
  Clock Path Skew:      -0.078ns (1.522 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X28Y74.B3         net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B1         net (fanout=33)       1.385   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X25Y82.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><19>2
                                                          system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D2         net (fanout=1)        1.932   system/ipb_fabric/mux_rdata<0><19>2
    SLICE_X37Y64.D          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<19>
                                                          system/ipb_fabric/mux_rdata<0><19>3
    SLICE_X51Y78.D5         net (fanout=3)        1.577   system/ipb_from_fabric_ipb_rdata<19>
    SLICE_X51Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1091
    SLICE_X51Y78.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
    SLICE_X51Y78.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<19>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata1311
    RAMB36_X3Y23.DIADI3     net (fanout=1)        2.952   system/phy_en.phy_ipb_ctrl/trans_out_wdata<19>
    RAMB36_X3Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram5
    ----------------------------------------------------  ---------------------------
    Total                                        15.227ns (1.792ns logic, 13.435ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X4Y23.DIADI1), 1932 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.467ns (Levels of Logic = 11)
  Clock Path Skew:      -0.099ns (1.501 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y78.A1         net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A          Tilo                  0.068   system/sram_w[2]_addr<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1         net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3         net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A2         net (fanout=33)       1.534   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><1>2
                                                          system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C4         net (fanout=1)        1.466   system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X42Y80.B2         net (fanout=3)        1.159   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X42Y80.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X42Y80.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X42Y80.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y23.DIADI1     net (fanout=1)        3.082   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.467ns (1.792ns logic, 12.675ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.413ns (Levels of Logic = 11)
  Clock Path Skew:      -0.119ns (1.501 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y69.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1         net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A2         net (fanout=33)       1.534   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><1>2
                                                          system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C4         net (fanout=1)        1.466   system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X42Y80.B2         net (fanout=3)        1.159   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X42Y80.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X42Y80.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X42Y80.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y23.DIADI1     net (fanout=1)        3.082   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.413ns (1.836ns logic, 12.577ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.284ns (Levels of Logic = 11)
  Clock Path Skew:      -0.099ns (1.501 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X28Y74.B3         net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C2         net (fanout=38)       0.592   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y74.C          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y74.B2         net (fanout=1)        0.596   system/ipb_fabric/N4
    SLICE_X35Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<30>
                                                          system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A2         net (fanout=33)       1.534   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X24Y84.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><1>2
                                                          system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C4         net (fanout=1)        1.466   system/ipb_fabric/mux_rdata<0><1>2
    SLICE_X36Y74.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><1>3
    SLICE_X42Y80.B2         net (fanout=3)        1.159   system/ipb_from_fabric_ipb_rdata<1>
    SLICE_X42Y80.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux10111
    SLICE_X42Y80.A6         net (fanout=1)        0.125   system/phy_en.phy_ipb_ctrl/trans/tx_data<1>
    SLICE_X42Y80.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<15>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3111
    RAMB36_X4Y23.DIADI1     net (fanout=1)        3.082   system/phy_en.phy_ipb_ctrl/trans_out_wdata<1>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        14.284ns (1.792ns logic, 12.492ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y22.DIADI2), 1932 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.211ns (Levels of Logic = 10)
  Clock Path Skew:      -0.100ns (1.500 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X35Y78.A1         net (fanout=68)       1.301   system/ipb_arb/src<1>
    SLICE_X35Y78.A          Tilo                  0.068   system/sram_w[2]_addr<19>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y73.D1         net (fanout=5)        0.975   system/flash_w_addr<18>
    SLICE_X35Y73.D          Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C3         net (fanout=2)        0.742   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o1
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D4         net (fanout=38)       2.010   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>1
                                                          system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A1         net (fanout=1)        1.102   system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>2
                                                          system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C5         net (fanout=1)        1.181   system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X43Y87.D1         net (fanout=3)        0.995   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X43Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X43Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X43Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y22.DIADI2     net (fanout=1)        2.615   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        14.211ns (1.724ns logic, 12.487ns route)
                                                          (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.157ns (Levels of Logic = 10)
  Clock Path Skew:      -0.120ns (1.500 - 1.620)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X36Y69.DQ         Tcko                  0.381   system/ipb_from_masters[0]_ipb_addr<27>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_27
    SLICE_X28Y74.B1         net (fanout=2)        1.272   system/ipb_from_masters[0]_ipb_addr<27>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D4         net (fanout=38)       2.010   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>1
                                                          system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A1         net (fanout=1)        1.102   system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>2
                                                          system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C5         net (fanout=1)        1.181   system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X43Y87.D1         net (fanout=3)        0.995   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X43Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X43Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X43Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y22.DIADI2     net (fanout=1)        2.615   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        14.157ns (1.768ns logic, 12.389ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      14.028ns (Levels of Logic = 10)
  Clock Path Skew:      -0.100ns (1.500 - 1.600)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X34Y69.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X28Y74.B3         net (fanout=68)       1.187   system/ipb_arb/src<1>
    SLICE_X28Y74.B          Tilo                  0.068   system/ipb_from_eth_ipb_addr<27>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr201
    SLICE_X35Y75.B1         net (fanout=5)        0.892   system/ipb_from_eth_ipb_addr<27>
    SLICE_X35Y75.B          Tilo                  0.068   system/wb_bridge/GND_365_o_GND_365_o_OR_723_o1
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C2         net (fanout=2)        0.756   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o3
    SLICE_X31Y75.C          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X31Y75.D3         net (fanout=6)        0.344   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X31Y75.D          Tilo                  0.068   system/sram2_if/addr_from_bist<19>
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X33Y74.B2         net (fanout=1)        0.759   system/ipb_fabric/N01
    SLICE_X33Y74.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D4         net (fanout=38)       2.010   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y88.D          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>1
                                                          system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A1         net (fanout=1)        1.102   system/ipb_fabric/mux_rdata<0><10>1
    SLICE_X29Y88.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><10>2
                                                          system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C5         net (fanout=1)        1.181   system/ipb_fabric/mux_rdata<0><10>2
    SLICE_X39Y80.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><10>3
    SLICE_X43Y87.D1         net (fanout=3)        0.995   system/ipb_from_fabric_ipb_rdata<10>
    SLICE_X43Y87.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux1101
    SLICE_X43Y87.C2         net (fanout=1)        0.463   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
    SLICE_X43Y87.C          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<10>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2211
    RAMB36_X4Y22.DIADI2     net (fanout=1)        2.615   system/phy_en.phy_ipb_ctrl/trans_out_wdata<10>
    RAMB36_X4Y22.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        14.028ns (1.724ns logic, 12.304ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_10 (SLICE_X39Y78.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_10 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.742 - 0.633)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_10 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y80.CQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input_10
    SLICE_X39Y78.C6      net (fanout=3)        0.093   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<10>
    SLICE_X39Y78.CLK     Tah         (-Th)     0.056   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<11>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_rmw_result[31]_rmw_input[31]_mux_50_OUT210
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_10
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.042ns logic, 0.093ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sckgen.timer_8 (SLICE_X4Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/sckgen.prescaler_8 (FF)
  Destination:          system/spi/sckgen.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.718 - 0.614)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/sckgen.prescaler_8 to system/spi/sckgen.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y40.AQ       Tcko                  0.098   system/spi/sckgen.prescaler<11>
                                                       system/spi/sckgen.prescaler_8
    SLICE_X4Y39.A6       net (fanout=1)        0.090   system/spi/sckgen.prescaler<8>
    SLICE_X4Y39.CLK      Tah         (-Th)     0.039   system/spi/sckgen.timer<11>
                                                       system/spi/Mmux_GND_440_o_sckgen.timer[11]_mux_16_OUT_rs_lut<8>
                                                       system/spi/Mmux_GND_440_o_sckgen.timer[11]_mux_16_OUT_rs_xor<11>
                                                       system/spi/sckgen.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.059ns logic, 0.090ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X0Y91.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0 (FF)
  Destination:          usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0 to usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.AQ       Tcko                  0.098   usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<0>
                                                       usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0
    SLICE_X0Y91.AI       net (fanout=1)        0.049   usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<0>
    SLICE_X0Y91.CLK      Tdh         (-Th)     0.087   usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/we_reg
                                                       usr/COMMISSIONNING_MODE_RQ_to_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (0.011ns logic, 0.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X4Y23.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1/CLKARDCLKL
  Location pin: RAMB36_X5Y11.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2/CLKARDCLKL
  Location pin: RAMB36_X5Y21.CLKARDCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.380ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X60Y87.B4), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X63Y84.C1      net (fanout=4)        0.594   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X63Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y84.D4      net (fanout=1)        0.520   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y84.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C6      net (fanout=1)        0.479   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y87.D6      net (fanout=2)        0.494   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y87.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X60Y87.B4      net (fanout=1)        0.393   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X60Y87.CLK     Tas                   0.028   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.755ns logic, 2.480ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.232ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.908 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X63Y84.C2      net (fanout=4)        0.591   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X63Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y84.D4      net (fanout=1)        0.520   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y84.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C6      net (fanout=1)        0.479   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y87.D6      net (fanout=2)        0.494   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y87.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X60Y87.B4      net (fanout=1)        0.393   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X60Y87.CLK     Tas                   0.028   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.755ns logic, 2.477ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.153ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X63Y84.C3      net (fanout=1)        0.468   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X63Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y84.D4      net (fanout=1)        0.520   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X61Y84.DMUX    Tilo                  0.186   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C6      net (fanout=1)        0.479   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X61Y84.C       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y87.D6      net (fanout=2)        0.494   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y87.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/raddr<8>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X60Y87.B4      net (fanout=1)        0.393   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X60Y87.CLK     Tas                   0.028   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (0.799ns logic, 2.354ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X57Y87.B6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.AMUX    Tshcko                0.465   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X60Y86.A3      net (fanout=1)        0.638   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X60Y86.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.345   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.A6      net (fanout=1)        0.372   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y86.B2      net (fanout=2)        0.592   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.349   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.807ns logic, 2.296ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BMUX    Tshcko                0.468   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y84.A1      net (fanout=1)        0.576   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B5      net (fanout=1)        0.443   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y86.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.349   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.940ns logic, 2.118ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.058ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AMUX    Tshcko                0.465   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y84.A2      net (fanout=1)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X61Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B5      net (fanout=1)        0.443   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y86.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.349   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o1
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.937ns logic, 2.121ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X57Y87.B3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.BMUX    Tshcko                0.468   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y84.A1      net (fanout=1)        0.576   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B5      net (fanout=1)        0.443   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y87.A6      net (fanout=2)        0.361   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o12
    SLICE_X57Y87.B3      net (fanout=1)        0.335   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.940ns logic, 2.145ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.085ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y83.AMUX    Tshcko                0.465   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X61Y84.A2      net (fanout=1)        0.579   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X61Y84.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.430   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B5      net (fanout=1)        0.443   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X57Y87.A6      net (fanout=2)        0.361   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o12
    SLICE_X57Y87.B3      net (fanout=1)        0.335   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (0.937ns logic, 2.148ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y84.AMUX    Tshcko                0.465   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X60Y86.A3      net (fanout=1)        0.638   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X60Y86.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.345   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<27>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.A6      net (fanout=1)        0.372   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y87.A3      net (fanout=2)        0.577   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o12
    SLICE_X57Y87.B3      net (fanout=1)        0.335   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o11
    SLICE_X57Y87.CLK     Tas                   0.070   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_478_o_monitoring_stats[15]_MUX_2505_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.807ns logic, 2.267ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X60Y85.AI      net (fanout=4)        0.111   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.011ns logic, 0.111ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1 (SLICE_X60Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y85.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_13
    SLICE_X60Y85.AX      net (fanout=4)        0.111   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<13>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.045ns logic, 0.111ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.455 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y82.AI      net (fanout=2)        0.150   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.011ns logic, 0.150ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ipcore_mmcm1_inst_clkout1 = PERIOD TIMEGRP         
"usr_ipcore_mmcm1_inst_clkout1" TS_cdce_out4_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.116ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ipcore_mmcm1_inst_clkout1 = PERIOD TIMEGRP
        "usr_ipcore_mmcm1_inst_clkout1" TS_cdce_out4_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.009ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.116ns (472.590MHz) (Tdspper_AREG_PREG)
  Physical resource: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1/CLK
  Logical resource: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1/CLK
  Location pin: DSP48_X3Y44.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y126.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y126.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ipcore_mmcm1_inst_clkout1_0 = PERIOD TIMEGRP         
"usr_ipcore_mmcm1_inst_clkout1_0" TS_cdce_out4_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.378ns.
--------------------------------------------------------------------------------

Paths for end point usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_2 (SLICE_X38Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Destination:          usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_2 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.185ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.412 - 1.546)
  Source Clock:         usr/tdc_counter_clk rising at 1.562ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 to usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y44.P2       Tdspcko_P_PREG        0.494   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                       usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    SLICE_X38Y110.CX     net (fanout=1)        1.657   usr/TDC_COUNTER<2>
    SLICE_X38Y110.CLK    Tdick                 0.034   usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<3>
                                                       usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.528ns logic, 1.657ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_4 (SLICE_X40Y112.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Destination:          usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_4 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.038ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (1.413 - 1.546)
  Source Clock:         usr/tdc_counter_clk rising at 1.562ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 to usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y44.P4       Tdspcko_P_PREG        0.494   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                       usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    SLICE_X40Y112.AX     net (fanout=1)        1.529   usr/TDC_COUNTER<4>
    SLICE_X40Y112.CLK    Tdick                 0.015   usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<5>
                                                       usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.509ns logic, 1.529ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_1 (SLICE_X38Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Destination:          usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_1 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.964ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.412 - 1.546)
  Source Clock:         usr/tdc_counter_clk rising at 1.562ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.094ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 to usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X3Y44.P1       Tdspcko_P_PREG        0.494   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                       usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    SLICE_X38Y110.BX     net (fanout=1)        1.436   usr/TDC_COUNTER<1>
    SLICE_X38Y110.CLK    Tdick                 0.034   usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<3>
                                                       usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.528ns logic, 1.436ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ipcore_mmcm1_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_ipcore_mmcm1_inst_clkout1_0" TS_cdce_out4_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP48_X3Y44.RSTA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/sclr_tdc_counter (FF)
  Destination:          usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.498 - 0.407)
  Source Clock:         usr/tdc_counter_clk rising at 4.687ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/sclr_tdc_counter to usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y107.BQ     Tcko                  0.098   usr/sclr_tdc_counter
                                                       usr/sclr_tdc_counter
    DSP48_X3Y44.RSTA     net (fanout=6)        0.276   usr/sclr_tdc_counter
    DSP48_X3Y44.CLK      Tdspckd_RSTA_AREG(-Th)     0.092   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                       usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.006ns logic, 0.276ns route)
                                                       (2.1% logic, 97.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP48_X3Y44.RSTALUMODE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/sclr_tdc_counter (FF)
  Destination:          usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.498 - 0.407)
  Source Clock:         usr/tdc_counter_clk rising at 4.687ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/sclr_tdc_counter to usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y107.BQ       Tcko                  0.098   usr/sclr_tdc_counter
                                                         usr/sclr_tdc_counter
    DSP48_X3Y44.RSTALUMODE net (fanout=6)        0.293   usr/sclr_tdc_counter
    DSP48_X3Y44.CLK        Tdspckd_RSTALUMODE_ALUMODEREG(-Th)     0.039   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                         usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    ---------------------------------------------------  ---------------------------
    Total                                        0.352ns (0.059ns logic, 0.293ns route)
                                                         (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP48_X3Y44.RSTCTRL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/sclr_tdc_counter (FF)
  Destination:          usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.498 - 0.407)
  Source Clock:         usr/tdc_counter_clk rising at 4.687ns
  Destination Clock:    usr/tdc_counter_clk rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/sclr_tdc_counter to usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y107.BQ     Tcko                  0.098   usr/sclr_tdc_counter
                                                       usr/sclr_tdc_counter
    DSP48_X3Y44.RSTCTRL  net (fanout=6)        0.290   usr/sclr_tdc_counter
    DSP48_X3Y44.CLK      Tdspckd_RSTCTRL_OPMODEREG(-Th)     0.033   usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
                                                       usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.065ns logic, 0.290ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ipcore_mmcm1_inst_clkout1_0 = PERIOD TIMEGRP
        "usr_ipcore_mmcm1_inst_clkout1_0" TS_cdce_out4_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.009ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.116ns (472.590MHz) (Tdspper_AREG_PREG)
  Physical resource: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1/CLK
  Logical resource: usr/ipcore_tdc_counter_inst/blk00000001/blk00000004/DSP48E1/CLK
  Location pin: DSP48_X3Y44.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y126.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------
Slack: 1.124ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y126.CLK
  Clock network: usr/tdc_counter_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttcrx_i_mmcm_cdrclk_clkout0 = PERIOD TIMEGRP         
"usr_ttcrx_i_mmcm_cdrclk_clkout0" TS_fmc2_clk1_m2c_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttcrx_i_mmcm_cdrclk_clkout0 = PERIOD TIMEGRP
        "usr_ttcrx_i_mmcm_cdrclk_clkout0" TS_fmc2_clk1_m2c_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.237ns
  High pulse: 3.118ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttcrx_i_mmcm_cdrclk_clkout0_0 = PERIOD TIMEGRP        
 "usr_ttcrx_i_mmcm_cdrclk_clkout0_0" TS_fmc2_clk1_m2c_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1801 paths analyzed, 245 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.927ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/timer_0 (SLICE_X4Y172.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_31 (FF)
  Destination:          usr/ttcrx/timer_0 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_31 to usr/ttcrx/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.DQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_31
    SLICE_X5Y177.C2      net (fanout=2)        0.699   usr/ttcrx/timer<31>
    SLICE_X5Y177.C       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>6
    SLICE_X5Y177.D2      net (fanout=2)        0.728   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.801ns logic, 2.053ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_28 (FF)
  Destination:          usr/ttcrx/timer_0 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_28 to usr/ttcrx/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.AQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_28
    SLICE_X5Y178.A1      net (fanout=2)        0.584   usr/ttcrx/timer<28>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.801ns logic, 1.791ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_24 (FF)
  Destination:          usr/ttcrx/timer_0 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_24 to usr/ttcrx/timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y178.AQ      Tcko                  0.381   usr/ttcrx/timer<27>
                                                       usr/ttcrx/timer_24
    SLICE_X5Y178.A4      net (fanout=2)        0.540   usr/ttcrx/timer<24>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_0
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.801ns logic, 1.747ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/timer_1 (SLICE_X4Y172.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_31 (FF)
  Destination:          usr/ttcrx/timer_1 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_31 to usr/ttcrx/timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.DQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_31
    SLICE_X5Y177.C2      net (fanout=2)        0.699   usr/ttcrx/timer<31>
    SLICE_X5Y177.C       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>6
    SLICE_X5Y177.D2      net (fanout=2)        0.728   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.801ns logic, 2.053ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_28 (FF)
  Destination:          usr/ttcrx/timer_1 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_28 to usr/ttcrx/timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.AQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_28
    SLICE_X5Y178.A1      net (fanout=2)        0.584   usr/ttcrx/timer<28>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.801ns logic, 1.791ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_24 (FF)
  Destination:          usr/ttcrx/timer_1 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_24 to usr/ttcrx/timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y178.AQ      Tcko                  0.381   usr/ttcrx/timer<27>
                                                       usr/ttcrx/timer_24
    SLICE_X5Y178.A4      net (fanout=2)        0.540   usr/ttcrx/timer<24>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_1
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.801ns logic, 1.747ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/timer_2 (SLICE_X4Y172.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_31 (FF)
  Destination:          usr/ttcrx/timer_2 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_31 to usr/ttcrx/timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.DQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_31
    SLICE_X5Y177.C2      net (fanout=2)        0.699   usr/ttcrx/timer<31>
    SLICE_X5Y177.C       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>6
    SLICE_X5Y177.D2      net (fanout=2)        0.728   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.801ns logic, 2.053ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_28 (FF)
  Destination:          usr/ttcrx/timer_2 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.592ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.088 - 0.097)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_28 to usr/ttcrx/timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y179.AQ      Tcko                  0.381   usr/ttcrx/timer<31>
                                                       usr/ttcrx/timer_28
    SLICE_X5Y178.A1      net (fanout=2)        0.584   usr/ttcrx/timer<28>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.801ns logic, 1.791ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttcrx/timer_24 (FF)
  Destination:          usr/ttcrx/timer_2 (FF)
  Requirement:          6.237ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         usr/cdr_clk_160M_0 rising at 3.118ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttcrx/timer_24 to usr/ttcrx/timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y178.AQ      Tcko                  0.381   usr/ttcrx/timer<27>
                                                       usr/ttcrx/timer_24
    SLICE_X5Y178.A4      net (fanout=2)        0.540   usr/ttcrx/timer<24>
    SLICE_X5Y178.A       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>5
    SLICE_X5Y177.D1      net (fanout=2)        0.581   usr/ttcrx/GND_942_o_timer[31]_equal_2_o<31>4
    SLICE_X5Y177.D       Tilo                  0.068   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
                                                       usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv1
    SLICE_X4Y172.CE      net (fanout=8)        0.626   usr/ttcrx/GND_942_o_timer[31]_equal_2_o_inv
    SLICE_X4Y172.CLK     Tceck                 0.284   usr/ttcrx/timer<3>
                                                       usr/ttcrx/timer_2
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.801ns logic, 1.747ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttcrx_i_mmcm_cdrclk_clkout0_0 = PERIOD TIMEGRP
        "usr_ttcrx_i_mmcm_cdrclk_clkout0_0" TS_fmc2_clk1_m2c_n HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/toggle_cnt_0 (SLICE_X7Y183.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttcrx/toggle_cnt_0 (FF)
  Destination:          usr/ttcrx/toggle_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/cdr_clk_160M_0 rising at 9.355ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttcrx/toggle_cnt_0 to usr/ttcrx/toggle_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y183.AQ      Tcko                  0.098   usr/ttcrx/toggle_cnt<1>
                                                       usr/ttcrx/toggle_cnt_0
    SLICE_X7Y183.A5      net (fanout=8)        0.071   usr/ttcrx/toggle_cnt<0>
    SLICE_X7Y183.CLK     Tah         (-Th)     0.055   usr/ttcrx/toggle_cnt<1>
                                                       usr/ttcrx/Mcount_toggle_cnt_xor<0>11_INV_0
                                                       usr/ttcrx/toggle_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/div8_2 (SLICE_X6Y184.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttcrx/div8_2 (FF)
  Destination:          usr/ttcrx/div8_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/cdr_clk_160M_0 rising at 9.355ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttcrx/div8_2 to usr/ttcrx/div8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y184.CQ      Tcko                  0.098   usr/ttcrx/div8<2>
                                                       usr/ttcrx/div8_2
    SLICE_X6Y184.C5      net (fanout=1)        0.073   usr/ttcrx/div8<2>
    SLICE_X6Y184.CLK     Tah         (-Th)     0.056   usr/ttcrx/div8<2>
                                                       usr/ttcrx/Mcount_div8_xor<2>11
                                                       usr/ttcrx/div8_2
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.042ns logic, 0.073ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttcrx/div_rst_cnt_4 (SLICE_X8Y184.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttcrx/div_rst_cnt_4 (FF)
  Destination:          usr/ttcrx/div_rst_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/cdr_clk_160M_0 rising at 9.355ns
  Destination Clock:    usr/cdr_clk_160M_0 rising at 9.355ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttcrx/div_rst_cnt_4 to usr/ttcrx/div_rst_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y184.AQ      Tcko                  0.115   usr/ttcrx/div_rst_cnt<4>
                                                       usr/ttcrx/div_rst_cnt_4
    SLICE_X8Y184.A5      net (fanout=4)        0.077   usr/ttcrx/div_rst_cnt<4>
    SLICE_X8Y184.CLK     Tah         (-Th)     0.076   usr/ttcrx/div_rst_cnt<4>
                                                       usr/ttcrx/Mcount_div_rst_cnt_xor<4>1
                                                       usr/ttcrx/div_rst_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttcrx_i_mmcm_cdrclk_clkout0_0 = PERIOD TIMEGRP
        "usr_ttcrx_i_mmcm_cdrclk_clkout0_0" TS_fmc2_clk1_m2c_n HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.237ns
  High pulse: 3.118ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------
Slack: 4.237ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.237ns
  Low pulse: 3.118ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_D1_O/CLK
  Logical resource: usr/l1accept_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X16Y154.CLK
  Clock network: usr/cdr_clk_160M_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0 =   
      PERIOD TIMEGRP         
"usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0"      
   TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
         / 0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 628 paths analyzed, 557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.642ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxFrameClkAligned_r (SLICE_X40Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/PHASESHIFTDONE_O (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxFrameClkAligned_r (FF)
  Requirement:          4.167ns
  Data Path Delay:      2.294ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (1.715 - 1.816)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.151ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/PHASESHIFTDONE_O to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxFrameClkAligned_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y8.DQ       Tcko                  0.337   usr/rxFrameClkAligned_from_gbtRefDesign
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/rxFrameClkPhaAl/pll/PHASESHIFTDONE_O
    SLICE_X40Y9.AX       net (fanout=4)        1.942   usr/rxFrameClkAligned_from_gbtRefDesign
    SLICE_X40Y9.CLK      Tdick                 0.015   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxFrameClkAligned_r
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxFrameClkAligned_r
    -------------------------------------------------  ---------------------------
    Total                                      2.294ns (0.352ns logic, 1.942ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV (SLICE_X73Y1.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_RX_HEADER_LOCKED_O (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (1.686 - 1.787)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.151ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_RX_HEADER_LOCKED_O to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y1.BQ       Tcko                  0.337   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_HEADER_LOCKED_O
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/s_RX_HEADER_LOCKED_O
    SLICE_X73Y1.AX       net (fanout=6)        1.412   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_HEADER_LOCKED_O
    SLICE_X73Y1.CLK      Tdick                 0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/dv_from_decoder
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/rxGearbox/latOptGearbox_gen.latOptGearbox/DV
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.371ns logic, 1.412ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxWordClkAligned_r (SLICE_X83Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/DONE_O (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxWordClkAligned_r (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (1.656 - 1.757)
  Source Clock:         usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/RX_WORDCLK_O rising at 20.833ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.151ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/DONE_O to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxWordClkAligned_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y12.BQ      Tcko                  0.337   usr/rxWordClkAligned_from_gbtRefDesign
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/mgt/gtx_gen[1].latOptGtx_gen.gtx/bitSlipControl/DONE_O
    SLICE_X83Y13.AX      net (fanout=4)        1.320   usr/rxWordClkAligned_from_gbtRefDesign
    SLICE_X83Y13.CLK     Tdick                 0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxWordClkAligned_r
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtRxStatus/rxWordClkAligned_r
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.371ns logic, 1.320ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0"
        TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X28Y19.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0 (FF)
  Destination:          usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.432 - 0.405)
  Source Clock:         usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0 to usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y18.AQ      Tcko                  0.098   usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<3>
                                                       usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_0
    SLICE_X28Y19.AI      net (fanout=1)        0.098   usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<0>
    SLICE_X28Y19.CLK     Tdh         (-Th)     0.087   usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_70 (SLICE_X63Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_8 (FF)
  Destination:          usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_70 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.447 - 0.415)
  Source Clock:         usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_8 to usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y26.CQ      Tcko                  0.098   usr/rxCommonData_from_gbtRefDesign<0><71>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_8
    SLICE_X63Y26.CX      net (fanout=1)        0.101   usr/rxCommonData_from_gbtRefDesign<0><70>
    SLICE_X63Y26.CLK     Tckdi       (-Th)     0.076   usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<71>
                                                       usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_70
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_69 (SLICE_X63Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_7 (FF)
  Destination:          usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_69 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.447 - 0.415)
  Source Clock:         usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Destination Clock:    usr/rxFrameClk_from_gbtRefDesign rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_7 to usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y26.BQ      Tcko                  0.098   usr/rxCommonData_from_gbtRefDesign<0><71>
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/descrambler/gbtRx84bitDescrambler_gen[3].gbtRx21bitDescrambler/dout_7
    SLICE_X63Y26.BX      net (fanout=1)        0.104   usr/rxCommonData_from_gbtRefDesign<0><69>
    SLICE_X63Y26.CLK     Tckdi       (-Th)     0.076   usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg<71>
                                                       usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/d_reg_69
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.022ns logic, 0.104ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0"
        TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y19.CLK
  Clock network: usr/rxFrameClk_from_gbtRefDesign
--------------------------------------------------------------------------------
Slack: 23.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X28Y19.CLK
  Clock network: usr/rxFrameClk_from_gbtRefDesign
--------------------------------------------------------------------------------
Slack: 23.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: usr/i_NUM_GBT_LINK_resync_gbt_RxData_gen[1].from_gbt_Rx_data_resync_inst/bert_results/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X28Y19.CLK
  Clock network: usr/rxFrameClk_from_gbtRefDesign
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_usri_NUM_GBT_LINK_gene11gbtRefDesignerrDetmainstate_0_LDC = MAXDELAY TO   
      TIMEGRP "TO_usri_NUM_GBT_LINK_gene11gbtRefDesignerrDetmainstate_0_LDC"    
     
TS_usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0     
    DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.530ns.
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  18.470ns (requirement - data path)
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 2)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.AMUX    Tshcko                0.422   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A4       net (fanout=4)        0.933   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/RX_RESET_I_RX_MGT_READY_I_OR_952_o_inv
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state<2>_inv2_INV_0
    SLICE_X24Y33.C5      net (fanout=179)      4.675   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbt_rxReset_from_gbtLinkRst
    SLICE_X24Y33.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.364   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (0.558ns logic, 5.972ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  22.983ns (requirement - data path)
  Source:               usr/user_be_wb_regs_inst/regs_3_7 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      2.017ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: usr/user_be_wb_regs_inst/regs_3_7 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.CQ      Tcko                  0.337   usr/user_be_regs_from_wb<3><8>
                                                       usr/user_be_wb_regs_inst/regs_3_7
    SLICE_X24Y33.C1      net (fanout=4)        1.248   usr/user_be_regs_from_wb<3><7>
    SLICE_X24Y33.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.364   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.405ns logic, 1.612ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  23.187ns (requirement - data path)
  Source:               usr/user_be_wb_regs_inst/regs_3_8 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      1.813ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: usr/user_be_wb_regs_inst/regs_3_8 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.DQ      Tcko                  0.337   usr/user_be_regs_from_wb<3><8>
                                                       usr/user_be_wb_regs_inst/regs_3_8
    SLICE_X24Y33.C4      net (fanout=4)        1.044   usr/user_be_regs_from_wb<3><8>
    SLICE_X24Y33.C       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.364   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.405ns logic, 1.408ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Requirement:          25.000ns
  Data Path Delay:      6.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.AMUX    Tshcko                0.422   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A4       net (fanout=4)        0.933   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A        Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/RX_RESET_I_RX_MGT_READY_I_OR_952_o_inv
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state<2>_inv2_INV_0
    SLICE_X24Y33.SR      net (fanout=179)      4.697   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbt_rxReset_from_gbtLinkRst
    SLICE_X24Y33.CLK     Trck                  0.254   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (0.744ns logic, 5.630ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_usri_NUM_GBT_LINK_gene11gbtRefDesignerrDetmainstate_0_LDC = MAXDELAY TO         TIMEGRP "TO_usri_NUM_GBT_LINK_gene11gbtRefDesignerrDetmainstate_0_LDC"         TS_usr_i_NUM_GBT_LINK_gene1_1__gbtRefDesign_rxFrameClkPhaAl_pll_pll_clkout0         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns
  Destination Clock:    usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.AMUX    Tshcko                0.130   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A4       net (fanout=4)        0.399   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A        Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/RX_RESET_I_RX_MGT_READY_I_OR_952_o_inv
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state<2>_inv2_INV_0
    SLICE_X24Y33.SR      net (fanout=179)      2.462   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbt_rxReset_from_gbtLinkRst
    SLICE_X24Y33.CLK     Tremck      (-Th)    -0.054   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.218ns logic, 2.861ns route)
                                                       (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.722ns (data path)
  Source:               usr/user_be_wb_regs_inst/regs_3_8 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: usr/user_be_wb_regs_inst/regs_3_8 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.DQ      Tcko                  0.098   usr/user_be_regs_from_wb<3><8>
                                                       usr/user_be_wb_regs_inst/regs_3_8
    SLICE_X24Y33.C4      net (fanout=4)        0.443   usr/user_be_regs_from_wb<3><8>
    SLICE_X24Y33.C       Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.147   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.132ns logic, 0.590ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.793ns (data path)
  Source:               usr/user_be_wb_regs_inst/regs_3_7 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: usr/user_be_wb_regs_inst/regs_3_7 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.CQ      Tcko                  0.098   usr/user_be_regs_from_wb<3><8>
                                                       usr/user_be_wb_regs_inst/regs_3_7
    SLICE_X24Y33.C1      net (fanout=4)        0.514   usr/user_be_regs_from_wb<3><7>
    SLICE_X24Y33.C       Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.147   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.132ns logic, 0.661ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (SLICE_X24Y33.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.197ns (data path)
  Source:               usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 (FF)
  Destination:          usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC (LATCH)
  Data Path Delay:      3.197ns (Levels of Logic = 2)
  Source Clock:         user_sram_control[1]_clk rising at 12.500ns

  Minimum Data Path at Fast Process Corner: usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1 to usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.AMUX    Tshcko                0.130   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd3
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A4       net (fanout=4)        0.399   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state_FSM_FFd1
    SLICE_X79Y2.A        Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/uut/gbtRx_gen[1].gbtRx/patternSearch/RX_RESET_I_RX_MGT_READY_I_OR_952_o_inv
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbtLink_rst/resetControlFsm.state<2>_inv2_INV_0
    SLICE_X24Y33.C5      net (fanout=179)      2.453   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/gbt_rxReset_from_gbtLinkRst
    SLICE_X24Y33.C       Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o1
    SLICE_X24Y33.CLK     net (fanout=2)        0.147   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/RESET_RX_GBT_READY_LOST_FLAG_I_RESET_I_AND_1086_o
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.198ns logic, 2.999ns route)
                                                       (6.2% logic, 93.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.923ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.077ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X27Y26.A2      net (fanout=5)        3.257   user_ip_addr<0>
    SLICE_X27Y26.A       Tilo                  0.068   system/ip_mac/ip_from_usr
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X26Y29.SR      net (fanout=2)        0.603   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X26Y29.CLK     Trck                  0.254   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.063ns logic, 3.860ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X26Y29.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.095ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X27Y26.A2      net (fanout=5)        3.257   user_ip_addr<0>
    SLICE_X27Y26.AMUX    Tilo                  0.194   system/ip_mac/ip_from_usr
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X26Y29.CLK     net (fanout=2)        0.713   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (0.935ns logic, 3.970ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X26Y29.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.088ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.088ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X27Y26.A2      net (fanout=5)        1.418   user_ip_addr<0>
    SLICE_X27Y26.A       Tilo                  0.034   system/ip_mac/ip_from_usr
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X26Y29.SR      net (fanout=2)        0.233   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X26Y29.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (0.437ns logic, 1.651ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X26Y29.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.124ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      2.124ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X27Y26.A2      net (fanout=5)        1.418   user_ip_addr<0>
    SLICE_X27Y26.AMUX    Tilo                  0.075   system/ip_mac/ip_from_usr
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X26Y29.CLK     net (fanout=2)        0.282   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.424ns logic, 1.700ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.619ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X26Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.381ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y33.A5      net (fanout=5)        2.207   user_ip_addr<0>
    SLICE_X24Y33.A       Tilo                  0.068   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X26Y32.SR      net (fanout=2)        0.349   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X26Y32.CLK     Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (1.063ns logic, 2.556ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X26Y32.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.490ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y33.A5      net (fanout=5)        2.207   user_ip_addr<0>
    SLICE_X24Y33.AMUX    Tilo                  0.196   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X26Y32.CLK     net (fanout=2)        0.366   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (0.937ns logic, 2.573ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X26Y32.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.529ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.529ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y33.A5      net (fanout=5)        0.959   user_ip_addr<0>
    SLICE_X24Y33.A       Tilo                  0.034   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X26Y32.SR      net (fanout=2)        0.133   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X26Y32.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.437ns logic, 1.092ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X26Y32.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.535ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.535ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X24Y33.A5      net (fanout=5)        0.959   user_ip_addr<0>
    SLICE_X24Y33.AMUX    Tilo                  0.079   usr/i_NUM_GBT_LINK_gene1[1].gbtRefDesign/errDet/main.state_0_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X26Y32.CLK     net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.428ns logic, 1.107ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.022ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.978ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y28.C1      net (fanout=5)        2.583   user_ip_addr<1>
    SLICE_X20Y28.C       Tilo                  0.068   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X21Y28.SR      net (fanout=2)        0.380   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X21Y28.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.059ns logic, 2.963ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y28.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.049ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y28.C1      net (fanout=5)        2.583   user_ip_addr<1>
    SLICE_X20Y28.CMUX    Tilo                  0.198   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X21Y28.CLK     net (fanout=2)        0.476   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (0.892ns logic, 3.059ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y28.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.684ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.684ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y28.C1      net (fanout=5)        1.118   user_ip_addr<1>
    SLICE_X20Y28.C       Tilo                  0.034   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X21Y28.SR      net (fanout=2)        0.148   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X21Y28.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.418ns logic, 1.266ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X21Y28.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.693ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.693ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X20Y28.C1      net (fanout=5)        1.118   user_ip_addr<1>
    SLICE_X20Y28.CMUX    Tilo                  0.077   system/ip_mac/ip_addr_1_P_1
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X21Y28.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.386ns logic, 1.307ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.603ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.397ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.603ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y29.A5      net (fanout=5)        2.186   user_ip_addr<2>
    SLICE_X22Y29.A       Tilo                  0.068   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X23Y29.SR      net (fanout=2)        0.354   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X23Y29.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.063ns logic, 2.540ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y29.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.556ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y29.A5      net (fanout=5)        2.186   user_ip_addr<2>
    SLICE_X22Y29.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X23Y29.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.894ns logic, 2.550ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y29.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.536ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.536ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y29.A5      net (fanout=5)        0.980   user_ip_addr<2>
    SLICE_X22Y29.A       Tilo                  0.034   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X23Y29.SR      net (fanout=2)        0.135   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X23Y29.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.421ns logic, 1.115ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X23Y29.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.518ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.518ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y29.A5      net (fanout=5)        0.980   user_ip_addr<2>
    SLICE_X22Y29.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X23Y29.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.391ns logic, 1.127ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.630ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.370ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y28.A5      net (fanout=5)        2.152   user_ip_addr<3>
    SLICE_X22Y28.A       Tilo                  0.068   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X23Y28.SR      net (fanout=2)        0.353   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X23Y28.CLK     Trck                  0.297   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.125ns logic, 2.505ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y28.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.528ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y28.A5      net (fanout=5)        2.152   user_ip_addr<3>
    SLICE_X22Y28.AMUX    Tilo                  0.196   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X23Y28.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.956ns logic, 2.516ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y28.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.576ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y28.A5      net (fanout=5)        0.967   user_ip_addr<3>
    SLICE_X22Y28.A       Tilo                  0.034   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X23Y28.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X23Y28.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.475ns logic, 1.101ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X23Y28.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.559ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y28.A5      net (fanout=5)        0.967   user_ip_addr<3>
    SLICE_X22Y28.AMUX    Tilo                  0.079   system/ip_mac/ip_addr_2_P_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X23Y28.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.445ns logic, 1.114ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.173ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.827ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y29.B3      net (fanout=5)        2.784   user_ip_addr<1>
    SLICE_X24Y29.B       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X24Y30.SR      net (fanout=2)        0.373   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X24Y30.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.016ns logic, 3.157ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y30.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.975ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y29.B3      net (fanout=5)        2.784   user_ip_addr<1>
    SLICE_X24Y29.BMUX    Tilo                  0.198   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X24Y30.CLK     net (fanout=2)        0.349   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.892ns logic, 3.133ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y30.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.783ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.783ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y29.B3      net (fanout=5)        1.238   user_ip_addr<1>
    SLICE_X24Y29.B       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X24Y30.SR      net (fanout=2)        0.148   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X24Y30.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.397ns logic, 1.386ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X24Y30.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.771ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.771ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X24Y29.B3      net (fanout=5)        1.238   user_ip_addr<1>
    SLICE_X24Y29.BMUX    Tilo                  0.083   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X24Y30.CLK     net (fanout=2)        0.141   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.392ns logic, 1.379ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.898ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.102ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y31.A5      net (fanout=5)        2.482   user_ip_addr<2>
    SLICE_X24Y31.A       Tilo                  0.068   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X25Y31.SR      net (fanout=2)        0.353   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X25Y31.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.063ns logic, 2.835ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y31.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.260ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y31.A5      net (fanout=5)        2.482   user_ip_addr<2>
    SLICE_X24Y31.AMUX    Tilo                  0.196   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X25Y31.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.894ns logic, 2.846ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y31.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.671ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.671ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y31.A5      net (fanout=5)        1.116   user_ip_addr<2>
    SLICE_X24Y31.A       Tilo                  0.034   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X25Y31.SR      net (fanout=2)        0.134   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X25Y31.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.421ns logic, 1.250ns route)
                                                       (25.2% logic, 74.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X25Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.654ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.654ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X24Y31.A5      net (fanout=5)        1.116   user_ip_addr<2>
    SLICE_X24Y31.AMUX    Tilo                  0.079   system/ip_mac/mac_addr_2_C_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X25Y31.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.654ns (0.391ns logic, 1.263ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.850ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.150ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.850ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y31.A5      net (fanout=5)        2.184   user_ip_addr<3>
    SLICE_X22Y31.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X27Y31.SR      net (fanout=2)        0.541   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X27Y31.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.850ns (1.125ns logic, 2.725ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y31.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.336ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y31.A5      net (fanout=5)        2.184   user_ip_addr<3>
    SLICE_X22Y31.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X27Y31.CLK     net (fanout=2)        0.524   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.956ns logic, 2.708ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y31.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.689ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.689ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y31.A5      net (fanout=5)        0.982   user_ip_addr<3>
    SLICE_X22Y31.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X27Y31.SR      net (fanout=2)        0.232   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X27Y31.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.689ns (0.475ns logic, 1.214ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X27Y31.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.658ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.658ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X22Y31.A5      net (fanout=5)        0.982   user_ip_addr<3>
    SLICE_X22Y31.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X27Y31.CLK     net (fanout=2)        0.231   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.658ns (0.445ns logic, 1.213ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.808ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y27.B5      net (fanout=5)        0.834   system/regs_from_ipbus<11><12>
    SLICE_X13Y27.B       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X13Y26.SR      net (fanout=2)        0.228   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X13Y26.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.746ns logic, 1.062ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y26.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.248ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y27.B5      net (fanout=5)        0.834   system/regs_from_ipbus<11><12>
    SLICE_X13Y27.BMUX    Tilo                  0.196   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X13Y26.CLK     net (fanout=2)        0.341   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.577ns logic, 1.175ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.638ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_908_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y27.B5      net (fanout=5)        0.327   system/regs_from_ipbus<11><12>
    SLICE_X13Y27.B       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_909_o1
    SLICE_X13Y26.SR      net (fanout=2)        0.087   system/spi/reset_i_cpol_i_AND_909_o
    SLICE_X13Y26.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.224ns logic, 0.414ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y26.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.659ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y27.B5      net (fanout=5)        0.327   system/regs_from_ipbus<11><12>
    SLICE_X13Y27.BMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_908_o1
    SLICE_X13Y26.CLK     net (fanout=2)        0.138   system/spi/reset_i_cpol_i_AND_908_o
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.194ns logic, 0.465ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.544ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X17Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.456ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y26.A5      net (fanout=5)        2.132   user_ip_addr<1>
    SLICE_X17Y26.A       Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X17Y26.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X17Y26.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.059ns logic, 2.485ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X17Y26.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.746ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y26.A5      net (fanout=5)        2.132   user_ip_addr<1>
    SLICE_X17Y26.AMUX    Tilo                  0.193   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X17Y26.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.887ns logic, 2.367ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X17Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.499ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.499ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_809_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y26.A5      net (fanout=5)        0.947   user_ip_addr<1>
    SLICE_X17Y26.A       Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_810_o1
    SLICE_X17Y26.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[10][1]_AND_810_o
    SLICE_X17Y26.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.499ns (0.418ns logic, 1.081ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X17Y26.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.431ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.431ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y26.A5      net (fanout=5)        0.947   user_ip_addr<1>
    SLICE_X17Y26.AMUX    Tilo                  0.078   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_809_o1
    SLICE_X17Y26.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][1]_AND_809_o
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.387ns logic, 1.044ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.984ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y24.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.016ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y24.A4      net (fanout=5)        2.363   user_ip_addr<2>
    SLICE_X19Y24.AMUX    Tilo                  0.186   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X21Y24.CLK     net (fanout=2)        0.737   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (0.884ns logic, 3.100ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.209ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y24.A4      net (fanout=5)        2.363   user_ip_addr<2>
    SLICE_X19Y24.A       Tilo                  0.068   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X21Y24.SR      net (fanout=2)        0.365   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X21Y24.CLK     Trck                  0.297   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.063ns logic, 2.728ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y24.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.602ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.602ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_807_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y24.A4      net (fanout=5)        1.035   user_ip_addr<2>
    SLICE_X19Y24.A       Tilo                  0.034   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_808_o1
    SLICE_X21Y24.SR      net (fanout=2)        0.146   system/i2c_s/reset_regs_i[10][2]_AND_808_o
    SLICE_X21Y24.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (0.421ns logic, 1.181ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X21Y24.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.720ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.720ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y24.A4      net (fanout=5)        1.035   user_ip_addr<2>
    SLICE_X19Y24.AMUX    Tilo                  0.078   system/i2c_s/regs_10_2_P_2
                                                       system/i2c_s/reset_regs_i[10][2]_AND_807_o1
    SLICE_X21Y24.CLK     net (fanout=2)        0.295   system/i2c_s/reset_regs_i[10][2]_AND_807_o
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.390ns logic, 1.330ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.393ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y26.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.607ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y26.B1      net (fanout=5)        2.980   user_ip_addr<0>
    SLICE_X22Y26.BMUX    Tilo                  0.205   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.467   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (0.946ns logic, 3.447ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.674ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y26.B1      net (fanout=5)        2.980   user_ip_addr<0>
    SLICE_X22Y26.B       Tilo                  0.068   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X23Y26.CLK     Trck                  0.297   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.106ns logic, 3.220ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.838ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.838ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_811_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y26.B1      net (fanout=5)        1.289   user_ip_addr<0>
    SLICE_X22Y26.B       Tilo                  0.034   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_812_o1
    SLICE_X23Y26.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][0]_AND_812_o
    SLICE_X23Y26.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.458ns logic, 1.380ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X23Y26.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.905ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.905ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y26.B1      net (fanout=5)        1.289   user_ip_addr<0>
    SLICE_X22Y26.BMUX    Tilo                  0.079   system/i2c_s/reset_regs_i[10][0]_AND_812_o
                                                       system/i2c_s/reset_regs_i[10][0]_AND_811_o1
    SLICE_X23Y26.CLK     net (fanout=2)        0.188   system/i2c_s/reset_regs_i[10][0]_AND_811_o
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.428ns logic, 1.477ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.427ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X18Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.573ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y23.A5      net (fanout=5)        1.976   user_ip_addr<3>
    SLICE_X18Y23.A       Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X18Y22.SR      net (fanout=2)        0.369   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X18Y22.CLK     Trck                  0.254   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.082ns logic, 2.345ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X18Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.719ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y23.A5      net (fanout=5)        1.976   user_ip_addr<3>
    SLICE_X18Y23.AMUX    Tilo                  0.196   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X18Y22.CLK     net (fanout=2)        0.349   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (0.956ns logic, 2.325ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X18Y22.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.486ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.486ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_805_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y23.A5      net (fanout=5)        0.888   user_ip_addr<3>
    SLICE_X18Y23.A       Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_806_o1
    SLICE_X18Y22.SR      net (fanout=2)        0.144   system/i2c_s/reset_regs_i[10][3]_AND_806_o
    SLICE_X18Y22.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.454ns logic, 1.032ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X18Y22.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.473ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.473ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X18Y23.A5      net (fanout=5)        0.888   user_ip_addr<3>
    SLICE_X18Y23.AMUX    Tilo                  0.079   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[10][3]_AND_805_o1
    SLICE_X18Y22.CLK     net (fanout=2)        0.140   system/i2c_s/reset_regs_i[10][3]_AND_805_o
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.445ns logic, 1.028ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.663ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.337ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.663ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y22.C1      net (fanout=5)        3.239   user_ip_addr<0>
    SLICE_X22Y22.C       Tilo                  0.068   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X20Y22.SR      net (fanout=2)        0.361   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X20Y22.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.063ns logic, 3.600ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y22.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.447ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.553ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y22.C1      net (fanout=5)        3.239   user_ip_addr<0>
    SLICE_X22Y22.CMUX    Tilo                  0.198   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X20Y22.CLK     net (fanout=2)        0.375   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      4.553ns (0.939ns logic, 3.614ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y22.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.963ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.963ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_747_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y22.C1      net (fanout=5)        1.387   user_ip_addr<0>
    SLICE_X22Y22.C       Tilo                  0.034   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_748_o1
    SLICE_X20Y22.SR      net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][0]_AND_748_o
    SLICE_X20Y22.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (0.437ns logic, 1.526ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X20Y22.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.973ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.973ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X22Y22.C1      net (fanout=5)        1.387   user_ip_addr<0>
    SLICE_X22Y22.CMUX    Tilo                  0.077   system/i2c_s/regs_6_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_747_o1
    SLICE_X20Y22.CLK     net (fanout=2)        0.160   system/i2c_s/reset_regs_i[6][0]_AND_747_o
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.426ns logic, 1.547ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.535ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y26.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.465ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.535ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y26.D5      net (fanout=5)        2.164   user_ip_addr<2>
    SLICE_X16Y26.DMUX    Tilo                  0.196   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X16Y26.CLK     net (fanout=2)        0.477   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      3.535ns (0.894ns logic, 2.641ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y26.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.576ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y26.D5      net (fanout=5)        2.164   user_ip_addr<2>
    SLICE_X16Y26.D       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X16Y26.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X16Y26.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.020ns logic, 2.404ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y26.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.455ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.455ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_743_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y26.D5      net (fanout=5)        0.964   user_ip_addr<2>
    SLICE_X16Y26.D       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_744_o1
    SLICE_X16Y26.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][2]_AND_744_o
    SLICE_X16Y26.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.400ns logic, 1.055ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X16Y26.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.549ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.549ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X16Y26.D5      net (fanout=5)        0.964   user_ip_addr<2>
    SLICE_X16Y26.DMUX    Tilo                  0.081   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_743_o1
    SLICE_X16Y26.CLK     net (fanout=2)        0.192   system/i2c_s/reset_regs_i[6][2]_AND_743_o
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.393ns logic, 1.156ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.622ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X17Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.378ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X16Y23.A2      net (fanout=5)        2.144   user_ip_addr<3>
    SLICE_X16Y23.A       Tilo                  0.068   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X17Y23.SR      net (fanout=2)        0.353   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X17Y23.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.125ns logic, 2.497ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X17Y23.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.393ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.607ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X16Y23.A2      net (fanout=5)        2.144   user_ip_addr<3>
    SLICE_X16Y23.AMUX    Tilo                  0.196   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X17Y23.CLK     net (fanout=2)        0.507   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (0.956ns logic, 2.651ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X17Y23.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.549ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.549ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_741_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X16Y23.A2      net (fanout=5)        0.940   user_ip_addr<3>
    SLICE_X16Y23.A       Tilo                  0.034   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_742_o1
    SLICE_X17Y23.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[6][3]_AND_742_o
    SLICE_X17Y23.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.475ns logic, 1.074ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X17Y23.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.588ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.588ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X16Y23.A2      net (fanout=5)        0.940   user_ip_addr<3>
    SLICE_X16Y23.AMUX    Tilo                  0.075   system/i2c_s/regs_6_3_P_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_741_o1
    SLICE_X17Y23.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][3]_AND_741_o
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.441ns logic, 1.147ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.395ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X16Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.605ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y28.D5      net (fanout=5)        2.023   user_ip_addr<1>
    SLICE_X17Y28.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][1]_AND_746_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X16Y29.SR      net (fanout=2)        0.356   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X16Y29.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.016ns logic, 2.379ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X16Y29.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.733ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y28.D5      net (fanout=5)        2.023   user_ip_addr<1>
    SLICE_X17Y28.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][1]_AND_746_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X16Y29.CLK     net (fanout=2)        0.359   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.885ns logic, 2.382ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X16Y29.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.437ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.437ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_745_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y28.D5      net (fanout=5)        0.905   user_ip_addr<1>
    SLICE_X17Y28.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][1]_AND_746_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_746_o1
    SLICE_X16Y29.SR      net (fanout=2)        0.135   system/i2c_s/reset_regs_i[6][1]_AND_746_o
    SLICE_X16Y29.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.397ns logic, 1.040ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X16Y29.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.438ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.438ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X17Y28.D5      net (fanout=5)        0.905   user_ip_addr<1>
    SLICE_X17Y28.DMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][1]_AND_746_o
                                                       system/i2c_s/reset_regs_i[6][1]_AND_745_o1
    SLICE_X16Y29.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[6][1]_AND_745_o
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.387ns logic, 1.051ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.121ns|            0|            0|            0|      1394607|
| TS_clk125_2_n                 |      8.000ns|      4.121ns|      3.893ns|            0|            0|         2456|      1392117|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.238ns|          N/A|            0|            0|       137544|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     13.484ns|          N/A|            0|            0|        98312|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.573ns|          N/A|            0|            0|      1156261|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.923ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      4.923ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      3.619ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      4.022ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      3.603ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      3.630ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.173ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      3.898ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.850ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.808ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      3.544ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      3.984ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      4.393ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      3.427ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.663ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.535ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.622ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.395ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.280ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.280ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.380ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      8.333ns|      1.538ns|      4.000ns|            0|            0|            0|          338|
| TS_cdce_out0_n                |      8.333ns|      1.538ns|          N/A|            0|            0|            0|            0|
| TS_usr_i_NUM_GBT_LINK_gene1_1_|      8.333ns|      4.000ns|          N/A|            0|            0|          338|            0|
| gbtRefDesign_uut_mgt_gtxTxOutC|             |             |             |             |             |             |             |
| lk_array_from_gtx             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     25.000ns|      2.222ns|     10.813ns|            0|            0|            0|       229467|
| TS_xpoint1_clk3_n             |     25.000ns|     10.813ns|          N/A|            0|            0|       229467|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out4_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out4_p                 |      3.125ns|      2.000ns|      2.378ns|            0|            0|            0|           26|
| TS_cdce_out4_n                |      3.125ns|      2.000ns|      2.378ns|            0|            0|            0|           26|
|  TS_usr_ipcore_mmcm1_inst_clko|      3.125ns|      2.378ns|          N/A|            0|            0|           26|            0|
|  ut1_0                        |             |             |             |             |             |             |             |
| TS_usr_ipcore_mmcm1_inst_clkou|      3.125ns|      2.116ns|          N/A|            0|            0|            0|            0|
| t1                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc2_clk1_m2c_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc2_clk1_m2c_p             |      6.237ns|      3.000ns|      3.000ns|            0|            0|            0|         1801|
| TS_fmc2_clk1_m2c_n            |      6.237ns|      3.000ns|      2.927ns|            0|            0|            0|         1801|
|  TS_usr_ttcrx_i_mmcm_cdrclk_cl|      6.237ns|      2.927ns|          N/A|            0|            0|         1801|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_ttcrx_i_mmcm_cdrclk_clk|      6.237ns|      2.000ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_usr_i_NUM_GBT_LINK_gene1_1_gbtRefDesign_uut_mgt_gtxRxRecClk_array_from_gtx
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_usr_i_NUM_GBT_LINK_gene1_1_g|      4.167ns|      4.000ns|      2.774ns|            0|            0|         3130|          632|
|btRefDesign_uut_mgt_gtxRxRecClk|             |             |             |             |             |             |             |
|_array_from_gtx                |             |             |             |             |             |             |             |
| TS_usr_i_NUM_GBT_LINK_gene1_1_|     25.000ns|     16.642ns|      6.530ns|            0|            0|          628|            4|
| _gbtRefDesign_rxFrameClkPhaAl_|             |             |             |             |             |             |             |
| pll_pll_clkout0               |             |             |             |             |             |             |             |
|  TS_TO_usri_NUM_GBT_LINK_gene1|     25.000ns|      6.530ns|          N/A|            0|            0|            4|            0|
|  1gbtRefDesignerrDetmainstate_|             |             |             |             |             |             |             |
|  0_LDC                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cdce_out4_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    2.378|         |         |         |
cdce_out4_p    |    2.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cdce_out4_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cdce_out4_n    |    2.378|         |         |         |
cdce_out4_p    |    2.378|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.573|         |         |         |
clk125_2_p     |   15.573|         |         |         |
xpoint1_clk3_n |   10.527|         |         |         |
xpoint1_clk3_p |   10.527|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   15.573|         |         |         |
clk125_2_p     |   15.573|         |         |         |
xpoint1_clk3_n |   10.527|         |         |         |
xpoint1_clk3_p |   10.527|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_clk1_m2c_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fmc2_clk1_m2c_n|    2.927|         |         |         |
fmc2_clk1_m2c_p|    2.927|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fmc2_clk1_m2c_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fmc2_clk1_m2c_n|    2.927|         |         |         |
fmc2_clk1_m2c_p|    2.927|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.903|    0.903|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    0.798|    0.798|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.747|    0.747|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    0.765|    0.765|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.422|         |         |         |
xpoint1_clk1_p |    6.422|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    6.422|         |         |         |
xpoint1_clk1_p |    6.422|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.484|         |         |         |
clk125_2_p     |   13.484|         |         |         |
xpoint1_clk3_n |   10.813|         |         |         |
xpoint1_clk3_p |   10.813|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   13.484|         |         |         |
clk125_2_p     |   13.484|         |         |         |
xpoint1_clk3_n |   10.813|         |         |         |
xpoint1_clk3_p |   10.813|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 66030078791513 paths, 2 nets, and 122313 connections

Design statistics:
   Minimum period:  19.977ns{1}   (Maximum frequency:  50.058MHz)
   Maximum path delay from/to any node:  19.977ns
   Maximum net delay:   1.720ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 04 10:26:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1180 MB



