#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5622c7391dd0 .scope module, "sm_testbench" "sm_testbench" 2 19;
 .timescale -9 -10;
P_0x5622c7383600 .param/l "Tt" 0 2 22, +C4<00000000000000000000000000010100>;
v0x5622c73c7c40_0 .var *"_s6", 0 0; Local signal
v0x5622c73c7d40_0 .var "clk", 0 0;
v0x5622c73c7e00_0 .net "cpuClk", 0 0, L_0x5622c73346f0;  1 drivers
v0x5622c73c7ea0_0 .var/i "cycle", 31 0;
v0x5622c73c7f40_0 .var "rst_n", 0 0;
S_0x5622c7382960 .scope task, "disasmInstr" "disasmInstr" 2 67, 2 67 0, S_0x5622c7391dd0;
 .timescale -9 -10;
v0x5622c738d550_0 .var "cmdF3", 2 0;
v0x5622c7393050_0 .var "cmdF7", 6 0;
v0x5622c7394ca0_0 .var "cmdOp", 6 0;
v0x5622c7384d90_0 .var/s "immB", 31 0;
v0x5622c7385e30_0 .var "immI", 31 0;
v0x5622c737dfb0_0 .var "immU", 31 0;
v0x5622c737da30_0 .var "rd", 4 0;
v0x5622c73b5650_0 .var "rs1", 4 0;
v0x5622c73b5730_0 .var "rs2", 4 0;
TD_sm_testbench.disasmInstr ;
    %load/vec4 v0x5622c73c5590_0;
    %store/vec4 v0x5622c7394ca0_0, 0, 7;
    %load/vec4 v0x5622c73c6600_0;
    %store/vec4 v0x5622c737da30_0, 0, 5;
    %load/vec4 v0x5622c73c5400_0;
    %store/vec4 v0x5622c738d550_0, 0, 3;
    %load/vec4 v0x5622c73c6c20_0;
    %store/vec4 v0x5622c73b5650_0, 0, 5;
    %load/vec4 v0x5622c73c6d30_0;
    %store/vec4 v0x5622c73b5730_0, 0, 5;
    %load/vec4 v0x5622c73c54a0_0;
    %store/vec4 v0x5622c7393050_0, 0, 7;
    %load/vec4 v0x5622c73c59b0_0;
    %store/vec4 v0x5622c7385e30_0, 0, 32;
    %load/vec4 v0x5622c73c5910_0;
    %store/vec4 v0x5622c7384d90_0, 0, 32;
    %load/vec4 v0x5622c73c5a50_0;
    %store/vec4 v0x5622c737dfb0_0, 0, 32;
    %vpi_call 2 90 "$write", "   " {0 0 0};
    %load/vec4 v0x5622c7393050_0;
    %load/vec4 v0x5622c738d550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5622c7394ca0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 51, 0, 17;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 819, 0, 17;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 691, 0, 17;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 435, 0, 17;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 32819, 0, 17;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 19, 130048, 17;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 55, 130944, 17;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 99, 130048, 17;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 227, 130048, 17;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %dup/vec4;
    %pushi/vec4 291, 130048, 17;
    %cmp/z;
    %jmp/1 T_0.10, 4;
    %dup/vec4;
    %pushi/vec4 259, 130048, 17;
    %cmp/z;
    %jmp/1 T_0.11, 4;
    %vpi_call 2 92 "$write", "new/unknown" {0 0 0};
    %jmp T_0.12;
T_0.1 ;
    %vpi_call 2 93 "$write", "add   $%1d, $%1d, $%1d", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c73b5730_0 {0 0 0};
    %jmp T_0.12;
T_0.2 ;
    %vpi_call 2 94 "$write", "or    $%1d, $%1d, $%1d", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c73b5730_0 {0 0 0};
    %jmp T_0.12;
T_0.3 ;
    %vpi_call 2 95 "$write", "srl   $%1d, $%1d, $%1d", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c73b5730_0 {0 0 0};
    %jmp T_0.12;
T_0.4 ;
    %vpi_call 2 96 "$write", "sltu  $%1d, $%1d, $%1d", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c73b5730_0 {0 0 0};
    %jmp T_0.12;
T_0.5 ;
    %vpi_call 2 97 "$write", "sub   $%1d, $%1d, $%1d", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c73b5730_0 {0 0 0};
    %jmp T_0.12;
T_0.6 ;
    %vpi_call 2 99 "$write", "addi  $%1d, $%1d, 0x%8h", v0x5622c737da30_0, v0x5622c73b5650_0, v0x5622c7385e30_0 {0 0 0};
    %jmp T_0.12;
T_0.7 ;
    %vpi_call 2 100 "$write", "lui   $%1d, 0x%8h", v0x5622c737da30_0, v0x5622c737dfb0_0 {0 0 0};
    %jmp T_0.12;
T_0.8 ;
    %vpi_call 2 102 "$write", "beq   $%1d, $%1d, 0x%8h (%1d)", v0x5622c73b5650_0, v0x5622c73b5730_0, v0x5622c7384d90_0, v0x5622c7384d90_0 {0 0 0};
    %jmp T_0.12;
T_0.9 ;
    %vpi_call 2 103 "$write", "bne   $%1d, $%1d, 0x%8h (%1d)", v0x5622c73b5650_0, v0x5622c73b5730_0, v0x5622c7384d90_0, v0x5622c7384d90_0 {0 0 0};
    %jmp T_0.12;
T_0.10 ;
    %vpi_call 2 105 "$write", "lru.push($%1d)", v0x5622c73b5650_0 {0 0 0};
    %jmp T_0.12;
T_0.11 ;
    %vpi_call 2 106 "$write", "$%1d = lru.pop($%1d)", v0x5622c737da30_0, v0x5622c73b5650_0 {0 0 0};
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0x5622c73b5810 .scope generate, "genblk1[0]" "genblk1[0]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b59d0 .param/l "k" 0 2 50, +C4<00>;
S_0x5622c73b5a90 .scope generate, "genblk1[1]" "genblk1[1]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b5c60 .param/l "k" 0 2 50, +C4<01>;
S_0x5622c73b5d20 .scope generate, "genblk1[2]" "genblk1[2]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b5ef0 .param/l "k" 0 2 50, +C4<010>;
S_0x5622c73b5fd0 .scope generate, "genblk1[3]" "genblk1[3]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b61f0 .param/l "k" 0 2 50, +C4<011>;
S_0x5622c73b62d0 .scope generate, "genblk1[4]" "genblk1[4]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b64a0 .param/l "k" 0 2 50, +C4<0100>;
S_0x5622c73b6580 .scope generate, "genblk1[5]" "genblk1[5]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b6750 .param/l "k" 0 2 50, +C4<0101>;
S_0x5622c73b6830 .scope generate, "genblk1[6]" "genblk1[6]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b6a00 .param/l "k" 0 2 50, +C4<0110>;
S_0x5622c73b6ae0 .scope generate, "genblk1[7]" "genblk1[7]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b61a0 .param/l "k" 0 2 50, +C4<0111>;
S_0x5622c73b6dd0 .scope generate, "genblk1[8]" "genblk1[8]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b6fa0 .param/l "k" 0 2 50, +C4<01000>;
S_0x5622c73b7080 .scope generate, "genblk1[9]" "genblk1[9]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b7250 .param/l "k" 0 2 50, +C4<01001>;
S_0x5622c73b7330 .scope generate, "genblk1[10]" "genblk1[10]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b7500 .param/l "k" 0 2 50, +C4<01010>;
S_0x5622c73b75e0 .scope generate, "genblk1[11]" "genblk1[11]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b77b0 .param/l "k" 0 2 50, +C4<01011>;
S_0x5622c73b7890 .scope generate, "genblk1[12]" "genblk1[12]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b7a60 .param/l "k" 0 2 50, +C4<01100>;
S_0x5622c73b7b40 .scope generate, "genblk1[13]" "genblk1[13]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b7d10 .param/l "k" 0 2 50, +C4<01101>;
S_0x5622c73b7df0 .scope generate, "genblk1[14]" "genblk1[14]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b7fc0 .param/l "k" 0 2 50, +C4<01110>;
S_0x5622c73b80a0 .scope generate, "genblk1[15]" "genblk1[15]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b8270 .param/l "k" 0 2 50, +C4<01111>;
S_0x5622c73b8350 .scope generate, "genblk1[16]" "genblk1[16]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b8520 .param/l "k" 0 2 50, +C4<010000>;
S_0x5622c73b8600 .scope generate, "genblk1[17]" "genblk1[17]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b87d0 .param/l "k" 0 2 50, +C4<010001>;
S_0x5622c73b88b0 .scope generate, "genblk1[18]" "genblk1[18]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b8a80 .param/l "k" 0 2 50, +C4<010010>;
S_0x5622c73b8b60 .scope generate, "genblk1[19]" "genblk1[19]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b8d30 .param/l "k" 0 2 50, +C4<010011>;
S_0x5622c73b8e10 .scope generate, "genblk1[20]" "genblk1[20]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b8fe0 .param/l "k" 0 2 50, +C4<010100>;
S_0x5622c73b90c0 .scope generate, "genblk1[21]" "genblk1[21]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b9290 .param/l "k" 0 2 50, +C4<010101>;
S_0x5622c73b9370 .scope generate, "genblk1[22]" "genblk1[22]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b9540 .param/l "k" 0 2 50, +C4<010110>;
S_0x5622c73b9620 .scope generate, "genblk1[23]" "genblk1[23]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b97f0 .param/l "k" 0 2 50, +C4<010111>;
S_0x5622c73b98d0 .scope generate, "genblk1[24]" "genblk1[24]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b9aa0 .param/l "k" 0 2 50, +C4<011000>;
S_0x5622c73b9b80 .scope generate, "genblk1[25]" "genblk1[25]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73b9d50 .param/l "k" 0 2 50, +C4<011001>;
S_0x5622c73b9e30 .scope generate, "genblk1[26]" "genblk1[26]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73ba000 .param/l "k" 0 2 50, +C4<011010>;
S_0x5622c73ba0e0 .scope generate, "genblk1[27]" "genblk1[27]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73ba2b0 .param/l "k" 0 2 50, +C4<011011>;
S_0x5622c73ba390 .scope generate, "genblk1[28]" "genblk1[28]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73ba560 .param/l "k" 0 2 50, +C4<011100>;
S_0x5622c73ba640 .scope generate, "genblk1[29]" "genblk1[29]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73ba810 .param/l "k" 0 2 50, +C4<011101>;
S_0x5622c73ba8f0 .scope generate, "genblk1[30]" "genblk1[30]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73baac0 .param/l "k" 0 2 50, +C4<011110>;
S_0x5622c73baba0 .scope generate, "genblk1[31]" "genblk1[31]" 2 50, 2 50 0, S_0x5622c7391dd0;
 .timescale -9 -10;
P_0x5622c73baf80 .param/l "k" 0 2 50, +C4<011111>;
S_0x5622c73bb060 .scope module, "sm_top" "sm_top" 2 31, 3 12 0, S_0x5622c7391dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkIn"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 4 "clkDivide"
    .port_info 3 /INPUT 1 "clkEnable"
    .port_info 4 /OUTPUT 1 "clk"
    .port_info 5 /INPUT 5 "regAddr"
    .port_info 6 /OUTPUT 32 "regData"
v0x5622c73c71a0_0 .net "addr", 4 0, v0x5622c73bc620_0;  1 drivers
v0x5622c73c7280_0 .net "clk", 0 0, L_0x5622c73346f0;  alias, 1 drivers
L_0x7fb6b42255b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c7340_0 .net "clkDivide", 3 0, L_0x7fb6b42255b8;  1 drivers
L_0x7fb6b4225600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5622c73c7410_0 .net "clkEnable", 0 0, L_0x7fb6b4225600;  1 drivers
v0x5622c73c74e0_0 .net "clkIn", 0 0, v0x5622c73c7d40_0;  1 drivers
v0x5622c73c75d0_0 .net "divide", 3 0, v0x5622c73bb880_0;  1 drivers
v0x5622c73c76c0_0 .net "enable", 0 0, v0x5622c73bbf10_0;  1 drivers
v0x5622c73c7760_0 .net "imAddr", 31 0, L_0x5622c73d8880;  1 drivers
v0x5622c73c7850_0 .net "imData", 31 0, L_0x5622c730a870;  1 drivers
L_0x7fb6b4225648 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c78f0_0 .net "regAddr", 4 0, L_0x7fb6b4225648;  1 drivers
v0x5622c73c79b0_0 .net "regData", 31 0, L_0x5622c73da600;  1 drivers
v0x5622c73c7a50_0 .net "rst_n", 0 0, v0x5622c73c7f40_0;  1 drivers
S_0x5622c73bb2e0 .scope module, "f0" "sm_debouncer" 3 27, 3 60 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /OUTPUT 4 "q"
P_0x5622c73bb4b0 .param/l "SIZE" 0 3 62, +C4<00000000000000000000000000000100>;
v0x5622c73bb600_0 .net "clk", 0 0, v0x5622c73c7d40_0;  alias, 1 drivers
v0x5622c73bb6e0_0 .net "d", 3 0, L_0x7fb6b42255b8;  alias, 1 drivers
v0x5622c73bb7c0_0 .var "data", 3 0;
v0x5622c73bb880_0 .var "q", 3 0;
E_0x5622c7308b00 .event posedge, v0x5622c73bb600_0;
S_0x5622c73bb9e0 .scope module, "f1" "sm_debouncer" 3 28, 3 60 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /OUTPUT 1 "q"
P_0x5622c73bbbb0 .param/l "SIZE" 0 3 62, +C4<00000000000000000000000000000001>;
v0x5622c73bbca0_0 .net "clk", 0 0, v0x5622c73c7d40_0;  alias, 1 drivers
v0x5622c73bbd60_0 .net "d", 0 0, L_0x7fb6b4225600;  alias, 1 drivers
v0x5622c73bbe20_0 .var "data", 0 0;
v0x5622c73bbf10_0 .var "q", 0 0;
S_0x5622c73bc070 .scope module, "f2" "sm_debouncer" 3 29, 3 60 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "d"
    .port_info 2 /OUTPUT 5 "q"
P_0x5622c73bc270 .param/l "SIZE" 0 3 62, +C4<00000000000000000000000000000101>;
v0x5622c73bc390_0 .net "clk", 0 0, v0x5622c73c7d40_0;  alias, 1 drivers
v0x5622c73bc480_0 .net "d", 4 0, L_0x7fb6b4225648;  alias, 1 drivers
v0x5622c73bc560_0 .var "data", 4 0;
v0x5622c73bc620_0 .var "q", 4 0;
S_0x5622c73bc780 .scope module, "reset_rom" "sm_rom" 3 45, 4 11 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
P_0x5622c73bc950 .param/l "SIZE" 0 4 13, +C4<00000000000000000000000001000000>;
L_0x5622c730a870 .functor BUFZ 32, L_0x5622c73d81e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5622c73bca20_0 .net *"_s0", 31 0, L_0x5622c73d81e0;  1 drivers
v0x5622c73bcb20_0 .net "a", 31 0, L_0x5622c73d8880;  alias, 1 drivers
v0x5622c73bcc00_0 .net "rd", 31 0, L_0x5622c730a870;  alias, 1 drivers
v0x5622c73bccf0 .array "rom", 0 63, 31 0;
L_0x5622c73d81e0 .array/port v0x5622c73bccf0, L_0x5622c73d8880;
S_0x5622c73bce10 .scope module, "sm_clk_divider" "sm_clk_divider" 3 33, 3 79 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkIn"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 4 "divide"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 1 "clkOut"
P_0x5622c73b6cb0 .param/l "bypass" 0 3 82, +C4<00000000000000000000000000000001>;
P_0x5622c73b6cf0 .param/l "shift" 0 3 81, +C4<00000000000000000000000000010000>;
L_0x5622c73346f0 .functor BUFZ 1, v0x5622c73c7d40_0, C4<0>, C4<0>, C4<0>;
L_0x7fb6b4225018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5622c73bd9f0_0 .net/2u *"_s0", 31 0, L_0x7fb6b4225018;  1 drivers
v0x5622c73bdaf0_0 .net "clkIn", 0 0, v0x5622c73c7d40_0;  alias, 1 drivers
v0x5622c73bdbb0_0 .net "clkOut", 0 0, L_0x5622c73346f0;  alias, 1 drivers
v0x5622c73bdc50_0 .net "cntr", 31 0, v0x5622c73bd6a0_0;  1 drivers
v0x5622c73bdd20_0 .net "cntrNext", 31 0, L_0x5622c73d7ff0;  1 drivers
v0x5622c73bddc0_0 .net "divide", 3 0, v0x5622c73bb880_0;  alias, 1 drivers
v0x5622c73bde90_0 .net "enable", 0 0, v0x5622c73bbf10_0;  alias, 1 drivers
v0x5622c73bdf80_0 .net "rst_n", 0 0, v0x5622c73c7f40_0;  alias, 1 drivers
L_0x5622c73d7ff0 .arith/sum 32, v0x5622c73bd6a0_0, L_0x7fb6b4225018;
S_0x5622c73bd240 .scope module, "r_cntr" "sm_register_we" 3 93, 5 26 0, S_0x5622c73bce10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 32 "d"
    .port_info 4 /OUTPUT 32 "q"
v0x5622c73bd500_0 .net "clk", 0 0, v0x5622c73c7d40_0;  alias, 1 drivers
v0x5622c73bd5c0_0 .net "d", 31 0, L_0x5622c73d7ff0;  alias, 1 drivers
v0x5622c73bd6a0_0 .var "q", 31 0;
v0x5622c73bd790_0 .net "rst", 0 0, v0x5622c73c7f40_0;  alias, 1 drivers
v0x5622c73bd850_0 .net "we", 0 0, v0x5622c73bbf10_0;  alias, 1 drivers
E_0x5622c7308f70/0 .event negedge, v0x5622c73bd790_0;
E_0x5622c7308f70/1 .event posedge, v0x5622c73bb600_0;
E_0x5622c7308f70 .event/or E_0x5622c7308f70/0, E_0x5622c7308f70/1;
S_0x5622c73be0b0 .scope module, "sm_cpu" "sr_cpu" 3 47, 6 13 0, S_0x5622c73bb060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 5 "regAddr"
    .port_info 3 /OUTPUT 32 "regData"
    .port_info 4 /OUTPUT 32 "imAddr"
    .port_info 5 /INPUT 32 "imData"
L_0x5622c730a980 .functor BUFZ 32, L_0x5622c730a870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5622c730a760 .functor NOT 1, v0x5622c73c7f40_0, C4<0>, C4<0>, C4<0>;
v0x5622c73c4740_0 .net *"_s10", 29 0, L_0x5622c73d8720;  1 drivers
L_0x7fb6b42250a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5622c73c4840_0 .net *"_s12", 1 0, L_0x7fb6b42250a8;  1 drivers
v0x5622c73c4920_0 .net *"_s16", 31 0, L_0x5622c73da280;  1 drivers
L_0x7fb6b4225450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c4a10_0 .net *"_s19", 26 0, L_0x7fb6b4225450;  1 drivers
L_0x7fb6b4225060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5622c73c4af0_0 .net/2u *"_s2", 31 0, L_0x7fb6b4225060;  1 drivers
L_0x7fb6b4225498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c4bd0_0 .net/2u *"_s20", 31 0, L_0x7fb6b4225498;  1 drivers
v0x5622c73c4cb0_0 .net *"_s22", 0 0, L_0x5622c73da4c0;  1 drivers
v0x5622c73c4d70_0 .net *"_s28", 31 0, L_0x5622c73daa60;  1 drivers
L_0x7fb6b4225528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c4e50_0 .net *"_s31", 15 0, L_0x7fb6b4225528;  1 drivers
v0x5622c73c4fc0_0 .net "aluControl", 2 0, v0x5622c73c3be0_0;  1 drivers
v0x5622c73c5080_0 .net "aluResult", 31 0, v0x5622c73be7b0_0;  1 drivers
v0x5622c73c5140_0 .net "aluSrc", 0 0, v0x5622c73c3cd0_0;  1 drivers
v0x5622c73c51e0_0 .net "aluZero", 0 0, L_0x5622c73da920;  1 drivers
v0x5622c73c52d0_0 .net "clk", 0 0, L_0x5622c73346f0;  alias, 1 drivers
v0x5622c73c5400_0 .net "cmdF3", 2 0, L_0x5622c73d8c60;  1 drivers
v0x5622c73c54a0_0 .net "cmdF7", 6 0, L_0x5622c73d8e70;  1 drivers
v0x5622c73c5590_0 .net "cmdOp", 6 0, L_0x5622c73d8a90;  1 drivers
v0x5622c73c57b0_0 .net "imAddr", 31 0, L_0x5622c73d8880;  alias, 1 drivers
v0x5622c73c5870_0 .net "imData", 31 0, L_0x5622c730a870;  alias, 1 drivers
v0x5622c73c5910_0 .net "immB", 31 0, v0x5622c73bf200_0;  1 drivers
v0x5622c73c59b0_0 .net "immI", 31 0, v0x5622c73bf2e0_0;  1 drivers
v0x5622c73c5a50_0 .net "immU", 31 0, v0x5622c73bf410_0;  1 drivers
v0x5622c73c5b20_0 .net "instr", 31 0, L_0x5622c730a980;  1 drivers
v0x5622c73c5bf0_0 .net "lruOut", 15 0, L_0x5622c73d9dd0;  1 drivers
v0x5622c73c5cc0_0 .net "lruSW", 3 0, L_0x5622c73daf40;  1 drivers
v0x5622c73c5d90_0 .net "lruSrc", 0 0, v0x5622c73c4240_0;  1 drivers
v0x5622c73c5e60_0 .net "lruValidData", 0 0, v0x5622c73c4300_0;  1 drivers
v0x5622c73c5f50_0 .net "mux_lru_alu", 31 0, L_0x5622c73dabb0;  1 drivers
v0x5622c73c5ff0_0 .net "pc", 31 0, v0x5622c73c1270_0;  1 drivers
v0x5622c73c60b0_0 .net "pcBranch", 31 0, L_0x5622c73d8310;  1 drivers
v0x5622c73c6170_0 .net "pcNext", 31 0, L_0x5622c73d8540;  1 drivers
v0x5622c73c6260_0 .net "pcPlus4", 31 0, L_0x5622c73d8450;  1 drivers
v0x5622c73c6320_0 .net "pcSrc", 0 0, L_0x5622c730aa90;  1 drivers
v0x5622c73c6600_0 .net "rd", 4 0, L_0x5622c73d8b30;  1 drivers
v0x5622c73c66f0_0 .net "rd0", 31 0, L_0x5622c73d92c0;  1 drivers
v0x5622c73c67b0_0 .net "rd1", 31 0, L_0x5622c73d99c0;  1 drivers
v0x5622c73c68a0_0 .net "rd2", 31 0, L_0x5622c73da0a0;  1 drivers
v0x5622c73c6960_0 .net "regAddr", 4 0, v0x5622c73bc620_0;  alias, 1 drivers
v0x5622c73c6a50_0 .net "regData", 31 0, L_0x5622c73da600;  alias, 1 drivers
v0x5622c73c6b30_0 .net "regWrite", 0 0, v0x5622c73c4470_0;  1 drivers
v0x5622c73c6c20_0 .net "rs1", 4 0, L_0x5622c73d8d00;  1 drivers
v0x5622c73c6d30_0 .net "rs2", 4 0, L_0x5622c73d8dd0;  1 drivers
v0x5622c73c6e40_0 .net "rst_n", 0 0, v0x5622c73c7f40_0;  alias, 1 drivers
v0x5622c73c6ee0_0 .net "srcB", 31 0, L_0x5622c73da790;  1 drivers
v0x5622c73c6fa0_0 .net "wd3", 31 0, L_0x5622c73dacf0;  1 drivers
v0x5622c73c7040_0 .net "wdSrc", 0 0, v0x5622c73c4540_0;  1 drivers
L_0x5622c73d8310 .arith/sum 32, v0x5622c73c1270_0, v0x5622c73bf200_0;
L_0x5622c73d8450 .arith/sum 32, v0x5622c73c1270_0, L_0x7fb6b4225060;
L_0x5622c73d8540 .functor MUXZ 32, L_0x5622c73d8450, L_0x5622c73d8310, L_0x5622c730aa90, C4<>;
L_0x5622c73d8720 .part v0x5622c73c1270_0, 2, 30;
L_0x5622c73d8880 .concat [ 30 2 0 0], L_0x5622c73d8720, L_0x7fb6b42250a8;
L_0x5622c73da280 .concat [ 5 27 0 0], v0x5622c73bc620_0, L_0x7fb6b4225450;
L_0x5622c73da4c0 .cmp/ne 32, L_0x5622c73da280, L_0x7fb6b4225498;
L_0x5622c73da600 .functor MUXZ 32, v0x5622c73c1270_0, L_0x5622c73d92c0, L_0x5622c73da4c0, C4<>;
L_0x5622c73da790 .functor MUXZ 32, L_0x5622c73da0a0, v0x5622c73bf2e0_0, v0x5622c73c3cd0_0, C4<>;
L_0x5622c73daa60 .concat [ 16 16 0 0], L_0x5622c73d9dd0, L_0x7fb6b4225528;
L_0x5622c73dabb0 .functor MUXZ 32, v0x5622c73be7b0_0, L_0x5622c73daa60, v0x5622c73c4240_0, C4<>;
L_0x5622c73dacf0 .functor MUXZ 32, L_0x5622c73dabb0, v0x5622c73bf410_0, v0x5622c73c4540_0, C4<>;
L_0x5622c73daf40 .part L_0x5622c73d99c0, 0, 4;
L_0x5622c73db210 .part L_0x5622c73d99c0, 0, 16;
S_0x5622c73be320 .scope module, "alu" "sr_alu" 6 95, 6 226 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA"
    .port_info 1 /INPUT 32 "srcB"
    .port_info 2 /INPUT 3 "oper"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "result"
L_0x7fb6b42254e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73be5d0_0 .net/2u *"_s0", 31 0, L_0x7fb6b42254e0;  1 drivers
v0x5622c73be6d0_0 .net "oper", 2 0, v0x5622c73c3be0_0;  alias, 1 drivers
v0x5622c73be7b0_0 .var "result", 31 0;
v0x5622c73be8a0_0 .net "srcA", 31 0, L_0x5622c73d99c0;  alias, 1 drivers
v0x5622c73be980_0 .net "srcB", 31 0, L_0x5622c73da790;  alias, 1 drivers
v0x5622c73beab0_0 .net "zero", 0 0, L_0x5622c73da920;  alias, 1 drivers
E_0x5622c739eeb0 .event edge, v0x5622c73be6d0_0, v0x5622c73be8a0_0, v0x5622c73be980_0;
L_0x5622c73da920 .cmp/eq 32, v0x5622c73be7b0_0, L_0x7fb6b42254e0;
S_0x5622c73bec10 .scope module, "id" "sr_decode" 6 55, 6 136 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "cmdOp"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 3 "cmdF3"
    .port_info 4 /OUTPUT 5 "rs1"
    .port_info 5 /OUTPUT 5 "rs2"
    .port_info 6 /OUTPUT 7 "cmdF7"
    .port_info 7 /OUTPUT 32 "immI"
    .port_info 8 /OUTPUT 32 "immB"
    .port_info 9 /OUTPUT 32 "immU"
v0x5622c73bef60_0 .net "cmdF3", 2 0, L_0x5622c73d8c60;  alias, 1 drivers
v0x5622c73bf060_0 .net "cmdF7", 6 0, L_0x5622c73d8e70;  alias, 1 drivers
v0x5622c73bf140_0 .net "cmdOp", 6 0, L_0x5622c73d8a90;  alias, 1 drivers
v0x5622c73bf200_0 .var "immB", 31 0;
v0x5622c73bf2e0_0 .var "immI", 31 0;
v0x5622c73bf410_0 .var "immU", 31 0;
v0x5622c73bf4f0_0 .net "instr", 31 0, L_0x5622c730a980;  alias, 1 drivers
v0x5622c73bf5d0_0 .net "rd", 4 0, L_0x5622c73d8b30;  alias, 1 drivers
v0x5622c73bf6b0_0 .net "rs1", 4 0, L_0x5622c73d8d00;  alias, 1 drivers
v0x5622c73bf820_0 .net "rs2", 4 0, L_0x5622c73d8dd0;  alias, 1 drivers
E_0x5622c73bef00 .event edge, v0x5622c73bf4f0_0;
L_0x5622c73d8a90 .part L_0x5622c730a980, 0, 7;
L_0x5622c73d8b30 .part L_0x5622c730a980, 7, 5;
L_0x5622c73d8c60 .part L_0x5622c730a980, 12, 3;
L_0x5622c73d8d00 .part L_0x5622c730a980, 15, 5;
L_0x5622c73d8dd0 .part L_0x5622c730a980, 20, 5;
L_0x5622c73d8e70 .part L_0x5622c730a980, 25, 7;
S_0x5622c73bfa40 .scope module, "lru" "lru_buffer_one_tact" 6 110, 7 3 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "valid_data"
    .port_info 3 /INPUT 16 "data"
    .port_info 4 /INPUT 4 "sw"
    .port_info 5 /OUTPUT 16 "out"
L_0x5622c73d9dd0 .functor BUFZ 16, L_0x5622c73db030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5622c73bfde0_0 .net *"_s0", 15 0, L_0x5622c73db030;  1 drivers
v0x5622c73bfee0_0 .net *"_s2", 4 0, L_0x5622c73db0d0;  1 drivers
L_0x7fb6b4225570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5622c73bffc0_0 .net *"_s5", 0 0, L_0x7fb6b4225570;  1 drivers
v0x5622c73c00b0 .array "ages", 0 7, 3 0;
v0x5622c73c02c0 .array "buff_mem", 0 7, 15 0;
v0x5622c73c0520_0 .net "clk", 0 0, L_0x5622c73346f0;  alias, 1 drivers
v0x5622c73c05c0_0 .net "data", 15 0, L_0x5622c73db210;  1 drivers
v0x5622c73c0680_0 .var "hit", 0 0;
v0x5622c73c0740_0 .var "hitIndex", 3 0;
v0x5622c73c08b0_0 .var/i "i", 31 0;
v0x5622c73c0990_0 .net "out", 15 0, L_0x5622c73d9dd0;  alias, 1 drivers
v0x5622c73c0a70_0 .net "rst", 0 0, L_0x5622c730a760;  1 drivers
v0x5622c73c0b30_0 .net "sw", 3 0, L_0x5622c73daf40;  alias, 1 drivers
v0x5622c73c0c10_0 .net "valid_data", 0 0, v0x5622c73c4300_0;  alias, 1 drivers
v0x5622c73c0cd0_0 .var "valid_data_latched", 0 0;
v0x5622c73c02c0_0 .array/port v0x5622c73c02c0, 0;
v0x5622c73c02c0_1 .array/port v0x5622c73c02c0, 1;
v0x5622c73c02c0_2 .array/port v0x5622c73c02c0, 2;
E_0x5622c73bfca0/0 .event edge, v0x5622c73c08b0_0, v0x5622c73c02c0_0, v0x5622c73c02c0_1, v0x5622c73c02c0_2;
v0x5622c73c02c0_3 .array/port v0x5622c73c02c0, 3;
v0x5622c73c02c0_4 .array/port v0x5622c73c02c0, 4;
v0x5622c73c02c0_5 .array/port v0x5622c73c02c0, 5;
v0x5622c73c02c0_6 .array/port v0x5622c73c02c0, 6;
E_0x5622c73bfca0/1 .event edge, v0x5622c73c02c0_3, v0x5622c73c02c0_4, v0x5622c73c02c0_5, v0x5622c73c02c0_6;
v0x5622c73c02c0_7 .array/port v0x5622c73c02c0, 7;
v0x5622c73c00b0_0 .array/port v0x5622c73c00b0, 0;
E_0x5622c73bfca0/2 .event edge, v0x5622c73c02c0_7, v0x5622c73c05c0_0, v0x5622c73c0680_0, v0x5622c73c00b0_0;
v0x5622c73c00b0_1 .array/port v0x5622c73c00b0, 1;
v0x5622c73c00b0_2 .array/port v0x5622c73c00b0, 2;
v0x5622c73c00b0_3 .array/port v0x5622c73c00b0, 3;
v0x5622c73c00b0_4 .array/port v0x5622c73c00b0, 4;
E_0x5622c73bfca0/3 .event edge, v0x5622c73c00b0_1, v0x5622c73c00b0_2, v0x5622c73c00b0_3, v0x5622c73c00b0_4;
v0x5622c73c00b0_5 .array/port v0x5622c73c00b0, 5;
v0x5622c73c00b0_6 .array/port v0x5622c73c00b0, 6;
v0x5622c73c00b0_7 .array/port v0x5622c73c00b0, 7;
E_0x5622c73bfca0/4 .event edge, v0x5622c73c00b0_5, v0x5622c73c00b0_6, v0x5622c73c00b0_7;
E_0x5622c73bfca0 .event/or E_0x5622c73bfca0/0, E_0x5622c73bfca0/1, E_0x5622c73bfca0/2, E_0x5622c73bfca0/3, E_0x5622c73bfca0/4;
E_0x5622c73bfd80 .event posedge, v0x5622c73bdbb0_0;
L_0x5622c73db030 .array/port v0x5622c73c02c0, L_0x5622c73db0d0;
L_0x5622c73db0d0 .concat [ 4 1 0 0], L_0x5622c73daf40, L_0x7fb6b4225570;
S_0x5622c73c0e90 .scope module, "r_pc" "sm_register" 6 48, 5 11 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
v0x5622c73c1080_0 .net "clk", 0 0, L_0x5622c73346f0;  alias, 1 drivers
v0x5622c73c1190_0 .net "d", 31 0, L_0x5622c73d8540;  alias, 1 drivers
v0x5622c73c1270_0 .var "q", 31 0;
v0x5622c73c1330_0 .net "rst", 0 0, v0x5622c73c7f40_0;  alias, 1 drivers
E_0x5622c73bfbc0/0 .event negedge, v0x5622c73bd790_0;
E_0x5622c73bfbc0/1 .event posedge, v0x5622c73bdbb0_0;
E_0x5622c73bfbc0 .event/or E_0x5622c73bfbc0/0, E_0x5622c73bfbc0/1;
S_0x5622c73c14a0 .scope module, "rf" "sm_register_file" 6 74, 6 248 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "a0"
    .port_info 2 /INPUT 5 "a1"
    .port_info 3 /INPUT 5 "a2"
    .port_info 4 /INPUT 5 "a3"
    .port_info 5 /OUTPUT 32 "rd0"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
    .port_info 8 /INPUT 32 "wd3"
    .port_info 9 /INPUT 1 "we3"
v0x5622c73c17c0_0 .net *"_s0", 31 0, L_0x5622c73d8f50;  1 drivers
v0x5622c73c18c0_0 .net *"_s10", 6 0, L_0x5622c73d9180;  1 drivers
L_0x7fb6b4225180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5622c73c19a0_0 .net *"_s13", 1 0, L_0x7fb6b4225180;  1 drivers
L_0x7fb6b42251c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c1a60_0 .net/2u *"_s14", 31 0, L_0x7fb6b42251c8;  1 drivers
v0x5622c73c1b40_0 .net *"_s18", 31 0, L_0x5622c73d94a0;  1 drivers
L_0x7fb6b4225210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c1c70_0 .net *"_s21", 26 0, L_0x7fb6b4225210;  1 drivers
L_0x7fb6b4225258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c1d50_0 .net/2u *"_s22", 31 0, L_0x7fb6b4225258;  1 drivers
v0x5622c73c1e30_0 .net *"_s24", 0 0, L_0x5622c73d96a0;  1 drivers
v0x5622c73c1ef0_0 .net *"_s26", 31 0, L_0x5622c73d9790;  1 drivers
v0x5622c73c2060_0 .net *"_s28", 6 0, L_0x5622c73d9880;  1 drivers
L_0x7fb6b42250f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c2140_0 .net *"_s3", 26 0, L_0x7fb6b42250f0;  1 drivers
L_0x7fb6b42252a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5622c73c2220_0 .net *"_s31", 1 0, L_0x7fb6b42252a0;  1 drivers
L_0x7fb6b42252e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c2300_0 .net/2u *"_s32", 31 0, L_0x7fb6b42252e8;  1 drivers
v0x5622c73c23e0_0 .net *"_s36", 31 0, L_0x5622c73d9b60;  1 drivers
L_0x7fb6b4225330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c24c0_0 .net *"_s39", 26 0, L_0x7fb6b4225330;  1 drivers
L_0x7fb6b4225138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c25a0_0 .net/2u *"_s4", 31 0, L_0x7fb6b4225138;  1 drivers
L_0x7fb6b4225378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c2680_0 .net/2u *"_s40", 31 0, L_0x7fb6b4225378;  1 drivers
v0x5622c73c2760_0 .net *"_s42", 0 0, L_0x5622c73d9c90;  1 drivers
v0x5622c73c2820_0 .net *"_s44", 31 0, L_0x5622c73d9e40;  1 drivers
v0x5622c73c2900_0 .net *"_s46", 6 0, L_0x5622c73d9ee0;  1 drivers
L_0x7fb6b42253c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5622c73c29e0_0 .net *"_s49", 1 0, L_0x7fb6b42253c0;  1 drivers
L_0x7fb6b4225408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5622c73c2ac0_0 .net/2u *"_s50", 31 0, L_0x7fb6b4225408;  1 drivers
v0x5622c73c2ba0_0 .net *"_s6", 0 0, L_0x5622c73d8ff0;  1 drivers
v0x5622c73c2c60_0 .net *"_s8", 31 0, L_0x5622c73d90e0;  1 drivers
v0x5622c73c2d40_0 .net "a0", 4 0, v0x5622c73bc620_0;  alias, 1 drivers
v0x5622c73c2e00_0 .net "a1", 4 0, L_0x5622c73d8d00;  alias, 1 drivers
v0x5622c73c2ea0_0 .net "a2", 4 0, L_0x5622c73d8dd0;  alias, 1 drivers
v0x5622c73c2f70_0 .net "a3", 4 0, L_0x5622c73d8b30;  alias, 1 drivers
v0x5622c73c3040_0 .net "clk", 0 0, L_0x5622c73346f0;  alias, 1 drivers
v0x5622c73c30e0_0 .net "rd0", 31 0, L_0x5622c73d92c0;  alias, 1 drivers
v0x5622c73c31a0_0 .net "rd1", 31 0, L_0x5622c73d99c0;  alias, 1 drivers
v0x5622c73c3290_0 .net "rd2", 31 0, L_0x5622c73da0a0;  alias, 1 drivers
v0x5622c73c3350 .array "rf", 0 31, 31 0;
v0x5622c73c3620_0 .net "wd3", 31 0, L_0x5622c73dacf0;  alias, 1 drivers
v0x5622c73c3700_0 .net "we3", 0 0, v0x5622c73c4470_0;  alias, 1 drivers
L_0x5622c73d8f50 .concat [ 5 27 0 0], v0x5622c73bc620_0, L_0x7fb6b42250f0;
L_0x5622c73d8ff0 .cmp/ne 32, L_0x5622c73d8f50, L_0x7fb6b4225138;
L_0x5622c73d90e0 .array/port v0x5622c73c3350, L_0x5622c73d9180;
L_0x5622c73d9180 .concat [ 5 2 0 0], v0x5622c73bc620_0, L_0x7fb6b4225180;
L_0x5622c73d92c0 .functor MUXZ 32, L_0x7fb6b42251c8, L_0x5622c73d90e0, L_0x5622c73d8ff0, C4<>;
L_0x5622c73d94a0 .concat [ 5 27 0 0], L_0x5622c73d8d00, L_0x7fb6b4225210;
L_0x5622c73d96a0 .cmp/ne 32, L_0x5622c73d94a0, L_0x7fb6b4225258;
L_0x5622c73d9790 .array/port v0x5622c73c3350, L_0x5622c73d9880;
L_0x5622c73d9880 .concat [ 5 2 0 0], L_0x5622c73d8d00, L_0x7fb6b42252a0;
L_0x5622c73d99c0 .functor MUXZ 32, L_0x7fb6b42252e8, L_0x5622c73d9790, L_0x5622c73d96a0, C4<>;
L_0x5622c73d9b60 .concat [ 5 27 0 0], L_0x5622c73d8dd0, L_0x7fb6b4225330;
L_0x5622c73d9c90 .cmp/ne 32, L_0x5622c73d9b60, L_0x7fb6b4225378;
L_0x5622c73d9e40 .array/port v0x5622c73c3350, L_0x5622c73d9ee0;
L_0x5622c73d9ee0 .concat [ 5 2 0 0], L_0x5622c73d8dd0, L_0x7fb6b42253c0;
L_0x5622c73da0a0 .functor MUXZ 32, L_0x7fb6b4225408, L_0x5622c73d9e40, L_0x5622c73d9c90, C4<>;
S_0x5622c73c3900 .scope module, "sm_control" "sr_control" 6 120, 6 179 0, S_0x5622c73be0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "cmdOp"
    .port_info 1 /INPUT 3 "cmdF3"
    .port_info 2 /INPUT 7 "cmdF7"
    .port_info 3 /INPUT 1 "aluZero"
    .port_info 4 /OUTPUT 1 "pcSrc"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "aluSrc"
    .port_info 7 /OUTPUT 1 "wdSrc"
    .port_info 8 /OUTPUT 3 "aluControl"
    .port_info 9 /OUTPUT 1 "lruVD"
    .port_info 10 /OUTPUT 1 "lruSrc"
L_0x5622c73dad90 .functor XNOR 1, L_0x5622c73da920, v0x5622c73c41a0_0, C4<0>, C4<0>;
L_0x5622c730aa90 .functor AND 1, v0x5622c73c3e70_0, L_0x5622c73dad90, C4<1>, C4<1>;
v0x5622c73c3b00_0 .net *"_s0", 0 0, L_0x5622c73dad90;  1 drivers
v0x5622c73c3be0_0 .var "aluControl", 2 0;
v0x5622c73c3cd0_0 .var "aluSrc", 0 0;
v0x5622c73c3da0_0 .net "aluZero", 0 0, L_0x5622c73da920;  alias, 1 drivers
v0x5622c73c3e70_0 .var "branch", 0 0;
v0x5622c73c3f60_0 .net "cmdF3", 2 0, L_0x5622c73d8c60;  alias, 1 drivers
v0x5622c73c4000_0 .net "cmdF7", 6 0, L_0x5622c73d8e70;  alias, 1 drivers
v0x5622c73c40d0_0 .net "cmdOp", 6 0, L_0x5622c73d8a90;  alias, 1 drivers
v0x5622c73c41a0_0 .var "condZero", 0 0;
v0x5622c73c4240_0 .var "lruSrc", 0 0;
v0x5622c73c4300_0 .var "lruVD", 0 0;
v0x5622c73c43d0_0 .net "pcSrc", 0 0, L_0x5622c730aa90;  alias, 1 drivers
v0x5622c73c4470_0 .var "regWrite", 0 0;
v0x5622c73c4540_0 .var "wdSrc", 0 0;
E_0x5622c73c3a80 .event edge, v0x5622c73bf060_0, v0x5622c73bef60_0, v0x5622c73bf140_0;
    .scope S_0x5622c73b5810;
T_1 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 0> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5622c73b5a90;
T_2 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 1> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5622c73b5d20;
T_3 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 2> {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5622c73b5fd0;
T_4 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 3> {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5622c73b62d0;
T_5 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 4> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5622c73b6580;
T_6 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 5> {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5622c73b6830;
T_7 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 6> {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5622c73b6ae0;
T_8 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 7> {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5622c73b6dd0;
T_9 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 8> {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5622c73b7080;
T_10 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 9> {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5622c73b7330;
T_11 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 10> {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5622c73b75e0;
T_12 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 11> {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5622c73b7890;
T_13 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 12> {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5622c73b7b40;
T_14 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 13> {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5622c73b7df0;
T_15 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 14> {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5622c73b80a0;
T_16 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 15> {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5622c73b8350;
T_17 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 16> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5622c73b8600;
T_18 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 17> {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5622c73b88b0;
T_19 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 18> {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5622c73b8b60;
T_20 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 19> {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x5622c73b8e10;
T_21 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 20> {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5622c73b90c0;
T_22 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 21> {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5622c73b9370;
T_23 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 22> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5622c73b9620;
T_24 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 23> {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5622c73b98d0;
T_25 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 24> {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x5622c73b9b80;
T_26 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 25> {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5622c73b9e30;
T_27 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 26> {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5622c73ba0e0;
T_28 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 27> {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x5622c73ba390;
T_29 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 28> {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x5622c73ba640;
T_30 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 29> {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x5622c73ba8f0;
T_31 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 30> {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x5622c73baba0;
T_32 ;
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5622c73c3350, 31> {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5622c73bb2e0;
T_33 ;
    %wait E_0x5622c7308b00;
    %load/vec4 v0x5622c73bb6e0_0;
    %assign/vec4 v0x5622c73bb7c0_0, 0;
    %load/vec4 v0x5622c73bb7c0_0;
    %assign/vec4 v0x5622c73bb880_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5622c73bb9e0;
T_34 ;
    %wait E_0x5622c7308b00;
    %load/vec4 v0x5622c73bbd60_0;
    %assign/vec4 v0x5622c73bbe20_0, 0;
    %load/vec4 v0x5622c73bbe20_0;
    %assign/vec4 v0x5622c73bbf10_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5622c73bc070;
T_35 ;
    %wait E_0x5622c7308b00;
    %load/vec4 v0x5622c73bc480_0;
    %assign/vec4 v0x5622c73bc560_0, 0;
    %load/vec4 v0x5622c73bc560_0;
    %assign/vec4 v0x5622c73bc620_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5622c73bd240;
T_36 ;
    %wait E_0x5622c7308f70;
    %load/vec4 v0x5622c73bd790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5622c73bd6a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5622c73bd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5622c73bd5c0_0;
    %assign/vec4 v0x5622c73bd6a0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5622c73bc780;
T_37 ;
    %vpi_call 4 23 "$readmemh", "program.hex", v0x5622c73bccf0 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x5622c73c0e90;
T_38 ;
    %wait E_0x5622c73bfbc0;
    %load/vec4 v0x5622c73c1330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5622c73c1270_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5622c73c1190_0;
    %assign/vec4 v0x5622c73c1270_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5622c73bec10;
T_39 ;
    %wait E_0x5622c73bef00;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 11, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf2e0_0, 4, 11;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf2e0_0, 4, 21;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5622c73bec10;
T_40 ;
    %wait E_0x5622c73bef00;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf200_0, 4, 1;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf200_0, 4, 4;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf200_0, 4, 6;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf200_0, 4, 1;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf200_0, 4, 20;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x5622c73bec10;
T_41 ;
    %wait E_0x5622c73bef00;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf410_0, 4, 12;
    %load/vec4 v0x5622c73bf4f0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5622c73bf410_0, 4, 20;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5622c73c14a0;
T_42 ;
    %wait E_0x5622c73bfd80;
    %load/vec4 v0x5622c73c3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5622c73c3620_0;
    %load/vec4 v0x5622c73c2f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c3350, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5622c73be320;
T_43 ;
    %wait E_0x5622c739eeb0;
    %load/vec4 v0x5622c73be6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %add;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.1 ;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %add;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.2 ;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %or;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.3 ;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.4 ;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.8, 8;
T_43.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.8, 8;
 ; End of false expr.
    %blend;
T_43.8;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.5 ;
    %load/vec4 v0x5622c73be8a0_0;
    %load/vec4 v0x5622c73be980_0;
    %sub;
    %store/vec4 v0x5622c73be7b0_0, 0, 32;
    %jmp T_43.6;
T_43.6 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x5622c73bfa40;
T_44 ;
    %wait E_0x5622c73bfd80;
    %load/vec4 v0x5622c73c0c10_0;
    %assign/vec4 v0x5622c73c0cd0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5622c73bfa40;
T_45 ;
    %wait E_0x5622c73bfd80;
    %load/vec4 v0x5622c73c0a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x5622c73c08b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_45.3, 5;
    %load/vec4 v0x5622c73c08b0_0;
    %pad/s 4;
    %ix/getv/s 3, v0x5622c73c08b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c00b0, 0, 4;
    %load/vec4 v0x5622c73c08b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5622c73c0cd0_0;
    %nor/r;
    %load/vec4 v0x5622c73c0c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
T_45.6 ;
    %load/vec4 v0x5622c73c08b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_45.7, 5;
    %load/vec4 v0x5622c73c08b0_0;
    %load/vec4 v0x5622c73c0740_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_45.8, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x5622c73c08b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c00b0, 0, 4;
    %jmp T_45.9;
T_45.8 ;
    %ix/getv/s 4, v0x5622c73c08b0_0;
    %load/vec4a v0x5622c73c00b0, 4;
    %load/vec4 v0x5622c73c0740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5622c73c00b0, 4;
    %cmp/u;
    %jmp/0xz  T_45.10, 5;
    %ix/getv/s 4, v0x5622c73c08b0_0;
    %load/vec4a v0x5622c73c00b0, 4;
    %addi 1, 0, 4;
    %ix/getv/s 3, v0x5622c73c08b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c00b0, 0, 4;
T_45.10 ;
T_45.9 ;
    %load/vec4 v0x5622c73c08b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
T_45.4 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5622c73bfa40;
T_46 ;
    %wait E_0x5622c73bfd80;
    %load/vec4 v0x5622c73c0a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x5622c73c08b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5622c73c08b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c02c0, 0, 4;
    %load/vec4 v0x5622c73c08b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5622c73c0cd0_0;
    %nor/r;
    %load/vec4 v0x5622c73c0c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x5622c73c05c0_0;
    %load/vec4 v0x5622c73c0740_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5622c73c02c0, 0, 4;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5622c73bfa40;
T_47 ;
    %wait E_0x5622c73bfca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c0680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5622c73c0740_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
T_47.0 ;
    %load/vec4 v0x5622c73c08b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_47.1, 5;
    %ix/getv/s 4, v0x5622c73c08b0_0;
    %load/vec4a v0x5622c73c02c0, 4;
    %load/vec4 v0x5622c73c05c0_0;
    %cmp/e;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x5622c73c08b0_0;
    %pad/s 4;
    %store/vec4 v0x5622c73c0740_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c0680_0, 0, 1;
T_47.2 ;
    %load/vec4 v0x5622c73c08b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %load/vec4 v0x5622c73c0680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
T_47.6 ;
    %load/vec4 v0x5622c73c08b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_47.7, 5;
    %ix/getv/s 4, v0x5622c73c08b0_0;
    %load/vec4a v0x5622c73c00b0, 4;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_47.8, 4;
    %load/vec4 v0x5622c73c08b0_0;
    %pad/s 4;
    %store/vec4 v0x5622c73c0740_0, 0, 4;
T_47.8 ;
    %load/vec4 v0x5622c73c08b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c08b0_0, 0, 32;
    %jmp T_47.6;
T_47.7 ;
T_47.4 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5622c73c3900;
T_48 ;
    %wait E_0x5622c73c3a80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c3e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c3cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c4540_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c4300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c4240_0, 0, 1;
    %load/vec4 v0x5622c73c4000_0;
    %load/vec4 v0x5622c73c3f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5622c73c40d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 51, 0, 17;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 819, 0, 17;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %dup/vec4;
    %pushi/vec4 691, 0, 17;
    %cmp/z;
    %jmp/1 T_48.2, 4;
    %dup/vec4;
    %pushi/vec4 435, 0, 17;
    %cmp/z;
    %jmp/1 T_48.3, 4;
    %dup/vec4;
    %pushi/vec4 32819, 0, 17;
    %cmp/z;
    %jmp/1 T_48.4, 4;
    %dup/vec4;
    %pushi/vec4 19, 130048, 17;
    %cmp/z;
    %jmp/1 T_48.5, 4;
    %dup/vec4;
    %pushi/vec4 55, 130944, 17;
    %cmp/z;
    %jmp/1 T_48.6, 4;
    %dup/vec4;
    %pushi/vec4 99, 130048, 17;
    %cmp/z;
    %jmp/1 T_48.7, 4;
    %dup/vec4;
    %pushi/vec4 227, 130048, 17;
    %cmp/z;
    %jmp/1 T_48.8, 4;
    %dup/vec4;
    %pushi/vec4 291, 130048, 17;
    %cmp/z;
    %jmp/1 T_48.9, 4;
    %dup/vec4;
    %pushi/vec4 259, 130048, 17;
    %cmp/z;
    %jmp/1 T_48.10, 4;
    %jmp T_48.11;
T_48.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c3cd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4540_0, 0, 1;
    %jmp T_48.11;
T_48.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c3e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c41a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c3e70_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5622c73c3be0_0, 0, 3;
    %jmp T_48.11;
T_48.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4300_0, 0, 1;
    %jmp T_48.11;
T_48.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c4240_0, 0, 1;
    %jmp T_48.11;
T_48.11 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x5622c7391dd0;
T_49 ;
    %vpi_call 2 48 "$dumpvars" {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x5622c7391dd0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c7d40_0, 0, 1;
T_50.0 ;
    %load/vec4 v0x5622c73c7d40_0;
    %inv;
    %store/vec4 v0x5622c73c7c40_0, 0, 1;
    %pushi/vec4 10000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5622c73c7c40_0;
    %store/vec4 v0x5622c73c7d40_0, 0, 1;
    %jmp T_50.0;
    %end;
    .thread T_50;
    .scope S_0x5622c7391dd0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5622c73c7f40_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_51.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_51.1, 5;
    %jmp/1 T_51.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5622c7308b00;
    %jmp T_51.0;
T_51.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5622c73c7f40_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5622c7391dd0;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c7ea0_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0x5622c7391dd0;
T_53 ;
    %wait E_0x5622c7308b00;
    %vpi_call 2 117 "$write", "%5d  pc = %2h instr = %h   a0 = %1d a1 = %1d ", v0x5622c73c7ea0_0, v0x5622c73c5ff0_0, v0x5622c73c5b20_0, &A<v0x5622c73c3350, 10>, &A<v0x5622c73c3350, 11> {0 0 0};
    %fork TD_sm_testbench.disasmInstr, S_0x5622c7382960;
    %join;
    %vpi_call 2 122 "$write", "\012" {0 0 0};
    %load/vec4 v0x5622c73c7ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5622c73c7ea0_0, 0, 32;
    %pushi/vec4 120, 0, 32;
    %load/vec4 v0x5622c73c7ea0_0;
    %cmp/s;
    %jmp/0xz  T_53.0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5622c73c7ea0_0, 0, 32;
    %vpi_call 2 129 "$display", "Timeout" {0 0 0};
    %vpi_call 2 130 "$stop" {0 0 0};
T_53.0 ;
    %jmp T_53;
    .thread T_53;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../../../testbench/testbench.v";
    "../../../src/sm_top.v";
    "../../../src/sm_rom.v";
    "../../../src/sm_register.v";
    "../../../src/sr_cpu.v";
    "../../../src/lru_buffer_one_tact.v";
