Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat May  5 11:02:27 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_exdes_timing_summary_routed.rpt -rpx gtx3g_exdes_timing_summary_routed.rpx
| Design       : gtx3g_exdes
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 70 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.949        0.000                      0                 4568        0.073        0.000                      0                 4568        2.691        0.000                       0                  2009  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                         ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                     {0.000 3.333}        6.667           149.992         
drpclk_in_i                                                                   {0.000 5.000}        10.000          100.000         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                                                                                                                                 5.174        0.000                       0                     2  
drpclk_in_i                                                                   7.163        0.000                      0                 1022        0.108        0.000                      0                 1022        4.286        0.000                       0                   541  
gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        0.949        0.000                      0                 3540        0.073        0.000                      0                 3540        2.691        0.000                       0                  1466  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.235        0.000                      0                    6        1.184        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y1  gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y5   gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.571ns (22.343%)  route 1.985ns (77.657%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.542     5.534    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X194Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y64        FDRE (Prop_fdre_C_Q)         0.259     5.793 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.543     6.336    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X192Y62        LUT4 (Prop_lut4_I2_O)        0.043     6.379 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1/O
                         net (fo=3, routed)           0.678     7.057    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1_n_0
    SLICE_X196Y62        LUT6 (Prop_lut6_I4_O)        0.043     7.100 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.100    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X196Y62        MUXF7 (Prop_muxf7_I1_O)      0.103     7.203 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.458     7.661    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y63        LUT5 (Prop_lut5_I2_O)        0.123     7.784 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.306     8.090    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X197Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.409    14.850    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.639    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X197Y62        FDRE (Setup_fdre_C_CE)      -0.201    15.253    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.571ns (22.343%)  route 1.985ns (77.657%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.542     5.534    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X194Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y64        FDRE (Prop_fdre_C_Q)         0.259     5.793 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.543     6.336    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X192Y62        LUT4 (Prop_lut4_I2_O)        0.043     6.379 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1/O
                         net (fo=3, routed)           0.678     7.057    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1_n_0
    SLICE_X196Y62        LUT6 (Prop_lut6_I4_O)        0.043     7.100 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.100    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X196Y62        MUXF7 (Prop_muxf7_I1_O)      0.103     7.203 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.458     7.661    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y63        LUT5 (Prop_lut5_I2_O)        0.123     7.784 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.306     8.090    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X197Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.409    14.850    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X197Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.639    15.489    
                         clock uncertainty           -0.035    15.454    
    SLICE_X197Y62        FDRE (Setup_fdre_C_CE)      -0.201    15.253    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.675ns (26.691%)  route 1.854ns (73.309%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y72        FDRE (Prop_fdre_C_Q)         0.259     5.786 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.599     6.385    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X196Y72        LUT3 (Prop_lut3_I1_O)        0.051     6.436 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.518     6.954    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y71        LUT6 (Prop_lut6_I0_O)        0.134     7.088 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.088    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y71        MUXF7 (Prop_muxf7_I0_O)      0.107     7.195 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.462     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.124     7.781 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     8.056    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.403    14.844    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.664    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X200Y70        FDRE (Setup_fdre_C_CE)      -0.178    15.295    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.675ns (26.691%)  route 1.854ns (73.309%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y72        FDRE (Prop_fdre_C_Q)         0.259     5.786 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.599     6.385    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X196Y72        LUT3 (Prop_lut3_I1_O)        0.051     6.436 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.518     6.954    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y71        LUT6 (Prop_lut6_I0_O)        0.134     7.088 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.088    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y71        MUXF7 (Prop_muxf7_I0_O)      0.107     7.195 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.462     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.124     7.781 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.275     8.056    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.403    14.844    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y70        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.664    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X200Y70        FDRE (Setup_fdre_C_CE)      -0.178    15.295    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.056    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.571ns (23.313%)  route 1.878ns (76.687%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.542     5.534    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X194Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y64        FDRE (Prop_fdre_C_Q)         0.259     5.793 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.543     6.336    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X192Y62        LUT4 (Prop_lut4_I2_O)        0.043     6.379 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1/O
                         net (fo=3, routed)           0.678     7.057    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1_n_0
    SLICE_X196Y62        LUT6 (Prop_lut6_I4_O)        0.043     7.100 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.100    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X196Y62        MUXF7 (Prop_muxf7_I1_O)      0.103     7.203 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.458     7.661    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y63        LUT5 (Prop_lut5_I2_O)        0.123     7.784 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.200     7.983    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X196Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.408    14.849    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X196Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.639    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X196Y64        FDRE (Setup_fdre_C_CE)      -0.178    15.275    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.571ns (23.313%)  route 1.878ns (76.687%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.534ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.542     5.534    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X194Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y64        FDRE (Prop_fdre_C_Q)         0.259     5.793 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]/Q
                         net (fo=2, routed)           0.543     6.336    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[14]
    SLICE_X192Y62        LUT4 (Prop_lut4_I2_O)        0.043     6.379 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1/O
                         net (fo=3, routed)           0.678     7.057    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_6__1_n_0
    SLICE_X196Y62        LUT6 (Prop_lut6_I4_O)        0.043     7.100 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9/O
                         net (fo=1, routed)           0.000     7.100    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9_n_0
    SLICE_X196Y62        MUXF7 (Prop_muxf7_I1_O)      0.103     7.203 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4/O
                         net (fo=1, routed)           0.458     7.661    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X197Y63        LUT5 (Prop_lut5_I2_O)        0.123     7.784 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.200     7.983    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X196Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.408    14.849    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X196Y64        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.639    15.488    
                         clock uncertainty           -0.035    15.453    
    SLICE_X196Y64        FDRE (Setup_fdre_C_CE)      -0.178    15.275    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.675ns (27.574%)  route 1.773ns (72.426%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y72        FDRE (Prop_fdre_C_Q)         0.259     5.786 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.599     6.385    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X196Y72        LUT3 (Prop_lut3_I1_O)        0.051     6.436 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.518     6.954    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y71        LUT6 (Prop_lut6_I0_O)        0.134     7.088 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.088    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y71        MUXF7 (Prop_muxf7_I0_O)      0.107     7.195 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.462     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.124     7.781 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.194     7.975    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.401    14.842    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.664    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X200Y71        FDRE (Setup_fdre_C_CE)      -0.178    15.293    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.675ns (27.574%)  route 1.773ns (72.426%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.535     5.527    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y72        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y72        FDRE (Prop_fdre_C_Q)         0.259     5.786 f  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.599     6.385    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/reset_time_out
    SLICE_X196Y72        LUT3 (Prop_lut3_I1_O)        0.051     6.436 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.518     6.954    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X199Y71        LUT6 (Prop_lut6_I0_O)        0.134     7.088 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     7.088    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X199Y71        MUXF7 (Prop_muxf7_I0_O)      0.107     7.195 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.462     7.657    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[1]
    SLICE_X202Y71        LUT6 (Prop_lut6_I3_O)        0.124     7.781 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.194     7.975    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock_n_1
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.401    14.842    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X200Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.664    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X200Y71        FDRE (Setup_fdre_C_CE)      -0.178    15.293    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.535ns (23.411%)  route 1.750ns (76.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.536     5.528    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X192Y79        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y79        FDRE (Prop_fdre_C_Q)         0.223     5.751 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.574     6.325    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X193Y77        LUT4 (Prop_lut4_I0_O)        0.043     6.368 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_5__2/O
                         net (fo=3, routed)           0.489     6.857    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_5__2_n_0
    SLICE_X190Y77        LUT6 (Prop_lut6_I3_O)        0.043     6.900 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     6.900    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X190Y77        MUXF7 (Prop_muxf7_I1_O)      0.103     7.003 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.320     7.323    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X191Y78        LUT5 (Prop_lut5_I2_O)        0.123     7.446 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.813    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X190Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.398    14.839    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X190Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.639    15.478    
                         clock uncertainty           -0.035    15.443    
    SLICE_X190Y78        FDRE (Setup_fdre_C_CE)      -0.178    15.265    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.535ns (23.411%)  route 1.750ns (76.590%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.992 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.536     5.528    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X192Y79        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y79        FDRE (Prop_fdre_C_Q)         0.223     5.751 f  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]/Q
                         net (fo=2, routed)           0.574     6.325    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[13]
    SLICE_X193Y77        LUT4 (Prop_lut4_I0_O)        0.043     6.368 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_5__2/O
                         net (fo=3, routed)           0.489     6.857    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_5__2_n_0
    SLICE_X190Y77        LUT6 (Prop_lut6_I3_O)        0.043     6.900 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0/O
                         net (fo=1, routed)           0.000     6.900    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state[3]_i_9__0_n_0
    SLICE_X190Y77        MUXF7 (Prop_muxf7_I1_O)      0.103     7.003 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[3]_i_4__0/O
                         net (fo=1, routed)           0.320     7.323    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[1]
    SLICE_X191Y78        LUT5 (Prop_lut5_I2_O)        0.123     7.446 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1__0/O
                         net (fo=4, routed)           0.367     7.813    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_data_valid_n_2
    SLICE_X190Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000    10.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.441 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         1.398    14.839    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sysclk_in
    SLICE_X190Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.639    15.478    
                         clock uncertainty           -0.035    15.443    
    SLICE_X190Y78        FDRE (Setup_fdre_C_CE)      -0.178    15.265    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  7.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.686     2.734    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y66        FDRE (Prop_fdre_C_Q)         0.100     2.834 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.889    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.661     2.734    
    SLICE_X205Y66        FDRE (Hold_fdre_C_D)         0.047     2.781    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.685     2.733    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X197Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y66        FDRE (Prop_fdre_C_Q)         0.100     2.833 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.888    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X197Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.906     3.395    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X197Y66        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.662     2.733    
    SLICE_X197Y66        FDRE (Hold_fdre_C_D)         0.047     2.780    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.780    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.683     2.731    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X187Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y62        FDRE (Prop_fdre_C_Q)         0.100     2.831 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.886    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X187Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.905     3.394    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X187Y62        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.663     2.731    
    SLICE_X187Y62        FDRE (Hold_fdre_C_D)         0.047     2.778    gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y75        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y75        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y75        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.897     3.386    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y75        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.660     2.726    
    SLICE_X205Y75        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.678     2.726    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y74        FDRE (Prop_fdre_C_Q)         0.100     2.826 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.881    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.897     3.386    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.660     2.726    
    SLICE_X205Y74        FDRE (Hold_fdre_C_D)         0.047     2.773    gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.723ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.675     2.723    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X195Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y74        FDRE (Prop_fdre_C_Q)         0.100     2.823 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.878    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X195Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.895     3.384    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X195Y74        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.661     2.723    
    SLICE_X195Y74        FDRE (Hold_fdre_C_D)         0.047     2.770    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.680     2.728    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X197Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y71        FDRE (Prop_fdre_C_Q)         0.100     2.828 r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.883    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync1
    SLICE_X197Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.901     3.390    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X197Y71        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.662     2.728    
    SLICE_X197Y71        FDRE (Hold_fdre_C_D)         0.047     2.775    gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.676     2.724    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X193Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y76        FDRE (Prop_fdre_C_Q)         0.100     2.824 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.879    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X193Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.896     3.385    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X193Y76        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.661     2.724    
    SLICE_X193Y76        FDRE (Hold_fdre_C_D)         0.047     2.771    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.677     2.725    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y78        FDRE (Prop_fdre_C_Q)         0.100     2.825 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.880    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X191Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.898     3.387    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X191Y78        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.662     2.725    
    SLICE_X191Y78        FDRE (Hold_fdre_C_D)         0.047     2.772    gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.048 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.679     2.727    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X197Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y77        FDRE (Prop_fdre_C_Q)         0.100     2.827 r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.882    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X197Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  DRPCLK_IN (IN)
                         net (fo=0)                   0.000     0.000    DRPCLK_IN
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  DRPCLK_IN_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    DRPCLK_IN_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.489 r  DRP_CLK_BUFG/O
                         net (fo=540, routed)         0.900     3.389    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X197Y77        FDRE                                         r  gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.662     2.727    
    SLICE_X197Y77        FDRE (Hold_fdre_C_D)         0.047     2.774    gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRPCLK_IN }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1       DRP_CLK_BUFG/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[5]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[6]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[7]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y72       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/FSM_onehot_tx_phalign_manual_state_reg[8]/C
Min Period        n/a     FDCE/C                       n/a            0.750         10.000      9.250      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                       n/a            0.750         10.000      9.250      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y61       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y61       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X186Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X187Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X187Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X187Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y65       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_qplllock/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X184Y83       gtx3g_support_i/gtx3g_init_i/inst/gt1_rx_cdrlock_counter_reg[9]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X190Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
High Pulse Width  Fast    FDCE/C                       n/a            0.350         5.000       4.650      SLICE_X191Y62       gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y66       gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg3/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.266ns (4.834%)  route 5.237ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.522 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.471     8.434    gt0_frame_check/data_word_cnt
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.538     9.522    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[16]/C
                         clock pessimism              0.074     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X212Y264       FDRE (Setup_fdre_C_CE)      -0.178     9.383    gt0_frame_check/data_word_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.266ns (4.834%)  route 5.237ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.522 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.471     8.434    gt0_frame_check/data_word_cnt
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.538     9.522    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[17]/C
                         clock pessimism              0.074     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X212Y264       FDRE (Setup_fdre_C_CE)      -0.178     9.383    gt0_frame_check/data_word_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.266ns (4.834%)  route 5.237ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.522 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.471     8.434    gt0_frame_check/data_word_cnt
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.538     9.522    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[18]/C
                         clock pessimism              0.074     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X212Y264       FDRE (Setup_fdre_C_CE)      -0.178     9.383    gt0_frame_check/data_word_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 0.266ns (4.834%)  route 5.237ns (95.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 9.522 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.471     8.434    gt0_frame_check/data_word_cnt
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.538     9.522    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y264       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[19]/C
                         clock pessimism              0.074     9.596    
                         clock uncertainty           -0.035     9.561    
    SLICE_X212Y264       FDRE (Setup_fdre_C_CE)      -0.178     9.383    gt0_frame_check/data_word_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.383    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.843%)  route 5.227ns (95.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.460     8.424    gt0_frame_check/data_word_cnt
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[24]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_CE)      -0.178     9.381    gt0_frame_check/data_word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.843%)  route 5.227ns (95.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.460     8.424    gt0_frame_check/data_word_cnt
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[25]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_CE)      -0.178     9.381    gt0_frame_check/data_word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.843%)  route 5.227ns (95.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.460     8.424    gt0_frame_check/data_word_cnt
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[26]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_CE)      -0.178     9.381    gt0_frame_check/data_word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.266ns (4.843%)  route 5.227ns (95.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns = ( 9.520 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.460     8.424    gt0_frame_check/data_word_cnt
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.536     9.520    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y266       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[27]/C
                         clock pessimism              0.074     9.594    
                         clock uncertainty           -0.035     9.559    
    SLICE_X212Y266       FDRE (Setup_fdre_C_CE)      -0.178     9.381    gt0_frame_check/data_word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          9.381    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.266ns (4.853%)  route 5.215ns (95.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.449     8.412    gt0_frame_check/data_word_cnt
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[28]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_CE)      -0.178     9.380    gt0_frame_check/data_word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 gt0_frame_check/pattern_check_en_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/data_word_cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.266ns (4.853%)  route 5.215ns (95.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 9.519 - 6.667 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.540     2.931    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X191Y65        FDRE                                         r  gt0_frame_check/pattern_check_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y65        FDRE (Prop_fdre_C_Q)         0.223     3.154 r  gt0_frame_check/pattern_check_en_reg/Q
                         net (fo=5, routed)           4.766     7.920    gt0_frame_check/pattern_check_en
    SLICE_X213Y260       LUT5 (Prop_lut5_I4_O)        0.043     7.963 r  gt0_frame_check/data_word_cnt[0]_i_1/O
                         net (fo=32, routed)          0.449     8.412    gt0_frame_check/data_word_cnt
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.535     9.519    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X212Y267       FDRE                                         r  gt0_frame_check/data_word_cnt_reg[29]/C
                         clock pessimism              0.074     9.593    
                         clock uncertainty           -0.035     9.558    
    SLICE_X212Y267       FDRE (Setup_fdre_C_CE)      -0.178     9.380    gt0_frame_check/data_word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          9.380    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.547%)  route 0.106ns (51.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.688     1.288    gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X193Y54        FDRE                                         r  gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y54        FDRE (Prop_fdre_C_Q)         0.100     1.388 r  gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[17]/Q
                         net (fo=2, routed)           0.106     1.494    gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg[17]
    SLICE_X190Y54        SRL16E                                       r  gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.910     1.555    gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X190Y54        SRL16E                                       r  gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1/CLK
                         clock pessimism             -0.233     1.322    
    SLICE_X190Y54        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.421    gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt0_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.089%)  route 0.112ns (52.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.686     1.286    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X193Y88        FDRE                                         r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y88        FDRE (Prop_fdre_C_Q)         0.100     1.386 r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[15]/Q
                         net (fo=2, routed)           0.112     1.498    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/Q[15]
    SLICE_X190Y88        SRL16E                                       r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/GT0_TXUSRCLK_OUT
    SLICE_X190Y88        SRL16E                                       r  gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
                         clock pessimism             -0.233     1.320    
    SLICE_X190Y88        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.422    gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.137%)  route 0.191ns (61.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.682     1.282    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X186Y65        FDRE                                         r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y65        FDRE (Prop_fdre_C_Q)         0.118     1.400 r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.191     1.591    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.930     1.575    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     1.321    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.504    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gt1_frame_check/rx_data_r3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_check/rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.688     1.288    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y89        FDRE                                         r  gt1_frame_check/rx_data_r3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y89        FDRE (Prop_fdre_C_Q)         0.100     1.388 r  gt1_frame_check/rx_data_r3_reg[1]/Q
                         net (fo=2, routed)           0.103     1.491    gt1_frame_check/rx_data_r3[1]
    SLICE_X202Y90        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.912     1.557    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X202Y90        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.254     1.303    
    SLICE_X202Y90        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.401    gt1_frame_check/rx_data_r5_reg[1]_srl2___gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_data_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.295%)  route 0.099ns (49.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.679     1.279    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X195Y70        FDRE                                         r  gt0_frame_check/rx_data_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y70        FDRE (Prop_fdre_C_Q)         0.100     1.379 r  gt0_frame_check/rx_data_r3_reg[6]/Q
                         net (fo=2, routed)           0.099     1.478    gt0_frame_check/rx_data_r3[6]
    SLICE_X194Y69        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.901     1.546    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X194Y69        SRL16E                                       r  gt0_frame_check/rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.254     1.292    
    SLICE_X194Y69        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.386    gt0_frame_check/rx_data_r5_reg[6]_srl2___gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.178%)  route 0.191ns (61.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.682     1.282    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y66        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y66        FDRE (Prop_fdre_C_Q)         0.118     1.400 r  gt0_frame_check/rx_fifo_in_reg_reg[1]/Q
                         net (fo=3, routed)           0.191     1.591    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.344    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.499    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 gt1_frame_gen/bit_pointer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_gen/TX_DATA_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.685     1.285    gt1_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X201Y83        FDRE                                         r  gt1_frame_gen/bit_pointer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y83        FDRE (Prop_fdre_C_Q)         0.100     1.385 r  gt1_frame_gen/bit_pointer_reg[12]/Q
                         net (fo=2, routed)           0.064     1.449    gt1_frame_gen/error_insertion_inst_1/bit_pointer_reg[15][12]
    SLICE_X200Y83        LUT6 (Prop_lut6_I3_O)        0.028     1.477 r  gt1_frame_gen/error_insertion_inst_1/TX_DATA_OUT[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.477    gt1_frame_gen/error_insertion_inst_1_n_3
    SLICE_X200Y83        FDRE                                         r  gt1_frame_gen/TX_DATA_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.906     1.551    gt1_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X200Y83        FDRE                                         r  gt1_frame_gen/TX_DATA_OUT_reg[12]/C
                         clock pessimism             -0.255     1.296    
    SLICE_X200Y83        FDRE (Hold_fdre_C_D)         0.087     1.383    gt1_frame_gen/TX_DATA_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gt1_frame_check/rx_data_r3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.688     1.288    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X203Y89        FDRE                                         r  gt1_frame_check/rx_data_r3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y89        FDRE (Prop_fdre_C_Q)         0.100     1.388 r  gt1_frame_check/rx_data_r3_reg[0]/Q
                         net (fo=2, routed)           0.103     1.491    gt1_frame_check/rx_data_r3[0]
    SLICE_X202Y90        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.912     1.557    gt1_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X202Y90        SRL16E                                       r  gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.254     1.303    
    SLICE_X202Y90        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.395    gt1_frame_check/rx_data_r5_reg[0]_srl2___gt1_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.863%)  route 0.149ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.681     1.281    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X186Y66        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y66        FDRE (Prop_fdre_C_Q)         0.107     1.388 r  gt0_frame_check/rx_fifo_in_reg_reg[9]/Q
                         net (fo=3, routed)           0.149     1.537    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.254     1.323    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.117     1.440    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gt0_frame_check/rx_fifo_in_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.845%)  route 0.202ns (63.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.682     1.282    gt0_frame_check/GT0_TXUSRCLK_OUT
    SLICE_X190Y66        FDRE                                         r  gt0_frame_check/rx_fifo_in_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y66        FDRE (Prop_fdre_C_Q)         0.118     1.400 r  gt0_frame_check/rx_fifo_in_reg_reg[11]/Q
                         net (fo=3, routed)           0.202     1.602    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.932     1.577    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y26         RAMB18E1                                     r  gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.233     1.344    
    RAMB18_X9Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.499    gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y6  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y5  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB18E1/CLKARDCLK       n/a            2.095         6.667       4.572      RAMB18_X9Y26        gt0_frame_check/rx_word_fifo_inst_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y69       gt0_frame_check/rx_data_r5_reg[0]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y69       gt0_frame_check/rx_data_r5_reg[1]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y69       gt0_frame_check/rx_data_r5_reg[2]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y69       gt0_frame_check/rx_data_r5_reg[3]_srl2___gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y88       gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[17]_srl2___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_10/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y88       gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[20]_srl3___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_11/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X190Y88       gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[25]_srl10___gt1_frame_gen_pattern_gen_inst_1_prbs31_gen_inst1_prbs31_reg_reg_r_18/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[10]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[11]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[12]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[13]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[14]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[15]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X194Y70       gt0_frame_check/rx_data_r5_reg[8]_srl3___gt0_frame_check_rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.052ns (52.834%)  route 0.939ns (47.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.538     4.654    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.697 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.098    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.052ns (52.834%)  route 0.939ns (47.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.538     4.654    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.697 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.098    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.052ns (52.834%)  route 0.939ns (47.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 9.393 - 6.667 ) 
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.715     3.106    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.115 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.538     4.654    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.043     4.697 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.401     5.098    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.409     9.393    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism              0.187     9.580    
                         clock uncertainty           -0.035     9.545    
    SLICE_X205Y86        FDCE (Recov_fdce_C_CLR)     -0.212     9.333    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.052ns (60.963%)  route 0.674ns (39.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.388 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.290     4.402    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.043     4.445 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     4.828    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.404     9.388    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.187     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X204Y69        FDCE (Recov_fdce_C_CLR)     -0.212     9.328    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.052ns (60.963%)  route 0.674ns (39.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.388 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.290     4.402    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.043     4.445 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     4.828    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.404     9.388    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.187     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X204Y69        FDCE (Recov_fdce_C_CLR)     -0.212     9.328    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 1.052ns (60.963%)  route 0.674ns (39.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 9.388 - 6.667 ) 
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.298     1.298    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.391 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.711     3.102    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.111 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.290     4.402    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.043     4.445 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     4.828    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.234     7.901    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.984 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        1.404     9.388    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.187     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X204Y69        FDCE (Recov_fdce_C_CLR)     -0.212     9.328    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.328    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  4.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.631ns (66.098%)  route 0.324ns (33.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.144     2.203    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.028     2.231 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.410    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.903     1.548    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.253     1.295    
    SLICE_X204Y69        FDCE (Remov_fdce_C_CLR)     -0.069     1.226    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.631ns (66.098%)  route 0.324ns (33.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.144     2.203    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.028     2.231 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.410    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.903     1.548    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.253     1.295    
    SLICE_X204Y69        FDCE (Remov_fdce_C_CLR)     -0.069     1.226    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.631ns (66.098%)  route 0.324ns (33.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.855     1.455    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.058 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.144     2.203    gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y69        LUT1 (Prop_lut1_I0_O)        0.028     2.231 f  gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.410    gtx3g_support_i_n_43
    SLICE_X204Y69        FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.903     1.548    USER_CLK_OBUF
    SLICE_X204Y69        FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.253     1.295    
    SLICE_X204Y69        FDCE (Remov_fdce_C_CLR)     -0.069     1.226    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.631ns (57.618%)  route 0.464ns (42.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.270     2.332    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.360 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.554    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.631ns (57.618%)  route 0.464ns (42.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.270     2.332    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.360 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.554    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.631ns (57.618%)  route 0.464ns (42.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.574     0.574    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.600 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.858     1.458    gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.061 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.270     2.332    gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X205Y86        LUT1 (Prop_lut1_I0_O)        0.028     2.360 f  gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.194     2.554    gtx3g_support_i_n_44
    SLICE_X205Y86        FDCE                                         f  gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y5   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.615     0.615    gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.645 r  gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=1465, routed)        0.908     1.553    USER_CLK_OBUF
    SLICE_X205Y86        FDCE                                         r  gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.253     1.300    
    SLICE_X205Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.231    gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  1.323    





