INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/m_signedMult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_signedMult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/m_signedDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_signedDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/m_Forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_Forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/m_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/m_ZeroTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_ZeroTest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/m_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_Decoder
INFO: [VRFC 10-2458] undeclared symbol ADDIU, assumed default net type wire [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/m_Decoder.v:137]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/m_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/m_HazardDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_HazardDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_IF/c_IF.srcs/sources_1/new/c_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/m_DataRam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_DataRam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_dff
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dff.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/new/c_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_dffre
WARNING: [VRFC 10-1315] redeclaration of ansi port din is not allowed [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffre.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffre.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_dffr
WARNING: [VRFC 10-1315] redeclaration of ansi port din is not allowed [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffr.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_dffr.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/imports/MIPS_CPU/c_ID/c_ID.srcs/sources_1/new/c_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_MIPS_CPU
INFO: [VRFC 10-2458] undeclared symbol RegWr_ex, assumed default net type wire [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_MIPS_CPU.v:180]
INFO: [VRFC 10-2458] undeclared symbol forwardA, assumed default net type wire [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_MIPS_CPU.v:324]
INFO: [VRFC 10-2458] undeclared symbol forwardB, assumed default net type wire [E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sources_1/new/m_MIPS_CPU.v:325]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.srcs/sim_1/new/CPU_TEST2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/p_MIPS_CPU/p_MIPS_CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
