// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2020-2022 MaxLinear, Inc.
 * Copyright (C) 2019-2020 Intel Corporation.
 */

/dts-v1/;
#include "octopus_641_base.dtsi"
#include "octopus_641_sfp_eth_wan.dtsi"
#include "octopus_emmc.dtsi"
#include "octopus_641_led.dtsi"
#include "voice.dtsi"

&mac0_mdio {
	rtl8261phy: ethernet-phy@6 {
		reg = <0x1e>;
		compatible = "ethernet-phy-id001c.caf3", "ethernet-phy-ieee802.3-c45";
		interrupt-parent = <&ioapic1>;
	};
};

&gsw_mac8 {
	speed = <3000>;
	xpcs = <&hsior_xpcs1>;
};

&lpid_config {
	mxl,port-mode = <LPID_PORT_MODE0>;
};

/ {
	aliases {
		eth0_0 = &lan0;
	};
};

&eth {
	lan0: interface@6 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "mxl,pdi";
		mxl,dp-dev-port = <4>;
		mxl,dp-port-id = <4>;
		mxl,dp-port-10g;
		mxl,xgmac-id = <4>;
		mac = <&gsw_mac2>;
		phy = <&rtl8261phy>;
		phy-mode = "usxgmii";
		lan0_eth: ethernet@6 {
			compatible = "mxl,pdi-port";
			reg = <6>;
			phy-mode = "usxgmii";
			phy-handle = <&rtl8261phy>;
		};
	};

	lan1 {
		status = "okay";

		#address-cells = <1>;
		#size-cells = <0>;

		compatible = "mxl,pdi";
		mxl,dp-dev-port = <10>;
		mxl,dp-port-id = <10>;
		mxl,xgmac-id = <10>;
		mac = <&gsw_mac8>;
		phy-mode = "usxgmii";

		fixed-link {
			speed = <3000>;
			full-duplex;
			pause;
			asym-pause;
		};

		lan1_eth: ethernet@1 {
			compatible = "mxl,pdi-port";
			reg = <1>;
		};
	};
};

&aqsphylan {
	status = "disabled";
};

&i2c_expander {
	status = "okay";

	/* [sel1, sel2]: 10GPHY:B2/3: x, 0,  MoCA:C0/1: 1,x,  GSW140: B0/1  0,x */
	/* select 10GPHY and MoCA */
	analog_sw_sel1 {
		gpio-hog;
		gpios = <3 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "analog_sw_sel1";
	};

	analog_sw_sel2 {
		gpio-hog;
		gpios = <4 GPIO_ACTIVE_HIGH>;
		output-low;
		line-name = "analog_sw_sel2";
	};

	/* 0 - 10GPHY,  1 - MOCA,  2 - GSW140 */
	reset_moca {
		gpio-hog;
		gpios = <1 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "moca-reset";
	};

	/* 0 - 10GPHY,  1 - MOCA,  2 - GSW140 */
	reset_10gphy {
		gpio-hog;
		gpios = <0 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "10gphy-reset";
	};
};

&hsior_xpcs0 {
	rx_attn_lvl = <0 0 0 0 0 0 0 0 0>;
	rx_ctle_boost = <18 18 18 16 16 16 16 16 18>;
	rx_ctle_pole = <0 0 0 2 2 2 2 2 0>;
	rx_vga1_gain = <4 4 4 5 5 5 5 5 4>;
	rx_vga2_gain = <4 4 4 5 5 5 5 5 4>;
	rx_dfe_bypass = <1 1 1 0 0 0 0 0 1>;
	cont_adapt_en = <0 0 0 1 1 1 1 1 0>;
	rx_cali = <1 1 1 1 1 1 1 1 1>;
	tx_vboost_en = <1 1 1 1 1 1 1 1 1>;
	tx_vboost_lvl = <5 5 5 5 5 5 5 5 5>;
	tx_iboost_lvl = <15 15 15 15 15 15 15 15 15>;
	tx_eq_main = <16 16 19 28 28 28 28 28 40>;
	tx_eq_pre = <4 4 4 16 16 16 16 16 0>;
	tx_eq_post = <4 4 4 32 32 32 32 32 0>;
	tx_eq_ovrride = <1 1 1 1 1 1 1 1 1>;
};

&hsior_xpcs1 {
	rx_attn_lvl = <0 0 0 0 0 0 0 0 0>;
	rx_ctle_boost = <18 18 18 16 16 16 16 16 18>;
	rx_ctle_pole = <0 0 0 2 2 2 2 2 0>;
	rx_vga1_gain = <4 4 4 5 5 5 5 5 4>;
	rx_vga2_gain = <4 4 4 5 5 5 5 5 4>;
	rx_dfe_bypass = <1 1 1 0 0 0 0 0 1>;
	cont_adapt_en = <0 0 0 1 1 1 1 1 0>;
	rx_cali = <1 1 1 1 1 1 1 1 1>;
	tx_vboost_en = <1 1 1 1 1 1 1 1 1>;
	tx_vboost_lvl = <5 5 5 5 5 5 5 5 5>;
	tx_iboost_lvl = <15 15 15 15 15 15 15 15 15>;
	tx_eq_main = <16 16 19 28 28 28 28 28 40>;
	tx_eq_pre = <4 4 4 16 16 16 16 16 0>;
	tx_eq_post = <4 4 4 32 32 32 32 32 0>;
	tx_eq_ovrride = <1 1 1 1 1 1 1 1 1>;
};

&hsior_xpcs0 {
	xpcs-mode = <6>; /* <0> - SGMII, <1> - 1000BaseX, <2> - 2500BaseX, <3> - 5GBaseR, <4> - 10GBaseR, <5> - USXGMII, <6> - 10GKR, <7> - QUSXGMII, <8> - 3000BaseX*/
	status = "okay";
};

&hsior_xpcs1 {
	xpcs-mode = <8>; /* <0> - SGMII, <1> - 1000BaseX, <2> - 2500BaseX, <3> - 5GBaseR, <4> - 10GBaseR, <5> - USXGMII, <6> - 10GKR, <7> - QUSXGMII, <8> - 3000BaseX*/
	xpcs-cl37 = <0 0 0 0 0 0 0 0 0>; /* <0> - disable, <1> - SGMII MAC side, <2> - SGMII PHY side, <3> - BaseX */
	status = "okay";
};

&pcie21 {
	status = "disabled";
};

&pcie20 {
	status = "disabled";
};

&combophy2 { /* PCIe20/21, HSIOR_XPCS0/1, SATA20/21 */
	status = "okay";
};

&i2c3 {
	status = "okay";
};
