2024-04-23 21:32:42 - [INFO] - {{EXTRACTING FILES}} Extracting compressed files in: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [INFO] - {{Project Type Info}} digital
2024-04-23 21:32:46 - [INFO] - {{Project GDS Info}} user_project_wrapper: cf483152c4fe7259bd9573b60d5210d871d02fe0
2024-04-23 21:32:46 - [INFO] - {{Tools Info}} KLayout: v0.28.12 | Magic: v8.3.452
2024-04-23 21:32:46 - [INFO] - {{PDKs Info}} SKY130B: 7198cf647113f56041e02abf3eb623692820c5e1 | Open PDKs: 78b7bc32ddb4b6f14f76883c2e2dc5b5de9d1cbc
2024-04-23 21:32:46 - [INFO] - {{START}} Precheck Started, the full log 'precheck.log' will be located in '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs'
2024-04-23 21:32:46 - [INFO] - {{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, Makefile, Default, Documentation, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, OEB, LVS]
2024-04-23 21:32:46 - [INFO] - {{STEP UPDATE}} Executing Check 1 of 16: License
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [WARNING] - An identifiable LICENSE file was not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404.
2024-04-23 21:32:46 - [WARNING] - {{MAIN LICENSE CHECK FAILED}} A prohibited LICENSE was found in project root.
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [WARNING] - An identifiable LICENSE file was not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404.
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [WARNING] - An identifiable LICENSE file was not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404.
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [WARNING] - An identifiable LICENSE file was not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404.
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [ERROR] - LICENSE FILE NOT FOUND in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404
2024-04-23 21:32:46 - [WARNING] - An identifiable LICENSE file was not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404.
2024-04-23 21:32:46 - [WARNING] - {{SUBMODULES LICENSE CHECK FAILED}} A prohibited LICENSE file(s) was found in project submodules
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/python3): 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/python3.10): 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/python): 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/cli.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/cli-arm64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/gui-arm64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/gui.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/cli-64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/gui-32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/gui-64.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:48 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/setuptools/cli-32.exe): 'utf-8' codec can't decode byte 0x90 in position 2: invalid start byte
2024-04-23 21:32:49 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/yaml/_yaml.cpython-310-x86_64-linux-gnu.so): 'utf-8' codec can't decode byte 0x90 in position 24: invalid start byte
2024-04-23 21:32:49 - [WARNING] - {{SPDX COMPLIANCE CHECK FAILED}} Found 704 non-compliant file(s) with the SPDX Standard.
2024-04-23 21:32:49 - [INFO] - SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/lvs/user_project_wrapper/defines.v', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/activate', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/activate.fish', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/pip', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/Activate.ps1', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/pip3.10', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/pip3', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/bin/activate.csh', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/distutils-precedence.pth', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/_yaml/__init__.py', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/pip-22.0.2.dist-info/RECORD', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/pip-22.0.2.dist-info/INSTALLER', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/pip-22.0.2.dist-info/METADATA', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/pip-22.0.2.dist-info/WHEEL', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/caravel_venv/lib/python3.10/site-packages/_distutils_hack/override.py']
2024-04-23 21:32:49 - [INFO] - For the full SPDX compliance report check: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/spdx_compliance_report.log
2024-04-23 21:32:49 - [INFO] - {{STEP UPDATE}} Executing Check 2 of 16: Makefile
2024-04-23 21:32:49 - [INFO] - {{MAKEFILE CHECK PASSED}} Makefile valid.
2024-04-23 21:32:49 - [INFO] - {{STEP UPDATE}} Executing Check 3 of 16: Default
2024-04-23 21:32:49 - [ERROR] - File 'README.md' not found in /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/README.md
2024-04-23 21:32:49 - [WARNING] - {{README DEFAULT CHECK FAILED}} Project 'README.md' was not modified and is identical to the default 'README.md'
2024-04-23 21:32:49 - [INFO] - {{CONTENT DEFAULT CHECK PASSED}} Project 'gds' was modified and is not identical to the default 'gds'
2024-04-23 21:32:49 - [INFO] - {{STEP UPDATE}} Executing Check 4 of 16: Documentation
2024-04-23 21:32:49 - [WARNING] - No documentation file(s) was found
2024-04-23 21:32:49 - [WARNING] - {{DOCUMENTATION CHECK FAILED}} Project documentation is not appropriate.
2024-04-23 21:32:49 - [INFO] - {{STEP UPDATE}} Executing Check 5 of 16: Consistency
2024-04-23 21:32:54 - [INFO] - PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
2024-04-23 21:32:54 - [INFO] - COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (1 instances). 
2024-04-23 21:32:54 - [INFO] - MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
2024-04-23 21:32:54 - [INFO] - LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
2024-04-23 21:32:54 - [INFO] - POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
2024-04-23 21:32:54 - [INFO] - PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
2024-04-23 21:32:54 - [INFO] - {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
2024-04-23 21:32:55 - [INFO] - {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
2024-04-23 21:32:55 - [INFO] - {{STEP UPDATE}} Executing Check 6 of 16: GPIO-Defines
2024-04-23 21:32:55 - [INFO] - GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/root/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/verilog/rtl/user_defines.v', '/root/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
2024-04-23 21:32:56 - [INFO] - GPIO-DEFINES report path: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/gpio_defines.report
2024-04-23 21:32:56 - [INFO] - {{GPIO-DEFINES CHECK PASSED}} The user verilog/rtl/user_defines.v is valid.
2024-04-23 21:32:56 - [INFO] - {{STEP UPDATE}} Executing Check 7 of 16: XOR
2024-04-23 21:33:26 - [INFO] - {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/user_project_wrapper.xor.gds
2024-04-23 21:33:26 - [INFO] - {{XOR CHECK PASSED}} The GDS file has no XOR violations.
2024-04-23 21:33:26 - [INFO] - {{STEP UPDATE}} Executing Check 8 of 16: Magic DRC
2024-04-23 21:48:04 - [INFO] - 0 DRC violations
2024-04-23 21:48:04 - [INFO] - {{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 21:48:04 - [INFO] - {{STEP UPDATE}} Executing Check 9 of 16: Klayout FEOL
2024-04-23 21:48:04 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 21:48:04 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/tech-files/sky130B_mr.drc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_feol_check.xml -rd thr=24 -rd feol=true >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_feol_check.log
2024-04-23 21:52:33 - [INFO] - No DRC Violations found
2024-04-23 21:52:33 - [INFO] - {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 21:52:33 - [INFO] - {{STEP UPDATE}} Executing Check 10 of 16: Klayout BEOL
2024-04-23 21:52:33 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 21:52:33 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/tech-files/sky130B_mr.drc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_beol_check.xml -rd thr=24 -rd beol=true >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_beol_check.log
2024-04-23 22:02:51 - [INFO] - No DRC Violations found
2024-04-23 22:02:51 - [INFO] - {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 22:02:51 - [INFO] - {{STEP UPDATE}} Executing Check 11 of 16: Klayout Offgrid
2024-04-23 22:02:51 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 22:02:51 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/tech-files/sky130B_mr.drc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_offgrid_check.xml -rd thr=24 -rd offgrid=true >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_offgrid_check.log
2024-04-23 22:05:52 - [INFO] - No DRC Violations found
2024-04-23 22:05:52 - [INFO] - {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 22:05:52 - [INFO] - {{STEP UPDATE}} Executing Check 12 of 16: Klayout Metal Minimum Clear Area Density
2024-04-23 22:05:52 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 22:05:52 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/drc_checks/klayout/met_min_ca_density.lydrc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_met_min_ca_density_check.xml -rd thr=24 >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_met_min_ca_density_check.log
2024-04-23 22:06:39 - [INFO] - No DRC Violations found
2024-04-23 22:06:39 - [INFO] - {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 22:06:39 - [INFO] - {{STEP UPDATE}} Executing Check 13 of 16: Klayout Pin Label Purposes Overlapping Drawing
2024-04-23 22:06:39 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 22:06:39 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml -rd thr=24 -rd top_cell_name=user_project_wrapper >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
2024-04-23 22:07:14 - [INFO] - No DRC Violations found
2024-04-23 22:07:14 - [INFO] - {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 22:07:14 - [INFO] - {{STEP UPDATE}} Executing Check 14 of 16: Klayout ZeroArea
2024-04-23 22:07:14 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-04-23 22:07:14 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/drc_checks/klayout/zeroarea.rb.drc -rd input=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/reports/klayout_zeroarea_check.xml -rd thr=24 -rd cleaned_output=/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/outputs/user_project_wrapper_no_zero_areas.gds >& /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/klayout_zeroarea_check.log
2024-04-23 22:07:23 - [INFO] - No DRC Violations found
2024-04-23 22:07:23 - [INFO] - {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-04-23 22:07:23 - [INFO] - {{STEP UPDATE}} Executing Check 15 of 16: OEB
2024-04-23 22:07:23 - [INFO] - Loading LVS environment from /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/lvs/user_project_wrapper/lvs_config.json
2024-04-23 22:07:23 - [INFO] - EXTRACT_FLATGLOB : 16x16_sram 1byteupdatedmanager 1bytewithand 2x2_sram 32x1024_truncation_memory_post 32x32_sram 4x4_sram 6tsram_base_final 8x8_sram andopt buffer inverter_4t myinverter myinverter1 nand2_BA opttruncation oropt precharge read_write_circuit ringsA senseamp sram_4t_layout sram_6t sram_6t_4t updateddesign updatedpowergate write muxopt write_read_bank
2024-04-23 22:07:23 - [INFO] - EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
2024-04-23 22:07:23 - [INFO] - LVS_FLATTEN : user_proj_IMPACT_HEAD
2024-04-23 22:07:23 - [INFO] - LVS_NOFLATTEN : 
2024-04-23 22:07:23 - [INFO] - LVS_IGNORE : 
2024-04-23 22:07:23 - [INFO] - LVS_SPICE_FILES : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/truncation_SRAM.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/privacy_SRAM.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/core_flat_v4.spice
2024-04-23 22:07:23 - [INFO] - LVS_VERILOG_FILES : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/lvs/user_project_wrapper/defines.v /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/verilog/gl/user_proj_IMPACT_HEAD.v /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/verilog/gl/user_project_wrapper.v
2024-04-23 22:07:23 - [INFO] - LAYOUT_FILE : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds
2024-04-23 22:07:23 - [INFO] - run: run_oeb_check
2024-04-23 22:07:23 - [INFO] - OEB output directory: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42
2024-04-23 23:05:00 - [WARNING] - WARNING ERC CHECK FAILED, stat=4, see /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/OEB_check.log
2024-04-23 23:05:00 - [INFO] - {{OEB CHECK PASSED}} The design, user_project_wrapper, has no OEB violations.
2024-04-23 23:05:00 - [INFO] - {{STEP UPDATE}} Executing Check 16 of 16: LVS
2024-04-23 23:05:00 - [INFO] - Loading LVS environment from /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/lvs/user_project_wrapper/lvs_config.json
2024-04-23 23:05:00 - [INFO] - EXTRACT_FLATGLOB : 16x16_sram 1byteupdatedmanager 1bytewithand 2x2_sram 32x1024_truncation_memory_post 32x32_sram 4x4_sram 6tsram_base_final 8x8_sram andopt buffer inverter_4t myinverter myinverter1 nand2_BA opttruncation oropt precharge read_write_circuit ringsA senseamp sram_4t_layout sram_6t sram_6t_4t updateddesign updatedpowergate write muxopt write_read_bank
2024-04-23 23:05:00 - [INFO] - EXTRACT_ABSTRACT : *__fill_* *__fakediode_* *__tapvpwrvgnd_*
2024-04-23 23:05:00 - [INFO] - LVS_FLATTEN : user_proj_IMPACT_HEAD
2024-04-23 23:05:00 - [INFO] - LVS_NOFLATTEN : 
2024-04-23 23:05:00 - [INFO] - LVS_IGNORE : 
2024-04-23 23:05:00 - [INFO] - LVS_SPICE_FILES : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/truncation_SRAM.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/privacy_SRAM.spice /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/core_flat_v4.spice
2024-04-23 23:05:00 - [INFO] - LVS_VERILOG_FILES : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/lvs/user_project_wrapper/defines.v /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/verilog/gl/user_proj_IMPACT_HEAD.v /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/verilog/gl/user_project_wrapper.v
2024-04-23 23:05:00 - [INFO] - LAYOUT_FILE : /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/gds/user_project_wrapper.gds
2024-04-23 23:05:00 - [INFO] - run: run_be_checks
2024-04-23 23:05:00 - [INFO] - LVS output directory: /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42
2024-04-24 00:12:32 - [WARNING] - WARNING ERC CHECK FAILED, stat=4, see /home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs/LVS_check.log
2024-04-24 00:12:32 - [INFO] - {{LVS CHECK PASSED}} The design, user_project_wrapper, has no LVS violations.
2024-04-24 00:12:32 - [INFO] - {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in '/home/engtech/Desktop/Openlane_v2/IMPACT_CI404/precheck_results/23_APR_2024___21_32_42/logs'
2024-04-24 00:12:32 - [CRITICAL] - {{FAILURE}} 3 Check(s) Failed: ['License', 'Default', 'Documentation'] !!!
