package cpu.core.ml2

import chisel3._
import chisel3.util._

import cpu.base._
import cpu.port._
import cpu.port.ml2._
import cpu.temp._

class Top extends Module with ConfigInst {
    val io = IO(new Bundle {
        val pState = new StateIO
        val pTrace = new TraceIO
    })

    val mIFU = Module(new IFU)
    val mIDU = Module(new IDU)
    val mEXU = Module(new EXU)
    val mLSU = Module(new LSU)
    val mWBU = Module(new WBU)

    io.pState.bEndPreFlag := mIDU.io.pCTR.oEndPreFlag
    io.pState.bEndAllFlag := false.B
    io.pState.bEndAllData := mIDU.io.pIDU.oEndData
    io.pState.bCSRType    := CSR_TYPE_X

    io.pTrace.pBase.bPC          := mIFU.io.pIFU.oPC
    io.pTrace.pBase.bPCNext      := mIFU.io.pIFU.oPCNext
    io.pTrace.pBase.bPCEn        := mIDU.io.pCTR.oPCWrEn
    io.pTrace.pBase.bInst        := mIFU.io.pIFU.oInst
    io.pTrace.pGPRRd             <> mIDU.io.pGPRRd
    io.pTrace.pMemInst.pRd.bEn   := mLSU.io.pLSU.oMemRdInstEn
    io.pTrace.pMemInst.pRd.bAddr := mLSU.io.pLSU.oMemRdAddrInst
    io.pTrace.pMemData.pRd.bEn   := mLSU.io.pLSU.oMemRdLoadEn
    io.pTrace.pMemData.pRd.bAddr := mLSU.io.pLSU.oMemRdAddrLoad
    io.pTrace.pMemData.pWr.bEn   := mLSU.io.pLSU.oMemWrEn
    io.pTrace.pMemData.pWr.bAddr := mLSU.io.pLSU.oMemWrAddr
    io.pTrace.pMemData.pWr.bData := mLSU.io.pLSU.oMemWrData
    io.pTrace.pMemData.pWr.bMask := DontCare
    io.pTrace.pCTR               <> mIDU.io.pCTR
    io.pTrace.pIDU               <> mIDU.io.pIDU
    io.pTrace.pEXU               <> mEXU.io.pEXU
    io.pTrace.pLSU               <> mLSU.io.pLSU
    io.pTrace.pWBU               <> mWBU.io.pWBU

    val rInstName = RegNext(mIDU.io.pCTR.oInstName, INST_NAME_X)
    when (rInstName === INST_NAME_X && mIDU.io.pCTR.oStateCurr === STATE_EX) {
        assert(false.B, "Invalid instruction at 0x%x", mIFU.io.pIFU.oPC)
    }
    .elsewhen (rInstName === INST_NAME_EBREAK) {
        io.pState.bEndAllFlag := true.B
    }
    .otherwise {
        io.pState.bEndAllFlag := false.B
    }

    mIFU.io.iInstName := mIDU.io.pCTR.oInstName
    mIFU.io.iPCWrEn   := mIDU.io.pCTR.oPCWrEn
    mIFU.io.iPCWrSrc  := mIDU.io.pCTR.oPCWrSrc
    mIFU.io.iIRWrEn   := mIDU.io.pCTR.oIRWrEn
    mIFU.io.iPCNext   := mEXU.io.pEXU.oPCNext
    mIFU.io.iPCJump   := mEXU.io.pEXU.oPCJump
    mIFU.io.iALUZero  := mEXU.io.pEXU.oALUZero
    mIFU.io.iInst     := mLSU.io.pLSU.oMemRdDataInst

    mIDU.io.iPC        := mIFU.io.pIFU.oPC
    mIDU.io.iInst      := mIFU.io.pIFU.oInst
    mIDU.io.iGPRWrData := mWBU.io.pWBU.oGPRWrData
    mIDU.io.iWaitEn    := mLSU.io.oWaitEn

    mEXU.io.iPCNextEn := mIDU.io.pCTR.oPCNextEn
    mEXU.io.iPCJumpEn := mIDU.io.pCTR.oPCJumpEn
    mEXU.io.iALUType  := mIDU.io.pCTR.oALUType
    mEXU.io.iALURS1   := mIDU.io.pCTR.oALURS1
    mEXU.io.iALURS2   := mIDU.io.pCTR.oALURS2
    mEXU.io.iPC       := mIFU.io.pIFU.oPC
    mEXU.io.iRS1Data  := mIDU.io.pIDU.oRS1Data
    mEXU.io.iRS2Data  := mIDU.io.pIDU.oRS2Data
    mEXU.io.iImmData  := mIDU.io.pIDU.oImmData

    mLSU.io.iMemRdInstEn := mIDU.io.pCTR.oMemRdInstEn
    mLSU.io.iMemRdLoadEn := mIDU.io.pCTR.oMemRdLoadEn
    mLSU.io.iMemRdSrc    := mIDU.io.pCTR.oMemRdSrc
    mLSU.io.iMemWrEn     := mIDU.io.pCTR.oMemWrEn
    mLSU.io.iMemByt      := mIDU.io.pCTR.oMemByt
    mLSU.io.iPC          := mIFU.io.pIFU.oPC
    mLSU.io.iALUOut      := mEXU.io.pEXU.oALUOut
    mLSU.io.iMemWrData   := mEXU.io.pEXU.oMemWrData
    mLSU.io.iState       := mIDU.io.pCTR.oStateCurr

    mWBU.io.iInstName := mIDU.io.pCTR.oInstName
    mWBU.io.iMemByt   := mIDU.io.pCTR.oMemByt
    mWBU.io.iGPRWrSrc := mIDU.io.pCTR.oGPRWrSrc
    mWBU.io.iALUOut   := mEXU.io.pEXU.oALUOut
    mWBU.io.iMemData  := mLSU.io.pLSU.oMemRdData
}
