// Seed: 486672137
macromodule module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3, id_4;
  assign id_1 = id_4;
  assign id_1 = 1;
  wire id_5;
  wand id_6;
  supply1 id_7, id_8, id_9, id_10, id_11;
  assign id_8 = 1;
  assign (pull1, strong0) id_7 = id_6;
  wor id_12, id_13, id_14;
  wire id_15;
  assign id_8 = id_8;
  id_16(
      id_1
  );
  assign id_1 = 1;
  assign module_1.id_2 = 0;
  assign id_13 = 1;
  wire id_17 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    output tri1 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri id_7 id_15,
    input wor id_8,
    output tri1 id_9
    , id_16,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13
);
  wand id_17 = 1 == id_1;
  assign id_9 = 1'b0;
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
