$date
	Mon Oct 28 11:10:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_8bit_tb $end
$var wire 8 ! Q [7:0] $end
$var reg 1 " CLK $end
$var reg 1 # CLR $end
$var reg 8 $ D [7:0] $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 1 # CLR $end
$var wire 8 % D [7:0] $end
$var reg 8 & Q [7:0] $end
$scope begin ff_gen[0] $end
$var parameter 2 ' i $end
$upscope $end
$scope begin ff_gen[1] $end
$var parameter 2 ( i $end
$upscope $end
$scope begin ff_gen[2] $end
$var parameter 3 ) i $end
$upscope $end
$scope begin ff_gen[3] $end
$var parameter 3 * i $end
$upscope $end
$scope begin ff_gen[4] $end
$var parameter 4 + i $end
$upscope $end
$scope begin ff_gen[5] $end
$var parameter 4 , i $end
$upscope $end
$scope begin ff_gen[6] $end
$var parameter 4 - i $end
$upscope $end
$scope begin ff_gen[7] $end
$var parameter 4 . i $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 .
b110 -
b101 ,
b100 +
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
bx &
b0 %
b0 $
0#
0"
bx !
$end
#5000
b0 !
b0 &
1"
#10000
0"
1#
#15000
1"
#20000
0"
0#
#25000
1"
#30000
0"
b10101010 $
b10101010 %
#35000
b10101010 !
b10101010 &
1"
#40000
0"
b11110000 $
b11110000 %
#45000
b11110000 !
b11110000 &
1"
#50000
0"
b1111 $
b1111 %
#55000
b1111 !
b1111 &
1"
#60000
0"
