{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1471560437970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471560437984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 15:47:17 2016 " "Processing started: Thu Aug 18 15:47:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471560437984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560437984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourway_cache -c fourway_cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560437984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1471560438917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/verilog/cache/src/lru_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/verilog/cache/src/lru_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lru_table " "Found entity 1: lru_table" {  } { { "../src/lru_table.sv" "" { Text "D:/Projects/verilog/cache/src/lru_table.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471560478744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560478744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/verilog/cache/src/lru_4_elmt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/verilog/cache/src/lru_4_elmt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lru_4_emlt " "Found entity 1: lru_4_emlt" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471560478748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560478748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/verilog/cache/src/fourway_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/verilog/cache/src/fourway_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourway_cache " "Found entity 1: fourway_cache" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1471560478752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560478752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fourway_cache " "Elaborating entity \"fourway_cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1471560478849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "offset fourway_cache.sv(65) " "Verilog HDL or VHDL warning at fourway_cache.sv(65): object \"offset\" assigned a value but never read" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1471560480818 "|fourway_cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 33 fourway_cache.sv(80) " "Verilog HDL assignment warning at fourway_cache.sv(80): truncated value with size 128 to match size of target (33)" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fourway_cache.sv(98) " "Verilog HDL Case Statement information at fourway_cache.sv(98): all case item expressions in this case statement are onehot" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "129 128 fourway_cache.sv(109) " "Verilog HDL assignment warning at fourway_cache.sv(109): truncated value with size 129 to match size of target (128)" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "129 128 fourway_cache.sv(110) " "Verilog HDL assignment warning at fourway_cache.sv(110): truncated value with size 129 to match size of target (128)" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "129 128 fourway_cache.sv(111) " "Verilog HDL assignment warning at fourway_cache.sv(111): truncated value with size 129 to match size of target (128)" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "129 128 fourway_cache.sv(112) " "Verilog HDL assignment warning at fourway_cache.sv(112): truncated value with size 129 to match size of target (128)" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480819 "|fourway_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lru_table lru_table:lru " "Elaborating entity \"lru_table\" for hierarchy \"lru_table:lru\"" {  } { { "../src/fourway_cache.sv" "lru" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471560480822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lru_4_emlt lru_table:lru\|lru_4_emlt:lru00 " "Elaborating entity \"lru_4_emlt\" for hierarchy \"lru_table:lru\|lru_4_emlt:lru00\"" {  } { { "../src/lru_table.sv" "lru00" { Text "D:/Projects/verilog/cache/src/lru_table.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471560480828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(30) " "Verilog HDL assignment warning at lru_4_elmt.sv(30): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480831 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(31) " "Verilog HDL assignment warning at lru_4_elmt.sv(31): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480832 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(32) " "Verilog HDL assignment warning at lru_4_elmt.sv(32): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480832 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(35) " "Verilog HDL assignment warning at lru_4_elmt.sv(35): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480832 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(37) " "Verilog HDL assignment warning at lru_4_elmt.sv(37): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(38) " "Verilog HDL assignment warning at lru_4_elmt.sv(38): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(41) " "Verilog HDL assignment warning at lru_4_elmt.sv(41): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(42) " "Verilog HDL assignment warning at lru_4_elmt.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(44) " "Verilog HDL assignment warning at lru_4_elmt.sv(44): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(47) " "Verilog HDL assignment warning at lru_4_elmt.sv(47): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(48) " "Verilog HDL assignment warning at lru_4_elmt.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480833 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(49) " "Verilog HDL assignment warning at lru_4_elmt.sv(49): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480834 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(70) " "Verilog HDL assignment warning at lru_4_elmt.sv(70): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480834 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lru_4_elmt.sv(71) " "Verilog HDL assignment warning at lru_4_elmt.sv(71): truncated value with size 32 to match size of target (2)" {  } { { "../src/lru_4_elmt.sv" "" { Text "D:/Projects/verilog/cache/src/lru_4_elmt.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1471560480834 "|fourway_cache|lru_table:lru|lru_4_emlt:lru00"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hit_o GND " "Pin \"hit_o\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|hit_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[0\] GND " "Pin \"data_o\[0\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[1\] GND " "Pin \"data_o\[1\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[2\] GND " "Pin \"data_o\[2\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[3\] GND " "Pin \"data_o\[3\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[4\] GND " "Pin \"data_o\[4\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[5\] GND " "Pin \"data_o\[5\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[6\] GND " "Pin \"data_o\[6\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[7\] GND " "Pin \"data_o\[7\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[8\] GND " "Pin \"data_o\[8\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[9\] GND " "Pin \"data_o\[9\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[10\] GND " "Pin \"data_o\[10\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[11\] GND " "Pin \"data_o\[11\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[12\] GND " "Pin \"data_o\[12\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[13\] GND " "Pin \"data_o\[13\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[14\] GND " "Pin \"data_o\[14\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[15\] GND " "Pin \"data_o\[15\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[16\] GND " "Pin \"data_o\[16\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[17\] GND " "Pin \"data_o\[17\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[18\] GND " "Pin \"data_o\[18\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[19\] GND " "Pin \"data_o\[19\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[20\] GND " "Pin \"data_o\[20\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[21\] GND " "Pin \"data_o\[21\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[22\] GND " "Pin \"data_o\[22\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[23\] GND " "Pin \"data_o\[23\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[24\] GND " "Pin \"data_o\[24\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[25\] GND " "Pin \"data_o\[25\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[26\] GND " "Pin \"data_o\[26\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[27\] GND " "Pin \"data_o\[27\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[28\] GND " "Pin \"data_o\[28\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[29\] GND " "Pin \"data_o\[29\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[30\] GND " "Pin \"data_o\[30\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[31\] GND " "Pin \"data_o\[31\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[32\] GND " "Pin \"data_o\[32\]\" is stuck at GND" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1471560487023 "|fourway_cache|data_o[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1471560487023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1124 " "1124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1471560487925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1471560488552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1471560488552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "166 " "Design contains 166 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[0\] " "No output dependent on input pin \"address_i\[0\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[1\] " "No output dependent on input pin \"address_i\[1\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[2\] " "No output dependent on input pin \"address_i\[2\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[3\] " "No output dependent on input pin \"address_i\[3\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[32\] " "No output dependent on input pin \"address_i\[32\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[33\] " "No output dependent on input pin \"new_cacheline_i\[33\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[34\] " "No output dependent on input pin \"new_cacheline_i\[34\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[35\] " "No output dependent on input pin \"new_cacheline_i\[35\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[36\] " "No output dependent on input pin \"new_cacheline_i\[36\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[37\] " "No output dependent on input pin \"new_cacheline_i\[37\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[38\] " "No output dependent on input pin \"new_cacheline_i\[38\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[39\] " "No output dependent on input pin \"new_cacheline_i\[39\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[40\] " "No output dependent on input pin \"new_cacheline_i\[40\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[41\] " "No output dependent on input pin \"new_cacheline_i\[41\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[42\] " "No output dependent on input pin \"new_cacheline_i\[42\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[43\] " "No output dependent on input pin \"new_cacheline_i\[43\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[44\] " "No output dependent on input pin \"new_cacheline_i\[44\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[45\] " "No output dependent on input pin \"new_cacheline_i\[45\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[46\] " "No output dependent on input pin \"new_cacheline_i\[46\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[47\] " "No output dependent on input pin \"new_cacheline_i\[47\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[48\] " "No output dependent on input pin \"new_cacheline_i\[48\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[49\] " "No output dependent on input pin \"new_cacheline_i\[49\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[50\] " "No output dependent on input pin \"new_cacheline_i\[50\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[51\] " "No output dependent on input pin \"new_cacheline_i\[51\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[52\] " "No output dependent on input pin \"new_cacheline_i\[52\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[53\] " "No output dependent on input pin \"new_cacheline_i\[53\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[54\] " "No output dependent on input pin \"new_cacheline_i\[54\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[55\] " "No output dependent on input pin \"new_cacheline_i\[55\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[56\] " "No output dependent on input pin \"new_cacheline_i\[56\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[57\] " "No output dependent on input pin \"new_cacheline_i\[57\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[58\] " "No output dependent on input pin \"new_cacheline_i\[58\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[59\] " "No output dependent on input pin \"new_cacheline_i\[59\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[60\] " "No output dependent on input pin \"new_cacheline_i\[60\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[61\] " "No output dependent on input pin \"new_cacheline_i\[61\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[61]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[62\] " "No output dependent on input pin \"new_cacheline_i\[62\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[62]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[63\] " "No output dependent on input pin \"new_cacheline_i\[63\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[63]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[64\] " "No output dependent on input pin \"new_cacheline_i\[64\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[64]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[65\] " "No output dependent on input pin \"new_cacheline_i\[65\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[65]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[66\] " "No output dependent on input pin \"new_cacheline_i\[66\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[66]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[67\] " "No output dependent on input pin \"new_cacheline_i\[67\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[67]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[68\] " "No output dependent on input pin \"new_cacheline_i\[68\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[68]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[69\] " "No output dependent on input pin \"new_cacheline_i\[69\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[69]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[70\] " "No output dependent on input pin \"new_cacheline_i\[70\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[70]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[71\] " "No output dependent on input pin \"new_cacheline_i\[71\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[71]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[72\] " "No output dependent on input pin \"new_cacheline_i\[72\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[72]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[73\] " "No output dependent on input pin \"new_cacheline_i\[73\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[73]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[74\] " "No output dependent on input pin \"new_cacheline_i\[74\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[74]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[75\] " "No output dependent on input pin \"new_cacheline_i\[75\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[75]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[76\] " "No output dependent on input pin \"new_cacheline_i\[76\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[76]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[77\] " "No output dependent on input pin \"new_cacheline_i\[77\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[77]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[78\] " "No output dependent on input pin \"new_cacheline_i\[78\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[78]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[79\] " "No output dependent on input pin \"new_cacheline_i\[79\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[79]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[80\] " "No output dependent on input pin \"new_cacheline_i\[80\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[80]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[81\] " "No output dependent on input pin \"new_cacheline_i\[81\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[81]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[82\] " "No output dependent on input pin \"new_cacheline_i\[82\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[82]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[83\] " "No output dependent on input pin \"new_cacheline_i\[83\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[83]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[84\] " "No output dependent on input pin \"new_cacheline_i\[84\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[84]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[85\] " "No output dependent on input pin \"new_cacheline_i\[85\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[85]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[86\] " "No output dependent on input pin \"new_cacheline_i\[86\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[86]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[87\] " "No output dependent on input pin \"new_cacheline_i\[87\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[87]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[88\] " "No output dependent on input pin \"new_cacheline_i\[88\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[88]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[89\] " "No output dependent on input pin \"new_cacheline_i\[89\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[89]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[90\] " "No output dependent on input pin \"new_cacheline_i\[90\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[90]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[91\] " "No output dependent on input pin \"new_cacheline_i\[91\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[91]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[92\] " "No output dependent on input pin \"new_cacheline_i\[92\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[92]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[93\] " "No output dependent on input pin \"new_cacheline_i\[93\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[93]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[94\] " "No output dependent on input pin \"new_cacheline_i\[94\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[94]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[95\] " "No output dependent on input pin \"new_cacheline_i\[95\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[95]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[96\] " "No output dependent on input pin \"new_cacheline_i\[96\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[96]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[97\] " "No output dependent on input pin \"new_cacheline_i\[97\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[97]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[98\] " "No output dependent on input pin \"new_cacheline_i\[98\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[98]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[99\] " "No output dependent on input pin \"new_cacheline_i\[99\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[99]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[100\] " "No output dependent on input pin \"new_cacheline_i\[100\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[100]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[101\] " "No output dependent on input pin \"new_cacheline_i\[101\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[101]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[102\] " "No output dependent on input pin \"new_cacheline_i\[102\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[102]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[103\] " "No output dependent on input pin \"new_cacheline_i\[103\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[103]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[104\] " "No output dependent on input pin \"new_cacheline_i\[104\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[104]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[105\] " "No output dependent on input pin \"new_cacheline_i\[105\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[105]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[106\] " "No output dependent on input pin \"new_cacheline_i\[106\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[106]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[107\] " "No output dependent on input pin \"new_cacheline_i\[107\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[107]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[108\] " "No output dependent on input pin \"new_cacheline_i\[108\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[108]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[109\] " "No output dependent on input pin \"new_cacheline_i\[109\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[109]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[110\] " "No output dependent on input pin \"new_cacheline_i\[110\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[110]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[111\] " "No output dependent on input pin \"new_cacheline_i\[111\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[111]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[112\] " "No output dependent on input pin \"new_cacheline_i\[112\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[112]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[113\] " "No output dependent on input pin \"new_cacheline_i\[113\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[113]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[114\] " "No output dependent on input pin \"new_cacheline_i\[114\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[114]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[115\] " "No output dependent on input pin \"new_cacheline_i\[115\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[115]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[116\] " "No output dependent on input pin \"new_cacheline_i\[116\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[116]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[117\] " "No output dependent on input pin \"new_cacheline_i\[117\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[117]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[118\] " "No output dependent on input pin \"new_cacheline_i\[118\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[118]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[119\] " "No output dependent on input pin \"new_cacheline_i\[119\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[119]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[120\] " "No output dependent on input pin \"new_cacheline_i\[120\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[120]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[121\] " "No output dependent on input pin \"new_cacheline_i\[121\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[121]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[122\] " "No output dependent on input pin \"new_cacheline_i\[122\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[122]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[123\] " "No output dependent on input pin \"new_cacheline_i\[123\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[123]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[124\] " "No output dependent on input pin \"new_cacheline_i\[124\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[124]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[125\] " "No output dependent on input pin \"new_cacheline_i\[125\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[125]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[126\] " "No output dependent on input pin \"new_cacheline_i\[126\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[126]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[127\] " "No output dependent on input pin \"new_cacheline_i\[127\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[127]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[128\] " "No output dependent on input pin \"new_cacheline_i\[128\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[128]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[31\] " "No output dependent on input pin \"address_i\[31\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[30\] " "No output dependent on input pin \"address_i\[30\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[29\] " "No output dependent on input pin \"address_i\[29\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[28\] " "No output dependent on input pin \"address_i\[28\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[27\] " "No output dependent on input pin \"address_i\[27\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[26\] " "No output dependent on input pin \"address_i\[26\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[25\] " "No output dependent on input pin \"address_i\[25\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[24\] " "No output dependent on input pin \"address_i\[24\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[23\] " "No output dependent on input pin \"address_i\[23\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[22\] " "No output dependent on input pin \"address_i\[22\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[21\] " "No output dependent on input pin \"address_i\[21\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[20\] " "No output dependent on input pin \"address_i\[20\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[19\] " "No output dependent on input pin \"address_i\[19\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[18\] " "No output dependent on input pin \"address_i\[18\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[17\] " "No output dependent on input pin \"address_i\[17\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[16\] " "No output dependent on input pin \"address_i\[16\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[15\] " "No output dependent on input pin \"address_i\[15\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[14\] " "No output dependent on input pin \"address_i\[14\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[13\] " "No output dependent on input pin \"address_i\[13\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[12\] " "No output dependent on input pin \"address_i\[12\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[11\] " "No output dependent on input pin \"address_i\[11\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[10\] " "No output dependent on input pin \"address_i\[10\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[9\] " "No output dependent on input pin \"address_i\[9\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[8\] " "No output dependent on input pin \"address_i\[8\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wen_i " "No output dependent on input pin \"wen_i\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|wen_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ren_i " "No output dependent on input pin \"ren_i\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|ren_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[5\] " "No output dependent on input pin \"address_i\[5\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[4\] " "No output dependent on input pin \"address_i\[4\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[7\] " "No output dependent on input pin \"address_i\[7\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_i\[6\] " "No output dependent on input pin \"address_i\[6\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|address_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[0\] " "No output dependent on input pin \"new_cacheline_i\[0\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[1\] " "No output dependent on input pin \"new_cacheline_i\[1\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[2\] " "No output dependent on input pin \"new_cacheline_i\[2\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[3\] " "No output dependent on input pin \"new_cacheline_i\[3\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[4\] " "No output dependent on input pin \"new_cacheline_i\[4\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[5\] " "No output dependent on input pin \"new_cacheline_i\[5\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[6\] " "No output dependent on input pin \"new_cacheline_i\[6\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[7\] " "No output dependent on input pin \"new_cacheline_i\[7\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[8\] " "No output dependent on input pin \"new_cacheline_i\[8\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[9\] " "No output dependent on input pin \"new_cacheline_i\[9\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[10\] " "No output dependent on input pin \"new_cacheline_i\[10\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[11\] " "No output dependent on input pin \"new_cacheline_i\[11\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[12\] " "No output dependent on input pin \"new_cacheline_i\[12\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[13\] " "No output dependent on input pin \"new_cacheline_i\[13\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[14\] " "No output dependent on input pin \"new_cacheline_i\[14\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[15\] " "No output dependent on input pin \"new_cacheline_i\[15\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[16\] " "No output dependent on input pin \"new_cacheline_i\[16\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[17\] " "No output dependent on input pin \"new_cacheline_i\[17\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[18\] " "No output dependent on input pin \"new_cacheline_i\[18\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[19\] " "No output dependent on input pin \"new_cacheline_i\[19\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[20\] " "No output dependent on input pin \"new_cacheline_i\[20\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[21\] " "No output dependent on input pin \"new_cacheline_i\[21\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[22\] " "No output dependent on input pin \"new_cacheline_i\[22\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[23\] " "No output dependent on input pin \"new_cacheline_i\[23\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[24\] " "No output dependent on input pin \"new_cacheline_i\[24\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[25\] " "No output dependent on input pin \"new_cacheline_i\[25\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[26\] " "No output dependent on input pin \"new_cacheline_i\[26\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[27\] " "No output dependent on input pin \"new_cacheline_i\[27\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[28\] " "No output dependent on input pin \"new_cacheline_i\[28\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[29\] " "No output dependent on input pin \"new_cacheline_i\[29\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[30\] " "No output dependent on input pin \"new_cacheline_i\[30\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[31\] " "No output dependent on input pin \"new_cacheline_i\[31\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "new_cacheline_i\[32\] " "No output dependent on input pin \"new_cacheline_i\[32\]\"" {  } { { "../src/fourway_cache.sv" "" { Text "D:/Projects/verilog/cache/src/fourway_cache.sv" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1471560488981 "|fourway_cache|new_cacheline_i[32]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1471560488981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "166 " "Implemented 166 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1471560489003 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1471560489003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1471560489003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471560489218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 15:48:09 2016 " "Processing ended: Thu Aug 18 15:48:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471560489218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471560489218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471560489218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1471560489218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1471560493907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471560493922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 15:48:11 2016 " "Processing started: Thu Aug 18 15:48:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471560493922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1471560493922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1471560493922 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1471560495802 ""}
{ "Info" "0" "" "Project  = fourway_cache" {  } {  } 0 0 "Project  = fourway_cache" 0 0 "Fitter" 0 0 1471560495805 ""}
{ "Info" "0" "" "Revision = fourway_cache" {  } {  } 0 0 "Revision = fourway_cache" 0 0 "Fitter" 0 0 1471560495805 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1471560496403 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "fourway_cache EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design fourway_cache" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1471560503045 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1471560503045 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1471560503215 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1471560503216 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1471560504814 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1471560504834 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471560505391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471560505391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471560505391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1471560505391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1471560505391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 0 { 0 ""} 0 428 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471560505399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 0 { 0 ""} 0 430 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471560505399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 0 { 0 ""} 0 432 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471560505399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 0 { 0 ""} 0 434 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471560505399 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 0 { 0 ""} 0 436 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1471560505399 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1471560505399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1471560505408 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "200 200 " "No exact pin location assignment(s) for 200 pins of 200 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1471560506741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fourway_cache.sdc " "Synopsys Design Constraints File file not found: 'fourway_cache.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1471560507309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1471560507311 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1471560507312 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1471560507314 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1471560507317 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1471560507318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1471560507319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1471560507327 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471560507329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1471560507329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471560507333 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1471560507338 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1471560507341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1471560507341 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1471560507343 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1471560507344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1471560507347 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1471560507347 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "200 unused 2.5V 166 34 0 " "Number of I/O pins in group: 200 (unused VREF, 2.5V VCCIO, 166 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1471560507365 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1471560507365 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1471560507365 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1471560507369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1471560507369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1471560507369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471560508170 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1471560508184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1471560510509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471560510581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1471560510622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1471560511235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471560511236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1471560512332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "D:/Projects/verilog/cache/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 12 { 0 ""} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1471560514056 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1471560514056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1471560514171 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1471560514171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1471560514171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471560514175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1471560514599 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471560514621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471560515186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1471560515186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1471560516384 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1471560517601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/verilog/cache/prj/output_files/fourway_cache.fit.smsg " "Generated suppressed messages file D:/Projects/verilog/cache/prj/output_files/fourway_cache.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1471560519280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471560520469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 15:48:40 2016 " "Processing ended: Thu Aug 18 15:48:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471560520469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471560520469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471560520469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1471560520469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1471560523785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471560523798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 15:48:43 2016 " "Processing started: Thu Aug 18 15:48:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471560523798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1471560523798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1471560523798 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1471560526182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1471560526283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471560527008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 15:48:47 2016 " "Processing ended: Thu Aug 18 15:48:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471560527008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471560527008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471560527008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1471560527008 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1471560528358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1471560530718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471560530732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 15:48:49 2016 " "Processing started: Thu Aug 18 15:48:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471560530732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560530732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fourway_cache -c fourway_cache " "Command: quartus_sta fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560530733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1471560531283 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560531695 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560531896 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560531896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fourway_cache.sdc " "Synopsys Design Constraints File file not found: 'fourway_cache.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532621 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532621 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532623 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532625 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532625 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1471560532628 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532692 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471560532715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560532879 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471560532934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560533032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534382 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534546 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534546 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534547 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534621 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560534771 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1471560534797 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535038 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535039 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535039 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560535163 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560536594 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560536595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471560536847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 15:48:56 2016 " "Processing ended: Thu Aug 18 15:48:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471560536847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471560536847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471560536847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560536847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1471560539551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1471560539563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 15:48:58 2016 " "Processing started: Thu Aug 18 15:48:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1471560539563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471560539563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fourway_cache -c fourway_cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1471560539563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_85c_slow.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_85c_slow.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_0c_slow.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_0c_slow.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_min_1200mv_0c_fast.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_min_1200mv_0c_fast.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache.svo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache.svo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541733 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_85c_v_slow.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_85c_v_slow.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_6_1200mv_0c_v_slow.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_6_1200mv_0c_v_slow.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560541913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_min_1200mv_0c_v_fast.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_min_1200mv_0c_v_fast.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560542000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fourway_cache_v.sdo D:/Projects/verilog/cache/prj/simulation/modelsim/ simulation " "Generated file fourway_cache_v.sdo in folder \"D:/Projects/verilog/cache/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1471560542092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1471560542313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 15:49:02 2016 " "Processing ended: Thu Aug 18 15:49:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1471560542313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1471560542313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1471560542313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1471560542313 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 234 s " "Quartus Prime Full Compilation was successful. 0 errors, 234 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1471560543139 ""}
