/*
* <:copyright-BRCM:2012:DUAL/GPL:standard
* 
*    Copyright (c) 2012 Broadcom Corporation
*    All Rights Reserved
* 
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License, version 2, as published by
* the Free Software Foundation (the "GPL").
* 
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
* 
* 
* A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
* writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
* Boston, MA 02111-1307, USA.
* 
* :> 
*/

/*  File automatically generated by Reggae at 09/08/2011  17:32:58   */

/* Addresses for Multiple blocks and/or functions */

#include "bl_os_wraper.h"
#include "bl_lilac_pcie.h"

stt_uint32 PCIE_CORE_RC_ID_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_ID_ADDRESS,
	CE_PCIE_CORE_1_RC_ID_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_ID_ARRAY);

stt_uint32 PCIE_CORE_RC_STS_CMD_RGSTR_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_STS_CMD_RGSTR_ADDRESS,
	CE_PCIE_CORE_1_RC_STS_CMD_RGSTR_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_STS_CMD_RGSTR_ARRAY);

stt_uint32 PCIE_CORE_RC_CLS_REV_ID_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_CLS_REV_ID_ADDRESS,
	CE_PCIE_CORE_1_RC_CLS_REV_ID_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_CLS_REV_ID_ARRAY);

stt_uint32 PCIE_CORE_RC_BIST_HEAD_LAT_CACH_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_BIST_HEAD_LAT_CACH_ADDRESS,
	CE_PCIE_CORE_1_RC_BIST_HEAD_LAT_CACH_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_BIST_HEAD_LAT_CACH_ARRAY);

stt_uint32 PCIE_CORE_RC_LT_SP_BUS_N_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_LT_SP_BUS_N_ADDRESS,
	CE_PCIE_CORE_1_RC_LT_SP_BUS_N_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_LT_SP_BUS_N_ARRAY);

stt_uint32 PCIE_CORE_RC_SS_IO_LT_BAS_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_SS_IO_LT_BAS_ADDRESS,
	CE_PCIE_CORE_1_RC_SS_IO_LT_BAS_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_SS_IO_LT_BAS_ARRAY);

stt_uint32 PCIE_CORE_RC_MEM_LT_BAS_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_MEM_LT_BAS_ADDRESS,
	CE_PCIE_CORE_1_RC_MEM_LT_BAS_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_MEM_LT_BAS_ARRAY);

stt_uint32 PCIE_CORE_RC_PF_MEM_LT_BAS_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_PF_MEM_LT_BAS_ADDRESS,
	CE_PCIE_CORE_1_RC_PF_MEM_LT_BAS_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_PF_MEM_LT_BAS_ARRAY);

stt_uint32 PCIE_CORE_RC_IO_LT_BAS_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_IO_LT_BAS_ADDRESS,
	CE_PCIE_CORE_1_RC_IO_LT_BAS_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_IO_LT_BAS_ARRAY);

stt_uint32 PCIE_CORE_RC_CAPPTR_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_CAPPTR_ADDRESS,
	CE_PCIE_CORE_1_RC_CAPPTR_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_CAPPTR_ARRAY);

stt_uint32 PCIE_CORE_RC_BRDG_INT_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_BRDG_INT_ADDRESS,
	CE_PCIE_CORE_1_RC_BRDG_INT_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_BRDG_INT_ARRAY);

stt_uint32 PCIE_CORE_RC_CFG_PWR_CAP_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_CFG_PWR_CAP_ADDRESS,
	CE_PCIE_CORE_1_RC_CFG_PWR_CAP_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_CFG_PWR_CAP_ARRAY);

stt_uint32 PCIE_CORE_RC_PWR_CSR_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_PWR_CSR_ADDRESS,
	CE_PCIE_CORE_1_RC_PWR_CSR_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_PWR_CSR_ARRAY);

stt_uint32 PCIE_CORE_RC_PCIE_CAP_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_PCIE_CAP_ADDRESS,
	CE_PCIE_CORE_1_RC_PCIE_CAP_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_PCIE_CAP_ARRAY);

stt_uint32 PCIE_CORE_RC_MSG_CTR_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_MSG_CTR_ADDRESS,
	CE_PCIE_CORE_1_RC_MSG_CTR_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_MSG_CTR_ARRAY);

stt_uint32 PCIE_CORE_RC_DEV_STS_CTRL_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_DEV_STS_CTRL_ADDRESS,
	CE_PCIE_CORE_1_RC_DEV_STS_CTRL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_DEV_STS_CTRL_ARRAY);

stt_uint32 PCIE_CORE_RC_MSI_DATA_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_MSI_DATA_ADDRESS,
	CE_PCIE_CORE_1_RC_MSI_DATA_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_MSI_DATA_ARRAY);

stt_uint32 PCIE_CORE_RC_LNK_STS_CTRL_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_LNK_STS_CTRL_ADDRESS,
	CE_PCIE_CORE_1_RC_LNK_STS_CTRL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_LNK_STS_CTRL_ARRAY);

stt_uint32 PCIE_CORE_RC_SLT_STS_CTRL_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_SLT_STS_CTRL_ADDRESS,
	CE_PCIE_CORE_1_RC_SLT_STS_CTRL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_SLT_STS_CTRL_ARRAY);

stt_uint32 PCIE_CORE_RC_RC_CAP_CTRL_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_RC_CAP_CTRL_ADDRESS,
	CE_PCIE_CORE_1_RC_RC_CAP_CTRL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_RC_CAP_CTRL_ARRAY);

stt_uint32 PCIE_CORE_RC_MSIX_CTR_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_MSIX_CTR_ADDRESS,
	CE_PCIE_CORE_1_RC_MSIX_CTR_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_MSIX_CTR_ARRAY);

stt_uint32 PCIE_CORE_RC_PVC_STS_CTRL_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_PVC_STS_CTRL_ADDRESS,
	CE_PCIE_CORE_1_RC_PVC_STS_CTRL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_PVC_STS_CTRL_ARRAY);

stt_uint32 PCIE_CORE_RC_VC_STS_RSV_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_VC_STS_RSV_ADDRESS,
	CE_PCIE_CORE_1_RC_VC_STS_RSV_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_VC_STS_RSV_ARRAY);

stt_uint32 PCIE_CORE_RC_VCR_STS_R1_ARRAY [ 2 ] =
{
	CE_PCIE_CORE_0_RC_VCR_STS_R1_ADDRESS,
	CE_PCIE_CORE_1_RC_VCR_STS_R1_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_CORE_RC_VCR_STS_R1_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_VEN_MSG_DATA_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_VEN_MSG_DATA_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_VEN_MSG_DATA_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_VEN_MSG_DATA_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_VEN_MSG_DATA_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_VEN_MSG_DATA_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_VEN_MSG_DATA_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_VEN_MSG_DATA_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_VEN_MSG_CONTRL_REG_0_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_VEN_MSG_CONTRL_REG_0_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_VEN_MSG_CONTRL_REG_0_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_VEN_MSG_CONTRL_REG_0_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_VEN_MSG_CONTRL_REG_1_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_VEN_MSG_CONTRL_REG_1_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_VEN_MSG_CONTRL_REG_1_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_VEN_MSG_CONTRL_REG_1_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_SYSTEM_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_SYSTEM_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_SYSTEM_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_SYSTEM_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_3_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_3_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_3_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_3_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_4_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_4_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_4_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_4_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_5_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_5_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_5_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_5_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_6_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_6_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_6_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_6_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_7_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_7_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_7_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_7_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_8_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_8_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_8_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_8_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_9_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_9_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_9_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_9_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_10_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_10_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_10_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_10_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_11_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_11_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_11_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_11_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_CONFIGURATION_12_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_CONFIGURATION_12_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_CONFIGURATION_12_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_CONFIGURATION_12_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DEBUG_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DEBUG_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DEBUG_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DEBUG_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DEBUG_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DEBUG_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DEBUG_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DEBUG_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_CTRL_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_CTRL_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_CTRL_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_CTRL_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_RTLH_RFC_DATA_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_RTLH_RFC_DATA_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_RTLH_RFC_DATA_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_RTLH_RFC_DATA_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_INTERRUPT_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_INTERRUPT_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_INTERRUPT_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_INTERRUPT_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_INT_MASK_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_INT_MASK_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_INT_MASK_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_INT_MASK_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_INT_RESET_WIRE_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_INT_RESET_WIRE_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_INT_RESET_WIRE_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_INT_RESET_WIRE_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_MSG_PAYLOAD_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_MSG_PAYLOAD_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_MSG_PAYLOAD_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_MSG_PAYLOAD_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_MSG_REQ_ID_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_MSG_REQ_ID_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_MSG_REQ_ID_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_MSG_REQ_ID_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_TRGT_TIMEOUT_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_TRGT_TIMEOUT_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_TRGT_TIMEOUT_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_TRGT_TIMEOUT_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_TRGT_LOOKUP_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_TRGT_LOOKUP_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_TRGT_LOOKUP_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_TRGT_LOOKUP_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_RADM_TIMEOUT_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_RADM_TIMEOUT_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_RADM_TIMEOUT_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_RADM_TIMEOUT_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_SLV_RESP_MISC_INFO_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_SLV_RESP_MISC_INFO_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_SLV_RESP_MISC_INFO_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_SLV_RESP_MISC_INFO_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_ERR_MAP_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_ERR_MAP_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_ERR_MAP_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_ERR_MAP_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_MSTR_REQ_MISC_INFO_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_MSTR_REQ_MISC_INFO_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_MSTR_REQ_MISC_INFO_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_MSTR_REQ_MISC_INFO_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_ENDIAN_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_ENDIAN_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_ENDIAN_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_ENDIAN_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_SLV_REQ_MISC_INFO_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_SLV_REQ_MISC_INFO_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_SLV_REQ_MISC_INFO_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_SLV_REQ_MISC_INFO_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_MSTR_RESP_MISC_INFO_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_MSTR_RESP_MISC_INFO_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_MSTR_RESP_MISC_INFO_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_MSTR_RESP_MISC_INFO_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_POWER_MANAGMENT_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_POWER_MANAGMENT_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_POWER_MANAGMENT_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_POWER_MANAGMENT_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_ADDRESS_CONTROL_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_ADDRESS_CONTROL_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_ADDRESS_CONTROL_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_ADDRESS_CONTROL_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_ADDRESS_CONTROL_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_ADDRESS_CONTROL_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_ADDRESS_CONTROL_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_ADDRESS_CONTROL_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_R_ADDR_OUT_1_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_R_ADDR_OUT_1_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_R_ADDR_OUT_1_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_R_ADDR_OUT_1_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_R_ADDR_OUT_2_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_R_ADDR_OUT_2_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_R_ADDR_OUT_2_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_R_ADDR_OUT_2_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_X_ADDR_OUT_1_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_X_ADDR_OUT_1_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_X_ADDR_OUT_1_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_X_ADDR_OUT_1_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_X_ADDR_OUT_2_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_X_ADDR_OUT_2_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_X_ADDR_OUT_2_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_X_ADDR_OUT_2_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DEBUG_CONTROL_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DEBUG_CONTROL_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DEBUG_CONTROL_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DEBUG_CONTROL_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_APP_INIT_RST_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_APP_INIT_RST_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_APP_INIT_RST_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_APP_INIT_RST_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_PHY_CFG_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_PHY_CFG_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_PHY_CFG_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_PHY_CFG_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_3_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_3_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_3_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_3_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_4_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_4_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_4_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_4_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_5_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_5_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_5_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_5_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_6_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_6_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_6_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_6_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_7_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_7_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_7_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_7_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_8_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_8_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_8_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_8_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_9_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_9_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_9_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_9_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_10_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_10_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_10_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_10_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_11_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_11_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_11_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_11_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_12_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_12_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_12_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_12_REG_ARRAY);

stt_uint32 PCIE_REGFILE_CORE_DIAG_STATUS_13_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_CORE_DIAG_STATUS_13_REG_ADDRESS,
	CE_PCIE_REGFILE_1_CORE_DIAG_STATUS_13_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_CORE_DIAG_STATUS_13_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_3_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_3_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_3_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_3_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_4_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_4_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_4_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_4_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_5_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_5_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_5_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_5_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_6_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_6_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_6_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_6_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_7_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_7_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_7_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_7_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_8_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_8_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_8_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_8_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_9_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_9_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_9_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_9_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_10_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_10_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_10_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_10_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_11_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_11_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_11_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_11_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_12_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_12_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_12_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_12_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_13_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_13_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_13_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_13_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_14_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_14_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_14_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_14_REG_ARRAY);

stt_uint32 PCIE_REGFILE_AHB2EC_AHB_CFG_15_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_AHB2EC_AHB_CFG_15_REG_ADDRESS,
	CE_PCIE_REGFILE_1_AHB2EC_AHB_CFG_15_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_AHB2EC_AHB_CFG_15_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_3_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_3_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_3_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_3_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_4_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_4_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_4_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_4_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_5_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_5_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_5_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_5_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_6_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_6_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_6_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_6_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_7_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_7_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_7_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_7_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_8_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_8_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_8_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_8_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_9_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_9_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_9_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_9_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_10_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_10_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_10_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_10_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_11_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_11_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_11_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_11_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_12_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_12_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_12_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_12_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_0_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_0_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_0_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_0_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_1_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_1_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_1_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_1_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_2_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_2_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_2_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_2_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_3_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_3_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_3_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_3_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_4_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_4_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_4_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_4_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_5_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_5_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_5_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_5_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_6_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_6_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_6_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_6_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_ENDIAN_7_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_ENDIAN_7_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_ENDIAN_7_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_ENDIAN_7_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_13_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_13_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_13_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_13_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_14_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_14_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_14_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_14_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_15_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_15_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_15_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_15_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_16_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_16_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_16_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_16_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_17_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_17_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_17_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_17_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_18_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_18_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_18_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_18_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_19_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_19_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_19_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_19_REG_ARRAY);

stt_uint32 PCIE_REGFILE_EC2AHB_EC_CFG_20_REG_ARRAY [ 2 ] =
{
	CE_PCIE_REGFILE_0_EC2AHB_EC_CFG_20_REG_ADDRESS,
	CE_PCIE_REGFILE_1_EC2AHB_EC_CFG_20_REG_ADDRESS
} ;

EXPORT_SYMBOL(PCIE_REGFILE_EC2AHB_EC_CFG_20_REG_ARRAY);
