/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [4:0] _03_;
  reg [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_5z[6] & _00_);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_9z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] | celloutsig_0_0z) & (celloutsig_0_3z[2] | celloutsig_0_2z[1]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[21]) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_13z = celloutsig_0_5z | ~(celloutsig_0_8z);
  assign celloutsig_0_15z = celloutsig_0_13z | ~(celloutsig_0_4z);
  assign celloutsig_1_11z = in_data[111] | ~(_01_);
  assign celloutsig_0_10z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[133];
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_3z[2]);
  assign celloutsig_1_0z = ~(in_data[110] ^ in_data[154]);
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_11z, _02_[2:0] } + { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_9z };
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 3'h0;
    else _17_ <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z };
  assign _02_[2:0] = _17_;
  reg [4:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 5'h00;
    else _18_ <= in_data[187:183];
  assign { _03_[4], _00_, _03_[2:1], _01_ } = _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 5'h00;
    else _04_ <= celloutsig_1_2z[9:5];
  assign celloutsig_1_17z = { celloutsig_1_5z[4:0], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_16z } / { 1'h1, celloutsig_1_5z[1:0], _04_, celloutsig_1_12z, _03_[4], _00_, _03_[2:1], _01_, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_17z[15:8], _03_[4], _00_, _03_[2:1], _01_, celloutsig_1_1z } / { 1'h1, in_data[114:109], celloutsig_1_11z, _03_[4], _00_, _03_[2:1], _01_, celloutsig_1_11z };
  assign celloutsig_1_7z = celloutsig_1_2z[17:11] && celloutsig_1_2z[13:7];
  assign celloutsig_0_0z = in_data[69:52] || in_data[20:3];
  assign celloutsig_0_6z = { celloutsig_0_2z[1:0], celloutsig_0_3z } || in_data[53:49];
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z } || { _02_[2:0], celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_5z || { in_data[174:173], _04_ };
  assign celloutsig_1_5z = celloutsig_1_2z[3] ? in_data[179:173] : { in_data[182], celloutsig_1_1z, _03_[4], _00_, _03_[2:1], _01_ };
  assign celloutsig_0_3z = - celloutsig_0_2z;
  assign celloutsig_1_2z = - { in_data[169:152], celloutsig_1_0z };
  assign celloutsig_1_15z = _04_[4:2] | { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[29:27] | { in_data[27:26], celloutsig_0_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z } | { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_8z = ~^ { in_data[81], _02_[2:0] };
  assign celloutsig_0_5z = ~((in_data[32] & celloutsig_0_2z[2]) | celloutsig_0_3z[1]);
  assign celloutsig_1_10z = ~((_03_[4] & celloutsig_1_9z) | celloutsig_1_7z);
  assign _02_[4:3] = { celloutsig_0_4z, celloutsig_0_11z };
  assign { _03_[3], _03_[0] } = { _00_, _01_ };
  assign { out_data[141:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
