
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 2)  (142 531)  (142 531)  routing T_3_33.span4_vert_2 <X> T_3_33.lc_trk_g0_2
 (6 3)  (144 530)  (144 530)  routing T_3_33.span4_vert_2 <X> T_3_33.lc_trk_g0_2
 (7 3)  (145 530)  (145 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (5 6)  (143 535)  (143 535)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (146 534)  (146 534)  routing T_3_33.span4_horz_r_7 <X> T_3_33.lc_trk_g0_7
 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g0_2 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (11 4)  (213 532)  (213 532)  routing T_4_33.lc_trk_g1_0 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (215 532)  (215 532)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_6 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (4 6)  (196 535)  (196 535)  routing T_4_33.span4_horz_r_14 <X> T_4_33.lc_trk_g0_6
 (5 7)  (197 534)  (197 534)  routing T_4_33.span4_horz_r_14 <X> T_4_33.lc_trk_g0_6
 (7 7)  (199 534)  (199 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (4 8)  (196 536)  (196 536)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (4 9)  (196 537)  (196 537)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (6 9)  (198 537)  (198 537)  routing T_4_33.span4_vert_8 <X> T_4_33.lc_trk_g1_0
 (7 9)  (199 537)  (199 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (4 10)  (196 539)  (196 539)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g1_2
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (4 11)  (196 538)  (196 538)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g1_2
 (6 11)  (198 538)  (198 538)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g1_2
 (7 11)  (199 538)  (199 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (10 11)  (212 538)  (212 538)  routing T_4_33.lc_trk_g1_7 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (5 14)  (197 543)  (197 543)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g1_7
 (7 14)  (199 543)  (199 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit
 (8 15)  (200 542)  (200 542)  routing T_4_33.span4_horz_r_7 <X> T_4_33.lc_trk_g1_7


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_horz_r_8 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 1)  (239 529)  (239 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (11 4)  (267 532)  (267 532)  routing T_5_33.lc_trk_g1_0 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (239 533)  (239 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (11 6)  (267 535)  (267 535)  routing T_5_33.span4_vert_13 <X> T_5_33.span4_horz_l_14
 (12 6)  (268 535)  (268 535)  routing T_5_33.span4_vert_13 <X> T_5_33.span4_horz_l_14
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0

 (6 9)  (252 537)  (252 537)  routing T_5_33.span12_vert_8 <X> T_5_33.lc_trk_g1_0
 (7 9)  (253 537)  (253 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0


IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_vert_27 <X> T_6_33.lc_trk_g0_3
 (6 2)  (306 531)  (306 531)  routing T_6_33.span4_vert_27 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (4 3)  (304 530)  (304 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (5 3)  (305 530)  (305 530)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g0_2
 (7 3)  (307 530)  (307 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (8 3)  (308 530)  (308 530)  routing T_6_33.span4_vert_27 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (5 4)  (305 532)  (305 532)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (7 4)  (307 532)  (307 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (8 5)  (308 533)  (308 533)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g0_5
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (322 533)  (322 533)  routing T_6_33.lc_trk_g0_2 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_horz_r_1 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (8 9)  (308 537)  (308 537)  routing T_6_33.span4_horz_r_1 <X> T_6_33.lc_trk_g1_1
 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g0_5 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (322 540)  (322 540)  routing T_6_33.span4_vert_43 <X> T_6_33.span4_horz_l_15
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (11 0)  (375 528)  (375 528)  routing T_7_33.span4_horz_r_0 <X> T_7_33.span4_horz_l_12
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (375 532)  (375 532)  routing T_7_33.lc_trk_g1_4 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (4 8)  (358 536)  (358 536)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g1_0
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (6 9)  (360 537)  (360 537)  routing T_7_33.span4_vert_0 <X> T_7_33.lc_trk_g1_0
 (7 9)  (361 537)  (361 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_0 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (375 540)  (375 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (12 12)  (376 540)  (376 540)  routing T_7_33.span4_vert_19 <X> T_7_33.span4_horz_l_15
 (4 13)  (358 541)  (358 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (5 13)  (359 541)  (359 541)  routing T_7_33.span4_horz_r_4 <X> T_7_33.lc_trk_g1_4
 (7 13)  (361 541)  (361 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (5 14)  (359 543)  (359 543)  routing T_7_33.span4_horz_r_7 <X> T_7_33.lc_trk_g1_7
 (7 14)  (361 543)  (361 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (8 15)  (362 542)  (362 542)  routing T_7_33.span4_horz_r_7 <X> T_7_33.lc_trk_g1_7


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_horz_r_15 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (416 543)  (416 543)  routing T_8_33.span4_horz_r_15 <X> T_8_33.lc_trk_g1_7
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0

 (11 12)  (471 540)  (471 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15
 (12 12)  (472 540)  (472 540)  routing T_9_33.span4_vert_19 <X> T_9_33.span4_horz_l_15


IO_Tile_10_33

 (11 0)  (525 528)  (525 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (12 0)  (526 528)  (526 528)  routing T_10_33.span4_vert_1 <X> T_10_33.span4_horz_l_12
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (11 2)  (525 531)  (525 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (12 2)  (526 531)  (526 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_horz_r_2 <X> T_10_33.span4_horz_l_14
 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15
 (12 12)  (526 540)  (526 540)  routing T_10_33.span4_vert_19 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_horz_r_0 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (11 6)  (741 535)  (741 535)  routing T_14_33.span4_horz_r_2 <X> T_14_33.span4_horz_l_14


IO_Tile_15_33

 (11 0)  (795 528)  (795 528)  routing T_15_33.span4_horz_r_0 <X> T_15_33.span4_horz_l_12
 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (13 13)  (909 541)  (909 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3
 (14 13)  (910 541)  (910 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3


IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0

 (11 6)  (961 535)  (961 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14
 (12 6)  (962 535)  (962 535)  routing T_18_33.span4_vert_13 <X> T_18_33.span4_horz_l_14


IO_Tile_19_33

 (11 0)  (1015 528)  (1015 528)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_l_12
 (12 0)  (1016 528)  (1016 528)  routing T_19_33.span4_vert_1 <X> T_19_33.span4_horz_l_12
 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 8)  (986 536)  (986 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (0 9)  (1005 537)  (1005 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (987 537)  (987 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (1007 538)  (1007 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 2)  (1053 531)  (1053 531)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_vert_27 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (10 4)  (1068 532)  (1068 532)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1069 532)  (1069 532)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (4 5)  (1052 533)  (1052 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (6 5)  (1054 533)  (1054 533)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_20 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0

 (11 7)  (1231 534)  (1231 534)  routing T_23_33.span4_horz_l_14 <X> T_23_33.span4_vert_37


IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (13 3)  (1287 530)  (1287 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (14 3)  (1288 530)  (1288 530)  routing T_24_33.span4_vert_7 <X> T_24_33.span4_horz_r_1
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (13 0)  (1341 528)  (1341 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (14 0)  (1342 528)  (1342 528)  routing T_25_33.span4_horz_r_0 <X> T_25_33.span4_vert_1
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 2)  (1311 531)  (1311 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_vert_16 <X> T_26_33.lc_trk_g0_0
 (6 1)  (1366 529)  (1366 529)  routing T_26_33.span4_vert_16 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (0 9)  (1371 537)  (1371 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1364 540)  (1364 540)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (6 13)  (1366 541)  (1366 541)  routing T_26_33.span4_vert_12 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (13 1)  (1437 529)  (1437 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (14 1)  (1438 529)  (1438 529)  routing T_27_33.span4_vert_1 <X> T_27_33.span4_horz_r_0
 (1 2)  (1427 531)  (1427 531)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (6 4)  (1420 532)  (1420 532)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (7 4)  (1421 532)  (1421 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1422 532)  (1422 532)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (10 4)  (1434 532)  (1434 532)  routing T_27_33.lc_trk_g0_5 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (8 5)  (1422 533)  (1422 533)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g0_5
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_vert_39 <X> T_27_33.lc_trk_g1_7
 (6 14)  (1420 543)  (1420 543)  routing T_27_33.span4_vert_39 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span4_vert_39 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_horz_l_13 <X> T_28_33.span4_horz_r_1
 (5 4)  (1473 532)  (1473 532)  routing T_28_33.span12_vert_5 <X> T_28_33.lc_trk_g0_5
 (7 4)  (1475 532)  (1475 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (1476 532)  (1476 532)  routing T_28_33.span12_vert_5 <X> T_28_33.lc_trk_g0_5
 (8 5)  (1476 533)  (1476 533)  routing T_28_33.span12_vert_5 <X> T_28_33.lc_trk_g0_5
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (4 6)  (1472 535)  (1472 535)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g0_6
 (5 7)  (1473 534)  (1473 534)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g0_6
 (7 7)  (1475 534)  (1475 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (0 8)  (1479 536)  (1479 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_5 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (5 6)  (1527 535)  (1527 535)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (7 6)  (1529 535)  (1529 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1530 535)  (1530 535)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (11 6)  (1543 535)  (1543 535)  routing T_29_33.span4_vert_13 <X> T_29_33.span4_horz_l_14
 (12 6)  (1544 535)  (1544 535)  routing T_29_33.span4_vert_13 <X> T_29_33.span4_horz_l_14
 (8 7)  (1530 534)  (1530 534)  routing T_29_33.span12_vert_7 <X> T_29_33.lc_trk_g0_7
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (1527 539)  (1527 539)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g1_3
 (6 10)  (1528 539)  (1528 539)  routing T_29_33.span4_vert_19 <X> T_29_33.lc_trk_g1_3
 (7 10)  (1529 539)  (1529 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span12_vert_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_7 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (6 14)  (1528 543)  (1528 543)  routing T_29_33.span4_vert_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_vert_15 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (8 15)  (1530 542)  (1530 542)  routing T_29_33.span4_vert_15 <X> T_29_33.lc_trk_g1_7


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (6 2)  (1582 531)  (1582 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (7 2)  (1583 531)  (1583 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1584 531)  (1584 531)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (8 3)  (1584 530)  (1584 530)  routing T_30_33.span4_vert_11 <X> T_30_33.lc_trk_g0_3
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (4 4)  (1580 532)  (1580 532)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g0_4
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_12 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (10 5)  (1596 533)  (1596 533)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (6 6)  (1582 535)  (1582 535)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (8 7)  (1584 534)  (1584 534)  routing T_30_33.span4_vert_15 <X> T_30_33.lc_trk_g0_7
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_5 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_3 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1581 540)  (1581 540)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g1_5
 (6 12)  (1582 540)  (1582 540)  routing T_30_33.span4_vert_21 <X> T_30_33.lc_trk_g1_5
 (7 12)  (1583 540)  (1583 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_21 lc_trk_g1_5
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 3)  (1635 530)  (1635 530)  routing T_31_33.span4_vert_18 <X> T_31_33.lc_trk_g0_2
 (6 3)  (1636 530)  (1636 530)  routing T_31_33.span4_vert_18 <X> T_31_33.lc_trk_g0_2
 (7 3)  (1637 530)  (1637 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1638 532)  (1638 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_36 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (10 5)  (1650 533)  (1650 533)  routing T_31_33.lc_trk_g1_2 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (17 9)  (1623 537)  (1623 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (6 11)  (1636 538)  (1636 538)  routing T_31_33.span12_vert_10 <X> T_31_33.lc_trk_g1_2
 (7 11)  (1637 538)  (1637 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (10 11)  (1650 538)  (1650 538)  routing T_31_33.lc_trk_g0_2 <X> T_31_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_6_32

 (4 10)  (292 522)  (292 522)  routing T_6_32.sp4_h_r_6 <X> T_6_32.sp4_v_t_43
 (5 11)  (293 523)  (293 523)  routing T_6_32.sp4_h_r_6 <X> T_6_32.sp4_v_t_43


LogicTile_9_32

 (19 7)  (457 519)  (457 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_10_32

 (5 10)  (497 522)  (497 522)  routing T_10_32.sp4_h_r_3 <X> T_10_32.sp4_h_l_43
 (4 11)  (496 523)  (496 523)  routing T_10_32.sp4_h_r_3 <X> T_10_32.sp4_h_l_43


LogicTile_11_32

 (19 15)  (565 527)  (565 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_32

 (3 4)  (819 516)  (819 516)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0
 (3 5)  (819 517)  (819 517)  routing T_16_32.sp12_v_b_0 <X> T_16_32.sp12_h_r_0


LogicTile_21_32

 (3 3)  (1093 515)  (1093 515)  routing T_21_32.sp12_v_b_0 <X> T_21_32.sp12_h_l_23


LogicTile_23_32

 (11 8)  (1209 520)  (1209 520)  routing T_23_32.sp4_v_t_37 <X> T_23_32.sp4_v_b_8
 (13 8)  (1211 520)  (1211 520)  routing T_23_32.sp4_v_t_37 <X> T_23_32.sp4_v_b_8


LogicTile_24_32

 (2 8)  (1254 520)  (1254 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_27_32

 (11 2)  (1413 514)  (1413 514)  routing T_27_32.sp4_h_l_44 <X> T_27_32.sp4_v_t_39


LogicTile_31_32

 (8 3)  (1626 515)  (1626 515)  routing T_31_32.sp4_v_b_10 <X> T_31_32.sp4_v_t_36
 (10 3)  (1628 515)  (1628 515)  routing T_31_32.sp4_v_b_10 <X> T_31_32.sp4_v_t_36


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_6_31

 (4 6)  (292 502)  (292 502)  routing T_6_31.sp4_h_r_3 <X> T_6_31.sp4_v_t_38
 (5 7)  (293 503)  (293 503)  routing T_6_31.sp4_h_r_3 <X> T_6_31.sp4_v_t_38


LogicTile_10_31

 (5 6)  (497 502)  (497 502)  routing T_10_31.sp4_v_b_3 <X> T_10_31.sp4_h_l_38


LogicTile_11_31

 (8 1)  (554 497)  (554 497)  routing T_11_31.sp4_h_r_1 <X> T_11_31.sp4_v_b_1


LogicTile_12_31

 (19 13)  (619 509)  (619 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_31

 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_v_t_23 <X> T_19_31.sp12_v_b_0


LogicTile_20_31

 (6 6)  (1042 502)  (1042 502)  routing T_20_31.sp4_v_b_0 <X> T_20_31.sp4_v_t_38
 (5 7)  (1041 503)  (1041 503)  routing T_20_31.sp4_v_b_0 <X> T_20_31.sp4_v_t_38
 (9 7)  (1045 503)  (1045 503)  routing T_20_31.sp4_v_b_8 <X> T_20_31.sp4_v_t_41
 (10 7)  (1046 503)  (1046 503)  routing T_20_31.sp4_v_b_8 <X> T_20_31.sp4_v_t_41


LogicTile_24_31

 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


LogicTile_26_31

 (8 8)  (1356 504)  (1356 504)  routing T_26_31.sp4_v_b_7 <X> T_26_31.sp4_h_r_7
 (9 8)  (1357 504)  (1357 504)  routing T_26_31.sp4_v_b_7 <X> T_26_31.sp4_h_r_7


LogicTile_27_31

 (2 14)  (1404 510)  (1404 510)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_31

 (9 0)  (1573 496)  (1573 496)  routing T_30_31.sp4_h_l_47 <X> T_30_31.sp4_h_r_1
 (10 0)  (1574 496)  (1574 496)  routing T_30_31.sp4_h_l_47 <X> T_30_31.sp4_h_r_1
 (4 5)  (1568 501)  (1568 501)  routing T_30_31.sp4_h_l_42 <X> T_30_31.sp4_h_r_3
 (6 5)  (1570 501)  (1570 501)  routing T_30_31.sp4_h_l_42 <X> T_30_31.sp4_h_r_3


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 497)  (1739 497)  routing T_33_31.span4_horz_25 <X> T_33_31.span4_vert_b_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_2 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (10 5)  (1736 501)  (1736 501)  routing T_33_31.lc_trk_g1_2 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_3 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 10)  (1730 506)  (1730 506)  routing T_33_31.span4_vert_b_10 <X> T_33_31.lc_trk_g1_2
 (5 10)  (1731 506)  (1731 506)  routing T_33_31.span4_horz_27 <X> T_33_31.lc_trk_g1_3
 (6 10)  (1732 506)  (1732 506)  routing T_33_31.span4_horz_27 <X> T_33_31.lc_trk_g1_3
 (7 10)  (1733 506)  (1733 506)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (5 11)  (1731 507)  (1731 507)  routing T_33_31.span4_vert_b_10 <X> T_33_31.lc_trk_g1_2
 (7 11)  (1733 507)  (1733 507)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (8 11)  (1734 507)  (1734 507)  routing T_33_31.span4_horz_27 <X> T_33_31.lc_trk_g1_3


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 482)  (12 482)  routing T_0_30.span4_vert_b_11 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 482)  (9 482)  routing T_0_30.span4_vert_b_11 <X> T_0_30.lc_trk_g0_3
 (17 2)  (0 482)  (0 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (5 4)  (12 484)  (12 484)  routing T_0_30.span4_horz_21 <X> T_0_30.lc_trk_g0_5
 (6 4)  (11 484)  (11 484)  routing T_0_30.span4_horz_21 <X> T_0_30.lc_trk_g0_5
 (7 4)  (10 484)  (10 484)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (11 490)  (11 490)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (10 10)  (7 490)  (7 490)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 490)  (4 490)  routing T_0_30.lc_trk_g0_5 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (8 11)  (9 491)  (9 491)  routing T_0_30.span12_horz_19 <X> T_0_30.lc_trk_g1_3
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (3 3)  (129 483)  (129 483)  routing T_3_30.sp12_v_b_0 <X> T_3_30.sp12_h_l_23
 (12 10)  (138 490)  (138 490)  routing T_3_30.sp4_v_b_8 <X> T_3_30.sp4_h_l_45


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_5_30

 (4 2)  (238 482)  (238 482)  routing T_5_30.sp4_v_b_4 <X> T_5_30.sp4_v_t_37
 (6 2)  (240 482)  (240 482)  routing T_5_30.sp4_v_b_4 <X> T_5_30.sp4_v_t_37


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_7_30

 (4 10)  (346 490)  (346 490)  routing T_7_30.sp4_v_b_6 <X> T_7_30.sp4_v_t_43


RAM_Tile_8_30

 (3 1)  (399 481)  (399 481)  routing T_8_30.sp12_h_l_23 <X> T_8_30.sp12_v_b_0
 (8 3)  (404 483)  (404 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (9 3)  (405 483)  (405 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (10 3)  (406 483)  (406 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36


LogicTile_9_30

 (4 10)  (442 490)  (442 490)  routing T_9_30.sp4_v_b_10 <X> T_9_30.sp4_v_t_43
 (6 10)  (444 490)  (444 490)  routing T_9_30.sp4_v_b_10 <X> T_9_30.sp4_v_t_43


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0
 (4 10)  (496 490)  (496 490)  routing T_10_30.sp4_v_b_6 <X> T_10_30.sp4_v_t_43


LogicTile_12_30

 (10 10)  (610 490)  (610 490)  routing T_12_30.sp4_v_b_2 <X> T_12_30.sp4_h_l_42


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0


LogicTile_17_30

 (4 10)  (878 490)  (878 490)  routing T_17_30.sp4_v_b_10 <X> T_17_30.sp4_v_t_43
 (6 10)  (880 490)  (880 490)  routing T_17_30.sp4_v_b_10 <X> T_17_30.sp4_v_t_43


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0
 (4 2)  (932 482)  (932 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37
 (6 2)  (934 482)  (934 482)  routing T_18_30.sp4_v_b_4 <X> T_18_30.sp4_v_t_37


LogicTile_20_30

 (6 14)  (1042 494)  (1042 494)  routing T_20_30.sp4_v_b_6 <X> T_20_30.sp4_v_t_44
 (5 15)  (1041 495)  (1041 495)  routing T_20_30.sp4_v_b_6 <X> T_20_30.sp4_v_t_44


LogicTile_23_30

 (6 8)  (1204 488)  (1204 488)  routing T_23_30.sp4_h_r_1 <X> T_23_30.sp4_v_b_6


LogicTile_24_30

 (11 8)  (1263 488)  (1263 488)  routing T_24_30.sp4_h_r_3 <X> T_24_30.sp4_v_b_8
 (19 13)  (1271 493)  (1271 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_30

 (3 0)  (1351 480)  (1351 480)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (3 1)  (1351 481)  (1351 481)  routing T_26_30.sp12_h_r_0 <X> T_26_30.sp12_v_b_0
 (8 3)  (1356 483)  (1356 483)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_v_t_36
 (10 3)  (1358 483)  (1358 483)  routing T_26_30.sp4_v_b_10 <X> T_26_30.sp4_v_t_36
 (11 6)  (1359 486)  (1359 486)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_40
 (13 6)  (1361 486)  (1361 486)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_40
 (19 6)  (1367 486)  (1367 486)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 7)  (1367 487)  (1367 487)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_27_30

 (4 2)  (1406 482)  (1406 482)  routing T_27_30.sp4_v_b_0 <X> T_27_30.sp4_v_t_37


LogicTile_28_30

 (3 4)  (1459 484)  (1459 484)  routing T_28_30.sp12_v_b_0 <X> T_28_30.sp12_h_r_0
 (3 5)  (1459 485)  (1459 485)  routing T_28_30.sp12_v_b_0 <X> T_28_30.sp12_h_r_0
 (5 6)  (1461 486)  (1461 486)  routing T_28_30.sp4_v_t_44 <X> T_28_30.sp4_h_l_38
 (4 7)  (1460 487)  (1460 487)  routing T_28_30.sp4_v_t_44 <X> T_28_30.sp4_h_l_38
 (6 7)  (1462 487)  (1462 487)  routing T_28_30.sp4_v_t_44 <X> T_28_30.sp4_h_l_38


LogicTile_29_30

 (4 2)  (1514 482)  (1514 482)  routing T_29_30.sp4_v_b_4 <X> T_29_30.sp4_v_t_37
 (6 2)  (1516 482)  (1516 482)  routing T_29_30.sp4_v_b_4 <X> T_29_30.sp4_v_t_37
 (11 2)  (1521 482)  (1521 482)  routing T_29_30.sp4_v_b_6 <X> T_29_30.sp4_v_t_39
 (13 2)  (1523 482)  (1523 482)  routing T_29_30.sp4_v_b_6 <X> T_29_30.sp4_v_t_39
 (8 8)  (1518 488)  (1518 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7
 (9 8)  (1519 488)  (1519 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7
 (10 8)  (1520 488)  (1520 488)  routing T_29_30.sp4_v_b_1 <X> T_29_30.sp4_h_r_7
 (4 10)  (1514 490)  (1514 490)  routing T_29_30.sp4_v_b_10 <X> T_29_30.sp4_v_t_43
 (6 10)  (1516 490)  (1516 490)  routing T_29_30.sp4_v_b_10 <X> T_29_30.sp4_v_t_43


LogicTile_30_30

 (11 2)  (1575 482)  (1575 482)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_39
 (12 3)  (1576 483)  (1576 483)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_39
 (11 10)  (1575 490)  (1575 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45
 (13 10)  (1577 490)  (1577 490)  routing T_30_30.sp4_v_b_0 <X> T_30_30.sp4_v_t_45


LogicTile_31_30

 (9 11)  (1627 491)  (1627 491)  routing T_31_30.sp4_v_b_11 <X> T_31_30.sp4_v_t_42
 (10 11)  (1628 491)  (1628 491)  routing T_31_30.sp4_v_b_11 <X> T_31_30.sp4_v_t_42


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 482)  (1730 482)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (4 3)  (1730 483)  (1730 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (5 3)  (1731 483)  (1731 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (6 3)  (1732 483)  (1732 483)  routing T_33_30.span4_horz_42 <X> T_33_30.lc_trk_g0_2
 (7 3)  (1733 483)  (1733 483)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (11 4)  (1737 484)  (1737 484)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_5 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g1_5 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 486)  (1731 486)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g0_7
 (7 6)  (1733 486)  (1733 486)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 486)  (1734 486)  routing T_33_30.span4_vert_b_15 <X> T_33_30.lc_trk_g0_7
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (6 9)  (1732 489)  (1732 489)  routing T_33_30.span12_horz_8 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (17 9)  (1743 489)  (1743 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 490)  (1739 490)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (10 11)  (1736 491)  (1736 491)  routing T_33_30.lc_trk_g0_2 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_7 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 492)  (1731 492)  routing T_33_30.span4_vert_b_5 <X> T_33_30.lc_trk_g1_5
 (7 12)  (1733 492)  (1733 492)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 493)  (1734 493)  routing T_33_30.span4_vert_b_5 <X> T_33_30.lc_trk_g1_5
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_3_29

 (11 2)  (137 466)  (137 466)  routing T_3_29.sp4_h_r_8 <X> T_3_29.sp4_v_t_39
 (13 2)  (139 466)  (139 466)  routing T_3_29.sp4_h_r_8 <X> T_3_29.sp4_v_t_39
 (12 3)  (138 467)  (138 467)  routing T_3_29.sp4_h_r_8 <X> T_3_29.sp4_v_t_39


LogicTile_4_29

 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_v_t_36
 (3 4)  (183 468)  (183 468)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_h_r_0
 (13 10)  (193 474)  (193 474)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_v_t_45
 (12 11)  (192 475)  (192 475)  routing T_4_29.sp4_h_r_8 <X> T_4_29.sp4_v_t_45
 (8 15)  (188 479)  (188 479)  routing T_4_29.sp4_h_r_10 <X> T_4_29.sp4_v_t_47
 (9 15)  (189 479)  (189 479)  routing T_4_29.sp4_h_r_10 <X> T_4_29.sp4_v_t_47


LogicTile_5_29

 (3 0)  (237 464)  (237 464)  routing T_5_29.sp12_v_t_23 <X> T_5_29.sp12_v_b_0


LogicTile_6_29

 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_7_29

 (4 2)  (346 466)  (346 466)  routing T_7_29.sp4_v_b_4 <X> T_7_29.sp4_v_t_37
 (6 2)  (348 466)  (348 466)  routing T_7_29.sp4_v_b_4 <X> T_7_29.sp4_v_t_37
 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_h_r_0
 (12 10)  (354 474)  (354 474)  routing T_7_29.sp4_v_b_8 <X> T_7_29.sp4_h_l_45


RAM_Tile_8_29

 (12 10)  (408 474)  (408 474)  routing T_8_29.sp4_v_b_8 <X> T_8_29.sp4_h_l_45
 (10 13)  (406 477)  (406 477)  routing T_8_29.sp4_h_r_5 <X> T_8_29.sp4_v_b_10
 (8 14)  (404 478)  (404 478)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_h_l_47
 (10 14)  (406 478)  (406 478)  routing T_8_29.sp4_h_r_2 <X> T_8_29.sp4_h_l_47


LogicTile_9_29

 (2 0)  (440 464)  (440 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 14)  (457 478)  (457 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_29

 (9 3)  (501 467)  (501 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (10 3)  (502 467)  (502 467)  routing T_10_29.sp4_v_b_5 <X> T_10_29.sp4_v_t_36
 (8 11)  (500 475)  (500 475)  routing T_10_29.sp4_v_b_4 <X> T_10_29.sp4_v_t_42
 (10 11)  (502 475)  (502 475)  routing T_10_29.sp4_v_b_4 <X> T_10_29.sp4_v_t_42


LogicTile_14_29

 (2 8)  (710 472)  (710 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_29

 (2 8)  (764 472)  (764 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 13)  (770 477)  (770 477)  routing T_15_29.sp4_h_r_10 <X> T_15_29.sp4_v_b_10


LogicTile_16_29

 (3 1)  (819 465)  (819 465)  routing T_16_29.sp12_h_l_23 <X> T_16_29.sp12_v_b_0


LogicTile_17_29

 (3 2)  (877 466)  (877 466)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_h_l_23
 (3 3)  (877 467)  (877 467)  routing T_17_29.sp12_h_r_0 <X> T_17_29.sp12_h_l_23
 (3 12)  (877 476)  (877 476)  routing T_17_29.sp12_v_b_1 <X> T_17_29.sp12_h_r_1
 (4 12)  (878 476)  (878 476)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_v_b_9
 (3 13)  (877 477)  (877 477)  routing T_17_29.sp12_v_b_1 <X> T_17_29.sp12_h_r_1
 (5 13)  (879 477)  (879 477)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_v_b_9


LogicTile_18_29

 (4 4)  (932 468)  (932 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (6 4)  (934 468)  (934 468)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (5 5)  (933 469)  (933 469)  routing T_18_29.sp4_h_l_44 <X> T_18_29.sp4_v_b_3
 (3 11)  (931 475)  (931 475)  routing T_18_29.sp12_v_b_1 <X> T_18_29.sp12_h_l_22


LogicTile_19_29

 (9 3)  (991 467)  (991 467)  routing T_19_29.sp4_v_b_1 <X> T_19_29.sp4_v_t_36
 (9 4)  (991 468)  (991 468)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_r_4
 (8 12)  (990 476)  (990 476)  routing T_19_29.sp4_v_b_10 <X> T_19_29.sp4_h_r_10
 (9 12)  (991 476)  (991 476)  routing T_19_29.sp4_v_b_10 <X> T_19_29.sp4_h_r_10
 (8 14)  (990 478)  (990 478)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_l_47
 (9 14)  (991 478)  (991 478)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_l_47
 (10 14)  (992 478)  (992 478)  routing T_19_29.sp4_v_t_41 <X> T_19_29.sp4_h_l_47


LogicTile_20_29

 (12 0)  (1048 464)  (1048 464)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_2
 (11 1)  (1047 465)  (1047 465)  routing T_20_29.sp4_v_b_2 <X> T_20_29.sp4_h_r_2


LogicTile_21_29

 (8 1)  (1098 465)  (1098 465)  routing T_21_29.sp4_h_r_1 <X> T_21_29.sp4_v_b_1
 (10 13)  (1100 477)  (1100 477)  routing T_21_29.sp4_h_r_5 <X> T_21_29.sp4_v_b_10


LogicTile_22_29

 (2 0)  (1146 464)  (1146 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (1147 464)  (1147 464)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (3 1)  (1147 465)  (1147 465)  routing T_22_29.sp12_h_r_0 <X> T_22_29.sp12_v_b_0
 (6 4)  (1150 468)  (1150 468)  routing T_22_29.sp4_h_r_10 <X> T_22_29.sp4_v_b_3
 (12 5)  (1156 469)  (1156 469)  routing T_22_29.sp4_h_r_5 <X> T_22_29.sp4_v_b_5


LogicTile_23_29

 (2 0)  (1200 464)  (1200 464)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (1207 464)  (1207 464)  routing T_23_29.sp4_h_l_47 <X> T_23_29.sp4_h_r_1
 (10 0)  (1208 464)  (1208 464)  routing T_23_29.sp4_h_l_47 <X> T_23_29.sp4_h_r_1
 (8 13)  (1206 477)  (1206 477)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_v_b_10
 (9 13)  (1207 477)  (1207 477)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_v_b_10
 (10 13)  (1208 477)  (1208 477)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_v_b_10


LogicTile_24_29

 (10 11)  (1262 475)  (1262 475)  routing T_24_29.sp4_h_l_39 <X> T_24_29.sp4_v_t_42


RAM_Tile_25_29

 (8 2)  (1314 466)  (1314 466)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_h_l_36
 (9 2)  (1315 466)  (1315 466)  routing T_25_29.sp4_v_t_36 <X> T_25_29.sp4_h_l_36


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (8 14)  (1356 478)  (1356 478)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_47
 (9 14)  (1357 478)  (1357 478)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_47
 (10 14)  (1358 478)  (1358 478)  routing T_26_29.sp4_v_t_41 <X> T_26_29.sp4_h_l_47


LogicTile_27_29

 (8 3)  (1410 467)  (1410 467)  routing T_27_29.sp4_h_l_36 <X> T_27_29.sp4_v_t_36


LogicTile_28_29

 (2 14)  (1458 478)  (1458 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_29

 (5 0)  (1515 464)  (1515 464)  routing T_29_29.sp4_v_b_0 <X> T_29_29.sp4_h_r_0
 (6 1)  (1516 465)  (1516 465)  routing T_29_29.sp4_v_b_0 <X> T_29_29.sp4_h_r_0
 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (8 8)  (1518 472)  (1518 472)  routing T_29_29.sp4_v_b_1 <X> T_29_29.sp4_h_r_7
 (9 8)  (1519 472)  (1519 472)  routing T_29_29.sp4_v_b_1 <X> T_29_29.sp4_h_r_7
 (10 8)  (1520 472)  (1520 472)  routing T_29_29.sp4_v_b_1 <X> T_29_29.sp4_h_r_7


LogicTile_30_29

 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_v_b_0 <X> T_30_29.sp12_h_l_23
 (11 14)  (1575 478)  (1575 478)  routing T_30_29.sp4_v_b_3 <X> T_30_29.sp4_v_t_46
 (13 14)  (1577 478)  (1577 478)  routing T_30_29.sp4_v_b_3 <X> T_30_29.sp4_v_t_46


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23
 (4 9)  (1622 473)  (1622 473)  routing T_31_29.sp4_h_l_47 <X> T_31_29.sp4_h_r_6
 (6 9)  (1624 473)  (1624 473)  routing T_31_29.sp4_h_l_47 <X> T_31_29.sp4_h_r_6


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 466)  (1730 466)  routing T_33_29.span4_horz_42 <X> T_33_29.lc_trk_g0_2
 (4 3)  (1730 467)  (1730 467)  routing T_33_29.span4_horz_42 <X> T_33_29.lc_trk_g0_2
 (5 3)  (1731 467)  (1731 467)  routing T_33_29.span4_horz_42 <X> T_33_29.lc_trk_g0_2
 (6 3)  (1732 467)  (1732 467)  routing T_33_29.span4_horz_42 <X> T_33_29.lc_trk_g0_2
 (7 3)  (1733 467)  (1733 467)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (12 6)  (1738 470)  (1738 470)  routing T_33_29.span4_horz_37 <X> T_33_29.span4_vert_t_14
 (4 8)  (1730 472)  (1730 472)  routing T_33_29.span4_vert_b_8 <X> T_33_29.lc_trk_g1_0
 (16 8)  (1742 472)  (1742 472)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (5 9)  (1731 473)  (1731 473)  routing T_33_29.span4_vert_b_8 <X> T_33_29.lc_trk_g1_0
 (7 9)  (1733 473)  (1733 473)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 474)  (1738 474)  routing T_33_29.lc_trk_g1_0 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (10 11)  (1736 475)  (1736 475)  routing T_33_29.lc_trk_g0_2 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 476)  (1737 476)  routing T_33_29.span4_horz_19 <X> T_33_29.span4_vert_t_15
 (12 12)  (1738 476)  (1738 476)  routing T_33_29.span4_horz_19 <X> T_33_29.span4_vert_t_15
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (10 4)  (7 452)  (7 452)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (4 5)  (13 453)  (13 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (5 5)  (12 453)  (12 453)  routing T_0_28.span4_vert_b_4 <X> T_0_28.lc_trk_g0_4
 (7 5)  (10 453)  (10 453)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (10 5)  (7 453)  (7 453)  routing T_0_28.lc_trk_g0_7 <X> T_0_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 453)  (5 453)  routing T_0_28.lc_trk_g1_3 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 453)  (0 453)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 454)  (12 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (6 6)  (11 454)  (11 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (7 6)  (10 454)  (10 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (9 454)  (9 454)  routing T_0_28.span4_horz_39 <X> T_0_28.lc_trk_g0_7
 (4 8)  (13 456)  (13 456)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g1_0
 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 457)  (11 457)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g1_0
 (7 9)  (10 457)  (10 457)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 458)  (12 458)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (6 10)  (11 458)  (11 458)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (7 10)  (10 458)  (10 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_4 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_0 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (8 11)  (9 459)  (9 459)  routing T_0_28.span4_horz_27 <X> T_0_28.lc_trk_g1_3
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (5 460)  (5 460)  routing T_0_28.span4_horz_43 <X> T_0_28.span4_vert_t_15
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_1_28

 (11 3)  (29 451)  (29 451)  routing T_1_28.sp4_h_r_6 <X> T_1_28.sp4_h_l_39
 (13 3)  (31 451)  (31 451)  routing T_1_28.sp4_h_r_6 <X> T_1_28.sp4_h_l_39
 (4 11)  (22 459)  (22 459)  routing T_1_28.sp4_h_r_10 <X> T_1_28.sp4_h_l_43
 (6 11)  (24 459)  (24 459)  routing T_1_28.sp4_h_r_10 <X> T_1_28.sp4_h_l_43


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (4 7)  (76 455)  (76 455)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_h_l_38
 (6 7)  (78 455)  (78 455)  routing T_2_28.sp4_h_r_7 <X> T_2_28.sp4_h_l_38


LogicTile_4_28

 (4 3)  (184 451)  (184 451)  routing T_4_28.sp4_h_r_4 <X> T_4_28.sp4_h_l_37
 (6 3)  (186 451)  (186 451)  routing T_4_28.sp4_h_r_4 <X> T_4_28.sp4_h_l_37
 (3 5)  (183 453)  (183 453)  routing T_4_28.sp12_h_l_23 <X> T_4_28.sp12_h_r_0


LogicTile_5_28

 (4 11)  (238 459)  (238 459)  routing T_5_28.sp4_v_b_1 <X> T_5_28.sp4_h_l_43
 (10 14)  (244 462)  (244 462)  routing T_5_28.sp4_v_b_5 <X> T_5_28.sp4_h_l_47


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0
 (9 10)  (297 458)  (297 458)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_h_l_42
 (10 10)  (298 458)  (298 458)  routing T_6_28.sp4_h_r_4 <X> T_6_28.sp4_h_l_42


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0
 (10 6)  (406 454)  (406 454)  routing T_8_28.sp4_v_b_11 <X> T_8_28.sp4_h_l_41


LogicTile_10_28

 (8 6)  (500 454)  (500 454)  routing T_10_28.sp4_h_r_4 <X> T_10_28.sp4_h_l_41


LogicTile_14_28

 (8 6)  (716 454)  (716 454)  routing T_14_28.sp4_h_r_4 <X> T_14_28.sp4_h_l_41
 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_28

 (3 1)  (819 449)  (819 449)  routing T_16_28.sp12_h_l_23 <X> T_16_28.sp12_v_b_0


LogicTile_17_28

 (3 12)  (877 460)  (877 460)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (4 12)  (878 460)  (878 460)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9
 (3 13)  (877 461)  (877 461)  routing T_17_28.sp12_v_b_1 <X> T_17_28.sp12_h_r_1
 (5 13)  (879 461)  (879 461)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_9


LogicTile_18_28

 (9 6)  (937 454)  (937 454)  routing T_18_28.sp4_h_r_1 <X> T_18_28.sp4_h_l_41
 (10 6)  (938 454)  (938 454)  routing T_18_28.sp4_h_r_1 <X> T_18_28.sp4_h_l_41


LogicTile_22_28

 (9 2)  (1153 450)  (1153 450)  routing T_22_28.sp4_v_b_1 <X> T_22_28.sp4_h_l_36


LogicTile_23_28

 (9 5)  (1207 453)  (1207 453)  routing T_23_28.sp4_v_t_45 <X> T_23_28.sp4_v_b_4
 (10 5)  (1208 453)  (1208 453)  routing T_23_28.sp4_v_t_45 <X> T_23_28.sp4_v_b_4


LogicTile_28_28

 (2 14)  (1458 462)  (1458 462)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_28

 (8 15)  (1626 463)  (1626 463)  routing T_31_28.sp4_h_l_47 <X> T_31_28.sp4_v_t_47


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (13 434)  (13 434)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (4 3)  (13 435)  (13 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (6 3)  (11 435)  (11 435)  routing T_0_27.span4_horz_42 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (10 4)  (7 436)  (7 436)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 436)  (6 436)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 442)  (12 442)  routing T_0_27.span4_horz_35 <X> T_0_27.lc_trk_g1_3
 (6 10)  (11 442)  (11 442)  routing T_0_27.span4_horz_35 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span4_horz_35 <X> T_0_27.lc_trk_g1_3
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (10 11)  (7 443)  (7 443)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 445)  (13 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_1_27

 (9 10)  (27 442)  (27 442)  routing T_1_27.sp4_h_r_4 <X> T_1_27.sp4_h_l_42
 (10 10)  (28 442)  (28 442)  routing T_1_27.sp4_h_r_4 <X> T_1_27.sp4_h_l_42


LogicTile_2_27

 (3 5)  (75 437)  (75 437)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_h_r_0
 (11 15)  (83 447)  (83 447)  routing T_2_27.sp4_h_r_3 <X> T_2_27.sp4_h_l_46
 (13 15)  (85 447)  (85 447)  routing T_2_27.sp4_h_r_3 <X> T_2_27.sp4_h_l_46


LogicTile_4_27

 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0


LogicTile_5_27

 (10 6)  (244 438)  (244 438)  routing T_5_27.sp4_v_b_11 <X> T_5_27.sp4_h_l_41


LogicTile_6_27

 (2 4)  (290 436)  (290 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0
 (5 6)  (293 438)  (293 438)  routing T_6_27.sp4_h_r_0 <X> T_6_27.sp4_h_l_38
 (4 7)  (292 439)  (292 439)  routing T_6_27.sp4_h_r_0 <X> T_6_27.sp4_h_l_38


RAM_Tile_8_27

 (2 8)  (398 440)  (398 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (19 11)  (415 443)  (415 443)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_t_18 sp4_v_t_11


LogicTile_9_27

 (8 9)  (446 441)  (446 441)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_7
 (9 9)  (447 441)  (447 441)  routing T_9_27.sp4_h_l_42 <X> T_9_27.sp4_v_b_7


LogicTile_10_27

 (4 3)  (496 435)  (496 435)  routing T_10_27.sp4_v_b_7 <X> T_10_27.sp4_h_l_37
 (12 5)  (504 437)  (504 437)  routing T_10_27.sp4_h_r_5 <X> T_10_27.sp4_v_b_5
 (4 6)  (496 438)  (496 438)  routing T_10_27.sp4_v_b_3 <X> T_10_27.sp4_v_t_38


LogicTile_11_27

 (2 0)  (548 432)  (548 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (551 432)  (551 432)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_h_r_0
 (4 1)  (550 433)  (550 433)  routing T_11_27.sp4_h_l_44 <X> T_11_27.sp4_h_r_0
 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (8 5)  (554 437)  (554 437)  routing T_11_27.sp4_v_t_36 <X> T_11_27.sp4_v_b_4
 (10 5)  (556 437)  (556 437)  routing T_11_27.sp4_v_t_36 <X> T_11_27.sp4_v_b_4


LogicTile_13_27

 (8 1)  (662 433)  (662 433)  routing T_13_27.sp4_h_r_1 <X> T_13_27.sp4_v_b_1
 (6 12)  (660 444)  (660 444)  routing T_13_27.sp4_h_r_4 <X> T_13_27.sp4_v_b_9


LogicTile_14_27

 (3 1)  (711 433)  (711 433)  routing T_14_27.sp12_h_l_23 <X> T_14_27.sp12_v_b_0
 (2 8)  (710 440)  (710 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 444)  (710 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (727 445)  (727 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_27

 (4 0)  (766 432)  (766 432)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_0
 (5 1)  (767 433)  (767 433)  routing T_15_27.sp4_h_l_37 <X> T_15_27.sp4_v_b_0
 (3 4)  (765 436)  (765 436)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0
 (3 5)  (765 437)  (765 437)  routing T_15_27.sp12_v_b_0 <X> T_15_27.sp12_h_r_0


LogicTile_17_27

 (2 4)  (876 436)  (876 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (885 436)  (885 436)  routing T_17_27.sp4_h_l_46 <X> T_17_27.sp4_v_b_5
 (13 4)  (887 436)  (887 436)  routing T_17_27.sp4_h_l_46 <X> T_17_27.sp4_v_b_5
 (12 5)  (886 437)  (886 437)  routing T_17_27.sp4_h_l_46 <X> T_17_27.sp4_v_b_5
 (9 6)  (883 438)  (883 438)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_h_l_41
 (10 6)  (884 438)  (884 438)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_h_l_41
 (4 12)  (878 444)  (878 444)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (5 13)  (879 445)  (879 445)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (19 15)  (893 447)  (893 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_27

 (11 8)  (939 440)  (939 440)  routing T_18_27.sp4_h_r_3 <X> T_18_27.sp4_v_b_8
 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_27

 (3 0)  (985 432)  (985 432)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_v_b_0
 (3 1)  (985 433)  (985 433)  routing T_19_27.sp12_h_r_0 <X> T_19_27.sp12_v_b_0
 (3 2)  (985 434)  (985 434)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_h_l_23
 (19 15)  (1001 447)  (1001 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_27

 (6 2)  (1042 434)  (1042 434)  routing T_20_27.sp4_h_l_42 <X> T_20_27.sp4_v_t_37
 (11 10)  (1047 442)  (1047 442)  routing T_20_27.sp4_h_l_38 <X> T_20_27.sp4_v_t_45


LogicTile_26_27

 (19 2)  (1367 434)  (1367 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_v_b_0 <X> T_26_27.sp12_h_l_23
 (13 13)  (1361 445)  (1361 445)  routing T_26_27.sp4_v_t_43 <X> T_26_27.sp4_h_r_11


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_h_l_23
 (8 8)  (1572 440)  (1572 440)  routing T_30_27.sp4_h_l_46 <X> T_30_27.sp4_h_r_7
 (10 8)  (1574 440)  (1574 440)  routing T_30_27.sp4_h_l_46 <X> T_30_27.sp4_h_r_7


LogicTile_31_27

 (3 2)  (1621 434)  (1621 434)  routing T_31_27.sp12_v_t_23 <X> T_31_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 434)  (1731 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (7 2)  (1733 434)  (1733 434)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 434)  (1734 434)  routing T_33_27.span4_vert_b_11 <X> T_33_27.lc_trk_g0_3
 (12 2)  (1738 434)  (1738 434)  routing T_33_27.span4_horz_31 <X> T_33_27.span4_vert_t_13
 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g0_3 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (11 10)  (137 426)  (137 426)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45
 (13 10)  (139 426)  (139 426)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45
 (12 11)  (138 427)  (138 427)  routing T_3_26.sp4_h_r_2 <X> T_3_26.sp4_v_t_45


LogicTile_4_26

 (19 10)  (199 426)  (199 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 14)  (199 430)  (199 430)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_5_26

 (8 7)  (242 423)  (242 423)  routing T_5_26.sp4_h_r_10 <X> T_5_26.sp4_v_t_41
 (9 7)  (243 423)  (243 423)  routing T_5_26.sp4_h_r_10 <X> T_5_26.sp4_v_t_41
 (10 7)  (244 423)  (244 423)  routing T_5_26.sp4_h_r_10 <X> T_5_26.sp4_v_t_41


LogicTile_6_26

 (15 6)  (303 422)  (303 422)  routing T_6_26.sp12_h_r_5 <X> T_6_26.lc_trk_g1_5
 (17 6)  (305 422)  (305 422)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (306 422)  (306 422)  routing T_6_26.sp12_h_r_5 <X> T_6_26.lc_trk_g1_5
 (18 7)  (306 423)  (306 423)  routing T_6_26.sp12_h_r_5 <X> T_6_26.lc_trk_g1_5
 (26 12)  (314 428)  (314 428)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (37 12)  (325 428)  (325 428)  LC_6 Logic Functioning bit
 (39 12)  (327 428)  (327 428)  LC_6 Logic Functioning bit
 (40 12)  (328 428)  (328 428)  LC_6 Logic Functioning bit
 (42 12)  (330 428)  (330 428)  LC_6 Logic Functioning bit
 (27 13)  (315 429)  (315 429)  routing T_6_26.lc_trk_g1_5 <X> T_6_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 429)  (317 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 429)  (324 429)  LC_6 Logic Functioning bit
 (38 13)  (326 429)  (326 429)  LC_6 Logic Functioning bit
 (41 13)  (329 429)  (329 429)  LC_6 Logic Functioning bit
 (43 13)  (331 429)  (331 429)  LC_6 Logic Functioning bit
 (53 13)  (341 429)  (341 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_7_26

 (26 0)  (368 416)  (368 416)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (37 0)  (379 416)  (379 416)  LC_0 Logic Functioning bit
 (39 0)  (381 416)  (381 416)  LC_0 Logic Functioning bit
 (40 0)  (382 416)  (382 416)  LC_0 Logic Functioning bit
 (42 0)  (384 416)  (384 416)  LC_0 Logic Functioning bit
 (27 1)  (369 417)  (369 417)  routing T_7_26.lc_trk_g1_5 <X> T_7_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 417)  (371 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 417)  (378 417)  LC_0 Logic Functioning bit
 (38 1)  (380 417)  (380 417)  LC_0 Logic Functioning bit
 (41 1)  (383 417)  (383 417)  LC_0 Logic Functioning bit
 (43 1)  (385 417)  (385 417)  LC_0 Logic Functioning bit
 (46 1)  (388 417)  (388 417)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (25 2)  (367 418)  (367 418)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g0_6
 (27 2)  (369 418)  (369 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 418)  (370 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 418)  (371 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 418)  (372 418)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 418)  (373 418)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 418)  (374 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 418)  (378 418)  LC_1 Logic Functioning bit
 (38 2)  (380 418)  (380 418)  LC_1 Logic Functioning bit
 (22 3)  (364 419)  (364 419)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (365 419)  (365 419)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g0_6
 (25 3)  (367 419)  (367 419)  routing T_7_26.sp4_v_t_3 <X> T_7_26.lc_trk_g0_6
 (27 3)  (369 419)  (369 419)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 419)  (370 419)  routing T_7_26.lc_trk_g3_0 <X> T_7_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 419)  (371 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 419)  (372 419)  routing T_7_26.lc_trk_g3_7 <X> T_7_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 419)  (373 419)  routing T_7_26.lc_trk_g0_6 <X> T_7_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 419)  (378 419)  LC_1 Logic Functioning bit
 (37 3)  (379 419)  (379 419)  LC_1 Logic Functioning bit
 (38 3)  (380 419)  (380 419)  LC_1 Logic Functioning bit
 (39 3)  (381 419)  (381 419)  LC_1 Logic Functioning bit
 (41 3)  (383 419)  (383 419)  LC_1 Logic Functioning bit
 (43 3)  (385 419)  (385 419)  LC_1 Logic Functioning bit
 (47 3)  (389 419)  (389 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (3 4)  (345 420)  (345 420)  routing T_7_26.sp12_v_b_0 <X> T_7_26.sp12_h_r_0
 (3 5)  (345 421)  (345 421)  routing T_7_26.sp12_v_b_0 <X> T_7_26.sp12_h_r_0
 (15 6)  (357 422)  (357 422)  routing T_7_26.bot_op_5 <X> T_7_26.lc_trk_g1_5
 (17 6)  (359 422)  (359 422)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 7)  (356 423)  (356 423)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g1_4
 (15 7)  (357 423)  (357 423)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g1_4
 (16 7)  (358 423)  (358 423)  routing T_7_26.sp4_h_r_4 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (4 10)  (346 426)  (346 426)  routing T_7_26.sp4_h_r_0 <X> T_7_26.sp4_v_t_43
 (6 10)  (348 426)  (348 426)  routing T_7_26.sp4_h_r_0 <X> T_7_26.sp4_v_t_43
 (5 11)  (347 427)  (347 427)  routing T_7_26.sp4_h_r_0 <X> T_7_26.sp4_v_t_43
 (14 12)  (356 428)  (356 428)  routing T_7_26.sp12_v_b_0 <X> T_7_26.lc_trk_g3_0
 (31 12)  (373 428)  (373 428)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 428)  (374 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 428)  (376 428)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_6/in_3
 (40 12)  (382 428)  (382 428)  LC_6 Logic Functioning bit
 (41 12)  (383 428)  (383 428)  LC_6 Logic Functioning bit
 (42 12)  (384 428)  (384 428)  LC_6 Logic Functioning bit
 (43 12)  (385 428)  (385 428)  LC_6 Logic Functioning bit
 (14 13)  (356 429)  (356 429)  routing T_7_26.sp12_v_b_0 <X> T_7_26.lc_trk_g3_0
 (15 13)  (357 429)  (357 429)  routing T_7_26.sp12_v_b_0 <X> T_7_26.lc_trk_g3_0
 (17 13)  (359 429)  (359 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (40 13)  (382 429)  (382 429)  LC_6 Logic Functioning bit
 (41 13)  (383 429)  (383 429)  LC_6 Logic Functioning bit
 (42 13)  (384 429)  (384 429)  LC_6 Logic Functioning bit
 (43 13)  (385 429)  (385 429)  LC_6 Logic Functioning bit
 (53 13)  (395 429)  (395 429)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (364 430)  (364 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (363 431)  (363 431)  routing T_7_26.sp4_r_v_b_47 <X> T_7_26.lc_trk_g3_7


LogicTile_9_26

 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_2 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (464 418)  (464 418)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 418)  (466 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 418)  (468 418)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (37 2)  (475 418)  (475 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (40 2)  (478 418)  (478 418)  LC_1 Logic Functioning bit
 (41 2)  (479 418)  (479 418)  LC_1 Logic Functioning bit
 (42 2)  (480 418)  (480 418)  LC_1 Logic Functioning bit
 (43 2)  (481 418)  (481 418)  LC_1 Logic Functioning bit
 (45 2)  (483 418)  (483 418)  LC_1 Logic Functioning bit
 (47 2)  (485 418)  (485 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (465 419)  (465 419)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 419)  (466 419)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 419)  (467 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 419)  (468 419)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 419)  (470 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (471 419)  (471 419)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_1
 (34 3)  (472 419)  (472 419)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (37 3)  (475 419)  (475 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (39 3)  (477 419)  (477 419)  LC_1 Logic Functioning bit
 (40 3)  (478 419)  (478 419)  LC_1 Logic Functioning bit
 (41 3)  (479 419)  (479 419)  LC_1 Logic Functioning bit
 (42 3)  (480 419)  (480 419)  LC_1 Logic Functioning bit
 (43 3)  (481 419)  (481 419)  LC_1 Logic Functioning bit
 (44 3)  (482 419)  (482 419)  LC_1 Logic Functioning bit
 (1 4)  (439 420)  (439 420)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 421)  (438 421)  routing T_9_26.glb_netwk_3 <X> T_9_26.wire_logic_cluster/lc_7/cen
 (15 10)  (453 426)  (453 426)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g2_5
 (16 10)  (454 426)  (454 426)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g2_5
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (15 11)  (453 427)  (453 427)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g2_4
 (16 11)  (454 427)  (454 427)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g2_4
 (17 11)  (455 427)  (455 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 12)  (464 428)  (464 428)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 428)  (466 428)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 428)  (467 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 428)  (468 428)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 428)  (470 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 428)  (471 428)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 428)  (472 428)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 428)  (473 428)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_6
 (36 12)  (474 428)  (474 428)  LC_6 Logic Functioning bit
 (37 12)  (475 428)  (475 428)  LC_6 Logic Functioning bit
 (38 12)  (476 428)  (476 428)  LC_6 Logic Functioning bit
 (39 12)  (477 428)  (477 428)  LC_6 Logic Functioning bit
 (40 12)  (478 428)  (478 428)  LC_6 Logic Functioning bit
 (41 12)  (479 428)  (479 428)  LC_6 Logic Functioning bit
 (42 12)  (480 428)  (480 428)  LC_6 Logic Functioning bit
 (43 12)  (481 428)  (481 428)  LC_6 Logic Functioning bit
 (45 12)  (483 428)  (483 428)  LC_6 Logic Functioning bit
 (46 12)  (484 428)  (484 428)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (455 429)  (455 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (464 429)  (464 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 429)  (465 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 429)  (466 429)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 429)  (467 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 429)  (470 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (471 429)  (471 429)  routing T_9_26.lc_trk_g2_4 <X> T_9_26.input_2_6
 (36 13)  (474 429)  (474 429)  LC_6 Logic Functioning bit
 (37 13)  (475 429)  (475 429)  LC_6 Logic Functioning bit
 (38 13)  (476 429)  (476 429)  LC_6 Logic Functioning bit
 (39 13)  (477 429)  (477 429)  LC_6 Logic Functioning bit
 (40 13)  (478 429)  (478 429)  LC_6 Logic Functioning bit
 (42 13)  (480 429)  (480 429)  LC_6 Logic Functioning bit
 (43 13)  (481 429)  (481 429)  LC_6 Logic Functioning bit
 (44 13)  (482 429)  (482 429)  LC_6 Logic Functioning bit
 (0 14)  (438 430)  (438 430)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 430)  (439 430)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22
 (15 14)  (453 430)  (453 430)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g3_5
 (16 14)  (454 430)  (454 430)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g3_5
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (459 430)  (459 430)  routing T_9_26.sp4_v_t_18 <X> T_9_26.lc_trk_g3_7
 (22 14)  (460 430)  (460 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 430)  (461 430)  routing T_9_26.sp4_v_t_18 <X> T_9_26.lc_trk_g3_7
 (26 14)  (464 430)  (464 430)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 430)  (465 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 430)  (466 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 430)  (467 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 430)  (468 430)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 430)  (469 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 430)  (470 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 430)  (471 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 430)  (472 430)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 430)  (474 430)  LC_7 Logic Functioning bit
 (37 14)  (475 430)  (475 430)  LC_7 Logic Functioning bit
 (38 14)  (476 430)  (476 430)  LC_7 Logic Functioning bit
 (40 14)  (478 430)  (478 430)  LC_7 Logic Functioning bit
 (41 14)  (479 430)  (479 430)  LC_7 Logic Functioning bit
 (42 14)  (480 430)  (480 430)  LC_7 Logic Functioning bit
 (43 14)  (481 430)  (481 430)  LC_7 Logic Functioning bit
 (45 14)  (483 430)  (483 430)  LC_7 Logic Functioning bit
 (0 15)  (438 431)  (438 431)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/s_r
 (3 15)  (441 431)  (441 431)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22
 (8 15)  (446 431)  (446 431)  routing T_9_26.sp4_h_r_10 <X> T_9_26.sp4_v_t_47
 (9 15)  (447 431)  (447 431)  routing T_9_26.sp4_h_r_10 <X> T_9_26.sp4_v_t_47
 (15 15)  (453 431)  (453 431)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g3_4
 (16 15)  (454 431)  (454 431)  routing T_9_26.sp4_v_t_33 <X> T_9_26.lc_trk_g3_4
 (17 15)  (455 431)  (455 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (465 431)  (465 431)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 431)  (466 431)  routing T_9_26.lc_trk_g3_4 <X> T_9_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 431)  (467 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 431)  (468 431)  routing T_9_26.lc_trk_g3_7 <X> T_9_26.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 431)  (470 431)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (471 431)  (471 431)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_7
 (34 15)  (472 431)  (472 431)  routing T_9_26.lc_trk_g3_0 <X> T_9_26.input_2_7
 (36 15)  (474 431)  (474 431)  LC_7 Logic Functioning bit
 (37 15)  (475 431)  (475 431)  LC_7 Logic Functioning bit
 (38 15)  (476 431)  (476 431)  LC_7 Logic Functioning bit
 (39 15)  (477 431)  (477 431)  LC_7 Logic Functioning bit
 (40 15)  (478 431)  (478 431)  LC_7 Logic Functioning bit
 (41 15)  (479 431)  (479 431)  LC_7 Logic Functioning bit
 (42 15)  (480 431)  (480 431)  LC_7 Logic Functioning bit
 (43 15)  (481 431)  (481 431)  LC_7 Logic Functioning bit
 (44 15)  (482 431)  (482 431)  LC_7 Logic Functioning bit


LogicTile_10_26

 (21 6)  (513 422)  (513 422)  routing T_10_26.lft_op_7 <X> T_10_26.lc_trk_g1_7
 (22 6)  (514 422)  (514 422)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 422)  (516 422)  routing T_10_26.lft_op_7 <X> T_10_26.lc_trk_g1_7
 (26 8)  (518 424)  (518 424)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (37 8)  (529 424)  (529 424)  LC_4 Logic Functioning bit
 (39 8)  (531 424)  (531 424)  LC_4 Logic Functioning bit
 (40 8)  (532 424)  (532 424)  LC_4 Logic Functioning bit
 (42 8)  (534 424)  (534 424)  LC_4 Logic Functioning bit
 (51 8)  (543 424)  (543 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (518 425)  (518 425)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 425)  (519 425)  routing T_10_26.lc_trk_g1_7 <X> T_10_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 425)  (521 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 425)  (528 425)  LC_4 Logic Functioning bit
 (38 9)  (530 425)  (530 425)  LC_4 Logic Functioning bit
 (41 9)  (533 425)  (533 425)  LC_4 Logic Functioning bit
 (43 9)  (535 425)  (535 425)  LC_4 Logic Functioning bit
 (4 10)  (496 426)  (496 426)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43
 (6 10)  (498 426)  (498 426)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43
 (5 11)  (497 427)  (497 427)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_v_t_43


LogicTile_11_26

 (37 2)  (583 418)  (583 418)  LC_1 Logic Functioning bit
 (39 2)  (585 418)  (585 418)  LC_1 Logic Functioning bit
 (40 2)  (586 418)  (586 418)  LC_1 Logic Functioning bit
 (42 2)  (588 418)  (588 418)  LC_1 Logic Functioning bit
 (27 3)  (573 419)  (573 419)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 419)  (574 419)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 419)  (575 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 419)  (582 419)  LC_1 Logic Functioning bit
 (38 3)  (584 419)  (584 419)  LC_1 Logic Functioning bit
 (41 3)  (587 419)  (587 419)  LC_1 Logic Functioning bit
 (43 3)  (589 419)  (589 419)  LC_1 Logic Functioning bit
 (47 3)  (593 419)  (593 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (19 12)  (565 428)  (565 428)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (14 13)  (560 429)  (560 429)  routing T_11_26.sp4_r_v_b_40 <X> T_11_26.lc_trk_g3_0
 (17 13)  (563 429)  (563 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_12_26

 (11 2)  (611 418)  (611 418)  routing T_12_26.sp4_h_r_8 <X> T_12_26.sp4_v_t_39
 (13 2)  (613 418)  (613 418)  routing T_12_26.sp4_h_r_8 <X> T_12_26.sp4_v_t_39
 (12 3)  (612 419)  (612 419)  routing T_12_26.sp4_h_r_8 <X> T_12_26.sp4_v_t_39
 (22 4)  (622 420)  (622 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 420)  (623 420)  routing T_12_26.sp12_h_r_11 <X> T_12_26.lc_trk_g1_3
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 14)  (626 430)  (626 430)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 430)  (628 430)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 430)  (629 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 430)  (630 430)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 430)  (632 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 430)  (634 430)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 430)  (636 430)  LC_7 Logic Functioning bit
 (38 14)  (638 430)  (638 430)  LC_7 Logic Functioning bit
 (41 14)  (641 430)  (641 430)  LC_7 Logic Functioning bit
 (43 14)  (643 430)  (643 430)  LC_7 Logic Functioning bit
 (48 14)  (648 430)  (648 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (17 15)  (617 431)  (617 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (627 431)  (627 431)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 431)  (628 431)  routing T_12_26.lc_trk_g3_4 <X> T_12_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 431)  (629 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 431)  (631 431)  routing T_12_26.lc_trk_g1_3 <X> T_12_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 431)  (636 431)  LC_7 Logic Functioning bit
 (38 15)  (638 431)  (638 431)  LC_7 Logic Functioning bit
 (40 15)  (640 431)  (640 431)  LC_7 Logic Functioning bit
 (42 15)  (642 431)  (642 431)  LC_7 Logic Functioning bit


LogicTile_14_26

 (36 0)  (744 416)  (744 416)  LC_0 Logic Functioning bit
 (37 0)  (745 416)  (745 416)  LC_0 Logic Functioning bit
 (38 0)  (746 416)  (746 416)  LC_0 Logic Functioning bit
 (39 0)  (747 416)  (747 416)  LC_0 Logic Functioning bit
 (40 0)  (748 416)  (748 416)  LC_0 Logic Functioning bit
 (41 0)  (749 416)  (749 416)  LC_0 Logic Functioning bit
 (42 0)  (750 416)  (750 416)  LC_0 Logic Functioning bit
 (43 0)  (751 416)  (751 416)  LC_0 Logic Functioning bit
 (46 0)  (754 416)  (754 416)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (744 417)  (744 417)  LC_0 Logic Functioning bit
 (37 1)  (745 417)  (745 417)  LC_0 Logic Functioning bit
 (38 1)  (746 417)  (746 417)  LC_0 Logic Functioning bit
 (39 1)  (747 417)  (747 417)  LC_0 Logic Functioning bit
 (40 1)  (748 417)  (748 417)  LC_0 Logic Functioning bit
 (41 1)  (749 417)  (749 417)  LC_0 Logic Functioning bit
 (42 1)  (750 417)  (750 417)  LC_0 Logic Functioning bit
 (43 1)  (751 417)  (751 417)  LC_0 Logic Functioning bit
 (47 1)  (755 417)  (755 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


LogicTile_16_26

 (15 2)  (831 418)  (831 418)  routing T_16_26.sp4_v_b_21 <X> T_16_26.lc_trk_g0_5
 (16 2)  (832 418)  (832 418)  routing T_16_26.sp4_v_b_21 <X> T_16_26.lc_trk_g0_5
 (17 2)  (833 418)  (833 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (842 418)  (842 418)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 418)  (843 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 418)  (846 418)  routing T_16_26.lc_trk_g3_5 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 418)  (849 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (38 2)  (854 418)  (854 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (52 2)  (868 418)  (868 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (842 419)  (842 419)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 419)  (844 419)  routing T_16_26.lc_trk_g2_7 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (38 3)  (854 419)  (854 419)  LC_1 Logic Functioning bit
 (40 3)  (856 419)  (856 419)  LC_1 Logic Functioning bit
 (42 3)  (858 419)  (858 419)  LC_1 Logic Functioning bit
 (21 8)  (837 424)  (837 424)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g2_3
 (22 8)  (838 424)  (838 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 424)  (840 424)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g2_3
 (21 9)  (837 425)  (837 425)  routing T_16_26.sp12_v_t_0 <X> T_16_26.lc_trk_g2_3
 (22 10)  (838 426)  (838 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 426)  (842 426)  routing T_16_26.lc_trk_g0_5 <X> T_16_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 426)  (843 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 426)  (844 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 426)  (845 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 426)  (846 426)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 426)  (848 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 426)  (849 426)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 426)  (850 426)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 426)  (852 426)  LC_5 Logic Functioning bit
 (38 10)  (854 426)  (854 426)  LC_5 Logic Functioning bit
 (41 10)  (857 426)  (857 426)  LC_5 Logic Functioning bit
 (43 10)  (859 426)  (859 426)  LC_5 Logic Functioning bit
 (47 10)  (863 426)  (863 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (845 427)  (845 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 427)  (846 427)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 427)  (853 427)  LC_5 Logic Functioning bit
 (39 11)  (855 427)  (855 427)  LC_5 Logic Functioning bit
 (41 11)  (857 427)  (857 427)  LC_5 Logic Functioning bit
 (43 11)  (859 427)  (859 427)  LC_5 Logic Functioning bit
 (17 12)  (833 428)  (833 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (844 428)  (844 428)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 428)  (845 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 428)  (847 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 428)  (848 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 428)  (849 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 428)  (850 428)  routing T_16_26.lc_trk_g3_4 <X> T_16_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 428)  (852 428)  LC_6 Logic Functioning bit
 (37 12)  (853 428)  (853 428)  LC_6 Logic Functioning bit
 (38 12)  (854 428)  (854 428)  LC_6 Logic Functioning bit
 (39 12)  (855 428)  (855 428)  LC_6 Logic Functioning bit
 (41 12)  (857 428)  (857 428)  LC_6 Logic Functioning bit
 (43 12)  (859 428)  (859 428)  LC_6 Logic Functioning bit
 (52 12)  (868 428)  (868 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (843 429)  (843 429)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 429)  (844 429)  routing T_16_26.lc_trk_g3_1 <X> T_16_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 429)  (845 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 429)  (846 429)  routing T_16_26.lc_trk_g2_3 <X> T_16_26.wire_logic_cluster/lc_6/in_1
 (36 13)  (852 429)  (852 429)  LC_6 Logic Functioning bit
 (38 13)  (854 429)  (854 429)  LC_6 Logic Functioning bit
 (16 14)  (832 430)  (832 430)  routing T_16_26.sp12_v_t_10 <X> T_16_26.lc_trk_g3_5
 (17 14)  (833 430)  (833 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 430)  (839 430)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7
 (14 15)  (830 431)  (830 431)  routing T_16_26.sp4_r_v_b_44 <X> T_16_26.lc_trk_g3_4
 (17 15)  (833 431)  (833 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 431)  (837 431)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7


LogicTile_17_26

 (15 0)  (889 416)  (889 416)  routing T_17_26.sp4_v_b_17 <X> T_17_26.lc_trk_g0_1
 (16 0)  (890 416)  (890 416)  routing T_17_26.sp4_v_b_17 <X> T_17_26.lc_trk_g0_1
 (17 0)  (891 416)  (891 416)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 1)  (889 417)  (889 417)  routing T_17_26.sp4_v_t_5 <X> T_17_26.lc_trk_g0_0
 (16 1)  (890 417)  (890 417)  routing T_17_26.sp4_v_t_5 <X> T_17_26.lc_trk_g0_0
 (17 1)  (891 417)  (891 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 2)  (901 418)  (901 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 418)  (904 418)  routing T_17_26.lc_trk_g3_5 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 418)  (905 418)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 418)  (907 418)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (37 2)  (911 418)  (911 418)  LC_1 Logic Functioning bit
 (38 2)  (912 418)  (912 418)  LC_1 Logic Functioning bit
 (39 2)  (913 418)  (913 418)  LC_1 Logic Functioning bit
 (41 2)  (915 418)  (915 418)  LC_1 Logic Functioning bit
 (43 2)  (917 418)  (917 418)  LC_1 Logic Functioning bit
 (47 2)  (921 418)  (921 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 419)  (905 419)  routing T_17_26.lc_trk_g2_6 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (38 3)  (912 419)  (912 419)  LC_1 Logic Functioning bit
 (29 4)  (903 420)  (903 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 420)  (905 420)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 420)  (906 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 420)  (907 420)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 420)  (910 420)  LC_2 Logic Functioning bit
 (38 4)  (912 420)  (912 420)  LC_2 Logic Functioning bit
 (52 4)  (926 420)  (926 420)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (903 421)  (903 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 421)  (905 421)  routing T_17_26.lc_trk_g2_7 <X> T_17_26.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 421)  (910 421)  LC_2 Logic Functioning bit
 (37 5)  (911 421)  (911 421)  LC_2 Logic Functioning bit
 (38 5)  (912 421)  (912 421)  LC_2 Logic Functioning bit
 (39 5)  (913 421)  (913 421)  LC_2 Logic Functioning bit
 (40 5)  (914 421)  (914 421)  LC_2 Logic Functioning bit
 (42 5)  (916 421)  (916 421)  LC_2 Logic Functioning bit
 (19 6)  (893 422)  (893 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 10)  (895 426)  (895 426)  routing T_17_26.sp12_v_b_7 <X> T_17_26.lc_trk_g2_7
 (22 10)  (896 426)  (896 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (898 426)  (898 426)  routing T_17_26.sp12_v_b_7 <X> T_17_26.lc_trk_g2_7
 (21 11)  (895 427)  (895 427)  routing T_17_26.sp12_v_b_7 <X> T_17_26.lc_trk_g2_7
 (22 11)  (896 427)  (896 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 427)  (899 427)  routing T_17_26.sp4_r_v_b_38 <X> T_17_26.lc_trk_g2_6
 (16 14)  (890 430)  (890 430)  routing T_17_26.sp12_v_t_10 <X> T_17_26.lc_trk_g3_5
 (17 14)  (891 430)  (891 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (10 15)  (884 431)  (884 431)  routing T_17_26.sp4_h_l_40 <X> T_17_26.sp4_v_t_47


LogicTile_18_26

 (15 6)  (943 422)  (943 422)  routing T_18_26.sp4_v_b_21 <X> T_18_26.lc_trk_g1_5
 (16 6)  (944 422)  (944 422)  routing T_18_26.sp4_v_b_21 <X> T_18_26.lc_trk_g1_5
 (17 6)  (945 422)  (945 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (949 422)  (949 422)  routing T_18_26.sp12_h_l_4 <X> T_18_26.lc_trk_g1_7
 (22 6)  (950 422)  (950 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (952 422)  (952 422)  routing T_18_26.sp12_h_l_4 <X> T_18_26.lc_trk_g1_7
 (26 6)  (954 422)  (954 422)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 422)  (958 422)  routing T_18_26.lc_trk_g1_5 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 422)  (959 422)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 422)  (962 422)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 422)  (964 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (51 6)  (979 422)  (979 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (8 7)  (936 423)  (936 423)  routing T_18_26.sp4_h_r_10 <X> T_18_26.sp4_v_t_41
 (9 7)  (937 423)  (937 423)  routing T_18_26.sp4_h_r_10 <X> T_18_26.sp4_v_t_41
 (10 7)  (938 423)  (938 423)  routing T_18_26.sp4_h_r_10 <X> T_18_26.sp4_v_t_41
 (21 7)  (949 423)  (949 423)  routing T_18_26.sp12_h_l_4 <X> T_18_26.lc_trk_g1_7
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g2_7 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g1_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 423)  (965 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (43 7)  (971 423)  (971 423)  LC_3 Logic Functioning bit
 (22 10)  (950 426)  (950 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (951 426)  (951 426)  routing T_18_26.sp12_v_t_12 <X> T_18_26.lc_trk_g2_7


LogicTile_19_26

 (6 0)  (988 416)  (988 416)  routing T_19_26.sp4_h_r_7 <X> T_19_26.sp4_v_b_0
 (26 4)  (1008 420)  (1008 420)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 420)  (1009 420)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 420)  (1011 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 420)  (1014 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 420)  (1016 420)  routing T_19_26.lc_trk_g1_0 <X> T_19_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 420)  (1018 420)  LC_2 Logic Functioning bit
 (38 4)  (1020 420)  (1020 420)  LC_2 Logic Functioning bit
 (41 4)  (1023 420)  (1023 420)  LC_2 Logic Functioning bit
 (43 4)  (1025 420)  (1025 420)  LC_2 Logic Functioning bit
 (16 5)  (998 421)  (998 421)  routing T_19_26.sp12_h_r_8 <X> T_19_26.lc_trk_g1_0
 (17 5)  (999 421)  (999 421)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1004 421)  (1004 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1008 421)  (1008 421)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 421)  (1010 421)  routing T_19_26.lc_trk_g2_6 <X> T_19_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 421)  (1011 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 421)  (1012 421)  routing T_19_26.lc_trk_g1_2 <X> T_19_26.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 421)  (1018 421)  LC_2 Logic Functioning bit
 (38 5)  (1020 421)  (1020 421)  LC_2 Logic Functioning bit
 (40 5)  (1022 421)  (1022 421)  LC_2 Logic Functioning bit
 (42 5)  (1024 421)  (1024 421)  LC_2 Logic Functioning bit
 (51 5)  (1033 421)  (1033 421)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 10)  (1007 426)  (1007 426)  routing T_19_26.sp4_v_b_38 <X> T_19_26.lc_trk_g2_6
 (22 11)  (1004 427)  (1004 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 427)  (1005 427)  routing T_19_26.sp4_v_b_38 <X> T_19_26.lc_trk_g2_6
 (25 11)  (1007 427)  (1007 427)  routing T_19_26.sp4_v_b_38 <X> T_19_26.lc_trk_g2_6


LogicTile_20_26

 (26 2)  (1062 418)  (1062 418)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 418)  (1064 418)  routing T_20_26.lc_trk_g2_4 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 418)  (1065 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 418)  (1066 418)  routing T_20_26.lc_trk_g2_4 <X> T_20_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 418)  (1068 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 418)  (1070 418)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 418)  (1072 418)  LC_1 Logic Functioning bit
 (38 2)  (1074 418)  (1074 418)  LC_1 Logic Functioning bit
 (41 2)  (1077 418)  (1077 418)  LC_1 Logic Functioning bit
 (43 2)  (1079 418)  (1079 418)  LC_1 Logic Functioning bit
 (27 3)  (1063 419)  (1063 419)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 419)  (1064 419)  routing T_20_26.lc_trk_g3_4 <X> T_20_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 419)  (1065 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 419)  (1067 419)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 419)  (1073 419)  LC_1 Logic Functioning bit
 (39 3)  (1075 419)  (1075 419)  LC_1 Logic Functioning bit
 (41 3)  (1077 419)  (1077 419)  LC_1 Logic Functioning bit
 (43 3)  (1079 419)  (1079 419)  LC_1 Logic Functioning bit
 (47 3)  (1083 419)  (1083 419)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (2 4)  (1038 420)  (1038 420)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (1058 420)  (1058 420)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 420)  (1059 420)  routing T_20_26.sp12_h_r_11 <X> T_20_26.lc_trk_g1_3
 (22 5)  (1058 421)  (1058 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 421)  (1059 421)  routing T_20_26.sp4_h_r_2 <X> T_20_26.lc_trk_g1_2
 (24 5)  (1060 421)  (1060 421)  routing T_20_26.sp4_h_r_2 <X> T_20_26.lc_trk_g1_2
 (25 5)  (1061 421)  (1061 421)  routing T_20_26.sp4_h_r_2 <X> T_20_26.lc_trk_g1_2
 (6 10)  (1042 426)  (1042 426)  routing T_20_26.sp4_v_b_3 <X> T_20_26.sp4_v_t_43
 (5 11)  (1041 427)  (1041 427)  routing T_20_26.sp4_v_b_3 <X> T_20_26.sp4_v_t_43
 (14 11)  (1050 427)  (1050 427)  routing T_20_26.sp4_r_v_b_36 <X> T_20_26.lc_trk_g2_4
 (17 11)  (1053 427)  (1053 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 14)  (1058 430)  (1058 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1063 430)  (1063 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 430)  (1064 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 430)  (1065 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 430)  (1066 430)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 430)  (1068 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 430)  (1070 430)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 430)  (1072 430)  LC_7 Logic Functioning bit
 (38 14)  (1074 430)  (1074 430)  LC_7 Logic Functioning bit
 (41 14)  (1077 430)  (1077 430)  LC_7 Logic Functioning bit
 (43 14)  (1079 430)  (1079 430)  LC_7 Logic Functioning bit
 (48 14)  (1084 430)  (1084 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (1050 431)  (1050 431)  routing T_20_26.sp4_h_l_17 <X> T_20_26.lc_trk_g3_4
 (15 15)  (1051 431)  (1051 431)  routing T_20_26.sp4_h_l_17 <X> T_20_26.lc_trk_g3_4
 (16 15)  (1052 431)  (1052 431)  routing T_20_26.sp4_h_l_17 <X> T_20_26.lc_trk_g3_4
 (17 15)  (1053 431)  (1053 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1057 431)  (1057 431)  routing T_20_26.sp4_r_v_b_47 <X> T_20_26.lc_trk_g3_7
 (26 15)  (1062 431)  (1062 431)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 431)  (1063 431)  routing T_20_26.lc_trk_g1_2 <X> T_20_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 431)  (1065 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 431)  (1066 431)  routing T_20_26.lc_trk_g3_7 <X> T_20_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 431)  (1067 431)  routing T_20_26.lc_trk_g1_3 <X> T_20_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 431)  (1072 431)  LC_7 Logic Functioning bit
 (38 15)  (1074 431)  (1074 431)  LC_7 Logic Functioning bit
 (40 15)  (1076 431)  (1076 431)  LC_7 Logic Functioning bit
 (42 15)  (1078 431)  (1078 431)  LC_7 Logic Functioning bit


LogicTile_21_26

 (22 4)  (1112 420)  (1112 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (21 6)  (1111 422)  (1111 422)  routing T_21_26.sp12_h_l_4 <X> T_21_26.lc_trk_g1_7
 (22 6)  (1112 422)  (1112 422)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 422)  (1114 422)  routing T_21_26.sp12_h_l_4 <X> T_21_26.lc_trk_g1_7
 (16 7)  (1106 423)  (1106 423)  routing T_21_26.sp12_h_r_12 <X> T_21_26.lc_trk_g1_4
 (17 7)  (1107 423)  (1107 423)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (1111 423)  (1111 423)  routing T_21_26.sp12_h_l_4 <X> T_21_26.lc_trk_g1_7
 (22 11)  (1112 427)  (1112 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 427)  (1115 427)  routing T_21_26.sp4_r_v_b_38 <X> T_21_26.lc_trk_g2_6
 (27 12)  (1117 428)  (1117 428)  routing T_21_26.lc_trk_g3_0 <X> T_21_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 428)  (1118 428)  routing T_21_26.lc_trk_g3_0 <X> T_21_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 428)  (1119 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 428)  (1121 428)  routing T_21_26.lc_trk_g1_4 <X> T_21_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 428)  (1122 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 428)  (1124 428)  routing T_21_26.lc_trk_g1_4 <X> T_21_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 428)  (1126 428)  LC_6 Logic Functioning bit
 (38 12)  (1128 428)  (1128 428)  LC_6 Logic Functioning bit
 (41 12)  (1131 428)  (1131 428)  LC_6 Logic Functioning bit
 (43 12)  (1133 428)  (1133 428)  LC_6 Logic Functioning bit
 (52 12)  (1142 428)  (1142 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (1104 429)  (1104 429)  routing T_21_26.sp4_r_v_b_40 <X> T_21_26.lc_trk_g3_0
 (17 13)  (1107 429)  (1107 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (1116 429)  (1116 429)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 429)  (1117 429)  routing T_21_26.lc_trk_g1_3 <X> T_21_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 429)  (1119 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 429)  (1127 429)  LC_6 Logic Functioning bit
 (39 13)  (1129 429)  (1129 429)  LC_6 Logic Functioning bit
 (41 13)  (1131 429)  (1131 429)  LC_6 Logic Functioning bit
 (43 13)  (1133 429)  (1133 429)  LC_6 Logic Functioning bit
 (26 14)  (1116 430)  (1116 430)  routing T_21_26.lc_trk_g1_4 <X> T_21_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 430)  (1118 430)  routing T_21_26.lc_trk_g2_6 <X> T_21_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 430)  (1119 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 430)  (1120 430)  routing T_21_26.lc_trk_g2_6 <X> T_21_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 430)  (1121 430)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 430)  (1122 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 430)  (1124 430)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 430)  (1126 430)  LC_7 Logic Functioning bit
 (38 14)  (1128 430)  (1128 430)  LC_7 Logic Functioning bit
 (48 14)  (1138 430)  (1138 430)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (27 15)  (1117 431)  (1117 431)  routing T_21_26.lc_trk_g1_4 <X> T_21_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 431)  (1119 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 431)  (1120 431)  routing T_21_26.lc_trk_g2_6 <X> T_21_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 431)  (1121 431)  routing T_21_26.lc_trk_g1_7 <X> T_21_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 431)  (1126 431)  LC_7 Logic Functioning bit
 (37 15)  (1127 431)  (1127 431)  LC_7 Logic Functioning bit
 (38 15)  (1128 431)  (1128 431)  LC_7 Logic Functioning bit
 (39 15)  (1129 431)  (1129 431)  LC_7 Logic Functioning bit
 (41 15)  (1131 431)  (1131 431)  LC_7 Logic Functioning bit
 (43 15)  (1133 431)  (1133 431)  LC_7 Logic Functioning bit


LogicTile_22_26

 (9 6)  (1153 422)  (1153 422)  routing T_22_26.sp4_v_b_4 <X> T_22_26.sp4_h_l_41


LogicTile_23_26

 (22 4)  (1220 420)  (1220 420)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 420)  (1222 420)  routing T_23_26.bot_op_3 <X> T_23_26.lc_trk_g1_3
 (37 4)  (1235 420)  (1235 420)  LC_2 Logic Functioning bit
 (39 4)  (1237 420)  (1237 420)  LC_2 Logic Functioning bit
 (40 4)  (1238 420)  (1238 420)  LC_2 Logic Functioning bit
 (42 4)  (1240 420)  (1240 420)  LC_2 Logic Functioning bit
 (46 4)  (1244 420)  (1244 420)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1224 421)  (1224 421)  routing T_23_26.lc_trk_g1_3 <X> T_23_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 421)  (1225 421)  routing T_23_26.lc_trk_g1_3 <X> T_23_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 421)  (1227 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 421)  (1234 421)  LC_2 Logic Functioning bit
 (38 5)  (1236 421)  (1236 421)  LC_2 Logic Functioning bit
 (41 5)  (1239 421)  (1239 421)  LC_2 Logic Functioning bit
 (43 5)  (1241 421)  (1241 421)  LC_2 Logic Functioning bit
 (6 12)  (1204 428)  (1204 428)  routing T_23_26.sp4_v_t_43 <X> T_23_26.sp4_v_b_9
 (5 13)  (1203 429)  (1203 429)  routing T_23_26.sp4_v_t_43 <X> T_23_26.sp4_v_b_9
 (2 14)  (1200 430)  (1200 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_26

 (12 2)  (1264 418)  (1264 418)  routing T_24_26.sp4_v_t_45 <X> T_24_26.sp4_h_l_39
 (31 2)  (1283 418)  (1283 418)  routing T_24_26.lc_trk_g0_4 <X> T_24_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 418)  (1284 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1292 418)  (1292 418)  LC_1 Logic Functioning bit
 (41 2)  (1293 418)  (1293 418)  LC_1 Logic Functioning bit
 (42 2)  (1294 418)  (1294 418)  LC_1 Logic Functioning bit
 (43 2)  (1295 418)  (1295 418)  LC_1 Logic Functioning bit
 (46 2)  (1298 418)  (1298 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (1263 419)  (1263 419)  routing T_24_26.sp4_v_t_45 <X> T_24_26.sp4_h_l_39
 (13 3)  (1265 419)  (1265 419)  routing T_24_26.sp4_v_t_45 <X> T_24_26.sp4_h_l_39
 (15 3)  (1267 419)  (1267 419)  routing T_24_26.bot_op_4 <X> T_24_26.lc_trk_g0_4
 (17 3)  (1269 419)  (1269 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (40 3)  (1292 419)  (1292 419)  LC_1 Logic Functioning bit
 (41 3)  (1293 419)  (1293 419)  LC_1 Logic Functioning bit
 (42 3)  (1294 419)  (1294 419)  LC_1 Logic Functioning bit
 (43 3)  (1295 419)  (1295 419)  LC_1 Logic Functioning bit


LogicTile_26_26

 (14 0)  (1362 416)  (1362 416)  routing T_26_26.sp4_v_b_8 <X> T_26_26.lc_trk_g0_0
 (14 1)  (1362 417)  (1362 417)  routing T_26_26.sp4_v_b_8 <X> T_26_26.lc_trk_g0_0
 (16 1)  (1364 417)  (1364 417)  routing T_26_26.sp4_v_b_8 <X> T_26_26.lc_trk_g0_0
 (17 1)  (1365 417)  (1365 417)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23
 (22 3)  (1370 419)  (1370 419)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1372 419)  (1372 419)  routing T_26_26.bot_op_6 <X> T_26_26.lc_trk_g0_6
 (15 5)  (1363 421)  (1363 421)  routing T_26_26.bot_op_0 <X> T_26_26.lc_trk_g1_0
 (17 5)  (1365 421)  (1365 421)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (37 6)  (1385 422)  (1385 422)  LC_3 Logic Functioning bit
 (39 6)  (1387 422)  (1387 422)  LC_3 Logic Functioning bit
 (40 6)  (1388 422)  (1388 422)  LC_3 Logic Functioning bit
 (42 6)  (1390 422)  (1390 422)  LC_3 Logic Functioning bit
 (46 6)  (1394 422)  (1394 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (1375 423)  (1375 423)  routing T_26_26.lc_trk_g1_0 <X> T_26_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 423)  (1377 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (1384 423)  (1384 423)  LC_3 Logic Functioning bit
 (38 7)  (1386 423)  (1386 423)  LC_3 Logic Functioning bit
 (41 7)  (1389 423)  (1389 423)  LC_3 Logic Functioning bit
 (43 7)  (1391 423)  (1391 423)  LC_3 Logic Functioning bit
 (29 10)  (1377 426)  (1377 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (1385 426)  (1385 426)  LC_5 Logic Functioning bit
 (39 10)  (1387 426)  (1387 426)  LC_5 Logic Functioning bit
 (40 10)  (1388 426)  (1388 426)  LC_5 Logic Functioning bit
 (42 10)  (1390 426)  (1390 426)  LC_5 Logic Functioning bit
 (48 10)  (1396 426)  (1396 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (37 11)  (1385 427)  (1385 427)  LC_5 Logic Functioning bit
 (39 11)  (1387 427)  (1387 427)  LC_5 Logic Functioning bit
 (40 11)  (1388 427)  (1388 427)  LC_5 Logic Functioning bit
 (42 11)  (1390 427)  (1390 427)  LC_5 Logic Functioning bit
 (26 12)  (1374 428)  (1374 428)  routing T_26_26.lc_trk_g0_6 <X> T_26_26.wire_logic_cluster/lc_6/in_0
 (37 12)  (1385 428)  (1385 428)  LC_6 Logic Functioning bit
 (39 12)  (1387 428)  (1387 428)  LC_6 Logic Functioning bit
 (40 12)  (1388 428)  (1388 428)  LC_6 Logic Functioning bit
 (42 12)  (1390 428)  (1390 428)  LC_6 Logic Functioning bit
 (26 13)  (1374 429)  (1374 429)  routing T_26_26.lc_trk_g0_6 <X> T_26_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 429)  (1377 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1384 429)  (1384 429)  LC_6 Logic Functioning bit
 (38 13)  (1386 429)  (1386 429)  LC_6 Logic Functioning bit
 (41 13)  (1389 429)  (1389 429)  LC_6 Logic Functioning bit
 (43 13)  (1391 429)  (1391 429)  LC_6 Logic Functioning bit
 (46 13)  (1394 429)  (1394 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (2 14)  (1350 430)  (1350 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (5 15)  (1353 431)  (1353 431)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_t_44
 (8 15)  (1356 431)  (1356 431)  routing T_26_26.sp4_h_l_47 <X> T_26_26.sp4_v_t_47


LogicTile_27_26

 (6 2)  (1408 418)  (1408 418)  routing T_27_26.sp4_h_l_42 <X> T_27_26.sp4_v_t_37
 (32 2)  (1434 418)  (1434 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1435 418)  (1435 418)  routing T_27_26.lc_trk_g2_2 <X> T_27_26.wire_logic_cluster/lc_1/in_3
 (40 2)  (1442 418)  (1442 418)  LC_1 Logic Functioning bit
 (41 2)  (1443 418)  (1443 418)  LC_1 Logic Functioning bit
 (42 2)  (1444 418)  (1444 418)  LC_1 Logic Functioning bit
 (43 2)  (1445 418)  (1445 418)  LC_1 Logic Functioning bit
 (46 2)  (1448 418)  (1448 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (1417 419)  (1417 419)  routing T_27_26.bot_op_4 <X> T_27_26.lc_trk_g0_4
 (17 3)  (1419 419)  (1419 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (1433 419)  (1433 419)  routing T_27_26.lc_trk_g2_2 <X> T_27_26.wire_logic_cluster/lc_1/in_3
 (40 3)  (1442 419)  (1442 419)  LC_1 Logic Functioning bit
 (41 3)  (1443 419)  (1443 419)  LC_1 Logic Functioning bit
 (42 3)  (1444 419)  (1444 419)  LC_1 Logic Functioning bit
 (43 3)  (1445 419)  (1445 419)  LC_1 Logic Functioning bit
 (31 6)  (1433 422)  (1433 422)  routing T_27_26.lc_trk_g0_4 <X> T_27_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 422)  (1434 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1442 422)  (1442 422)  LC_3 Logic Functioning bit
 (41 6)  (1443 422)  (1443 422)  LC_3 Logic Functioning bit
 (42 6)  (1444 422)  (1444 422)  LC_3 Logic Functioning bit
 (43 6)  (1445 422)  (1445 422)  LC_3 Logic Functioning bit
 (46 6)  (1448 422)  (1448 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (1442 423)  (1442 423)  LC_3 Logic Functioning bit
 (41 7)  (1443 423)  (1443 423)  LC_3 Logic Functioning bit
 (42 7)  (1444 423)  (1444 423)  LC_3 Logic Functioning bit
 (43 7)  (1445 423)  (1445 423)  LC_3 Logic Functioning bit
 (22 9)  (1424 425)  (1424 425)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1425 425)  (1425 425)  routing T_27_26.sp12_v_b_18 <X> T_27_26.lc_trk_g2_2
 (25 9)  (1427 425)  (1427 425)  routing T_27_26.sp12_v_b_18 <X> T_27_26.lc_trk_g2_2


LogicTile_28_26

 (22 1)  (1478 417)  (1478 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1480 417)  (1480 417)  routing T_28_26.bot_op_2 <X> T_28_26.lc_trk_g0_2
 (15 3)  (1471 419)  (1471 419)  routing T_28_26.bot_op_4 <X> T_28_26.lc_trk_g0_4
 (17 3)  (1473 419)  (1473 419)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (37 4)  (1493 420)  (1493 420)  LC_2 Logic Functioning bit
 (39 4)  (1495 420)  (1495 420)  LC_2 Logic Functioning bit
 (40 4)  (1496 420)  (1496 420)  LC_2 Logic Functioning bit
 (42 4)  (1498 420)  (1498 420)  LC_2 Logic Functioning bit
 (26 5)  (1482 421)  (1482 421)  routing T_28_26.lc_trk_g0_2 <X> T_28_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 421)  (1485 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1492 421)  (1492 421)  LC_2 Logic Functioning bit
 (38 5)  (1494 421)  (1494 421)  LC_2 Logic Functioning bit
 (41 5)  (1497 421)  (1497 421)  LC_2 Logic Functioning bit
 (43 5)  (1499 421)  (1499 421)  LC_2 Logic Functioning bit
 (53 5)  (1509 421)  (1509 421)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (1478 422)  (1478 422)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1480 422)  (1480 422)  routing T_28_26.bot_op_7 <X> T_28_26.lc_trk_g1_7
 (31 6)  (1487 422)  (1487 422)  routing T_28_26.lc_trk_g0_4 <X> T_28_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 422)  (1488 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 422)  (1496 422)  LC_3 Logic Functioning bit
 (41 6)  (1497 422)  (1497 422)  LC_3 Logic Functioning bit
 (42 6)  (1498 422)  (1498 422)  LC_3 Logic Functioning bit
 (43 6)  (1499 422)  (1499 422)  LC_3 Logic Functioning bit
 (46 6)  (1502 422)  (1502 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (1496 423)  (1496 423)  LC_3 Logic Functioning bit
 (41 7)  (1497 423)  (1497 423)  LC_3 Logic Functioning bit
 (42 7)  (1498 423)  (1498 423)  LC_3 Logic Functioning bit
 (43 7)  (1499 423)  (1499 423)  LC_3 Logic Functioning bit
 (31 10)  (1487 426)  (1487 426)  routing T_28_26.lc_trk_g1_7 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 426)  (1488 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 426)  (1490 426)  routing T_28_26.lc_trk_g1_7 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 426)  (1496 426)  LC_5 Logic Functioning bit
 (41 10)  (1497 426)  (1497 426)  LC_5 Logic Functioning bit
 (42 10)  (1498 426)  (1498 426)  LC_5 Logic Functioning bit
 (43 10)  (1499 426)  (1499 426)  LC_5 Logic Functioning bit
 (48 10)  (1504 426)  (1504 426)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (31 11)  (1487 427)  (1487 427)  routing T_28_26.lc_trk_g1_7 <X> T_28_26.wire_logic_cluster/lc_5/in_3
 (40 11)  (1496 427)  (1496 427)  LC_5 Logic Functioning bit
 (41 11)  (1497 427)  (1497 427)  LC_5 Logic Functioning bit
 (42 11)  (1498 427)  (1498 427)  LC_5 Logic Functioning bit
 (43 11)  (1499 427)  (1499 427)  LC_5 Logic Functioning bit


LogicTile_29_26

 (9 3)  (1519 419)  (1519 419)  routing T_29_26.sp4_v_b_1 <X> T_29_26.sp4_v_t_36
 (10 7)  (1520 423)  (1520 423)  routing T_29_26.sp4_h_l_46 <X> T_29_26.sp4_v_t_41
 (6 10)  (1516 426)  (1516 426)  routing T_29_26.sp4_h_l_36 <X> T_29_26.sp4_v_t_43
 (3 15)  (1513 431)  (1513 431)  routing T_29_26.sp12_h_l_22 <X> T_29_26.sp12_v_t_22
 (8 15)  (1518 431)  (1518 431)  routing T_29_26.sp4_h_l_47 <X> T_29_26.sp4_v_t_47


LogicTile_30_26

 (6 2)  (1570 418)  (1570 418)  routing T_30_26.sp4_h_l_42 <X> T_30_26.sp4_v_t_37
 (3 3)  (1567 419)  (1567 419)  routing T_30_26.sp12_v_b_0 <X> T_30_26.sp12_h_l_23
 (12 15)  (1576 431)  (1576 431)  routing T_30_26.sp4_h_l_46 <X> T_30_26.sp4_v_t_46


LogicTile_31_26

 (3 15)  (1621 431)  (1621 431)  routing T_31_26.sp12_h_l_22 <X> T_31_26.sp12_v_t_22
 (12 15)  (1630 431)  (1630 431)  routing T_31_26.sp4_h_l_46 <X> T_31_26.sp4_v_t_46


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (0 0)  (17 400)  (17 400)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (5 0)  (12 400)  (12 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (7 0)  (10 400)  (10 400)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (9 400)  (9 400)  routing T_0_25.span4_vert_b_9 <X> T_0_25.lc_trk_g0_1
 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (12 0)  (5 400)  (5 400)  routing T_0_25.span4_horz_1 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (4 5)  (13 405)  (13 405)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g0_4
 (5 5)  (12 405)  (12 405)  routing T_0_25.span4_vert_b_4 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (11 5)  (137 405)  (137 405)  routing T_3_25.sp4_h_l_40 <X> T_3_25.sp4_h_r_5
 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (8 2)  (188 402)  (188 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36
 (10 2)  (190 402)  (190 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36
 (8 3)  (188 403)  (188 403)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_v_t_36
 (9 3)  (189 403)  (189 403)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_v_t_36
 (10 3)  (190 403)  (190 403)  routing T_4_25.sp4_h_r_7 <X> T_4_25.sp4_v_t_36
 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25

 (26 0)  (260 400)  (260 400)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (37 0)  (271 400)  (271 400)  LC_0 Logic Functioning bit
 (39 0)  (273 400)  (273 400)  LC_0 Logic Functioning bit
 (40 0)  (274 400)  (274 400)  LC_0 Logic Functioning bit
 (42 0)  (276 400)  (276 400)  LC_0 Logic Functioning bit
 (46 0)  (280 400)  (280 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (256 401)  (256 401)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (257 401)  (257 401)  routing T_5_25.sp12_h_r_10 <X> T_5_25.lc_trk_g0_2
 (26 1)  (260 401)  (260 401)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 401)  (262 401)  routing T_5_25.lc_trk_g2_6 <X> T_5_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 401)  (263 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 401)  (270 401)  LC_0 Logic Functioning bit
 (38 1)  (272 401)  (272 401)  LC_0 Logic Functioning bit
 (41 1)  (275 401)  (275 401)  LC_0 Logic Functioning bit
 (43 1)  (277 401)  (277 401)  LC_0 Logic Functioning bit
 (26 2)  (260 402)  (260 402)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (37 2)  (271 402)  (271 402)  LC_1 Logic Functioning bit
 (39 2)  (273 402)  (273 402)  LC_1 Logic Functioning bit
 (40 2)  (274 402)  (274 402)  LC_1 Logic Functioning bit
 (42 2)  (276 402)  (276 402)  LC_1 Logic Functioning bit
 (46 2)  (280 402)  (280 402)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (256 403)  (256 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (257 403)  (257 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (24 3)  (258 403)  (258 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (25 3)  (259 403)  (259 403)  routing T_5_25.sp4_h_r_6 <X> T_5_25.lc_trk_g0_6
 (26 3)  (260 403)  (260 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 403)  (261 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 403)  (262 403)  routing T_5_25.lc_trk_g3_6 <X> T_5_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 403)  (263 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 403)  (270 403)  LC_1 Logic Functioning bit
 (38 3)  (272 403)  (272 403)  LC_1 Logic Functioning bit
 (41 3)  (275 403)  (275 403)  LC_1 Logic Functioning bit
 (43 3)  (277 403)  (277 403)  LC_1 Logic Functioning bit
 (37 4)  (271 404)  (271 404)  LC_2 Logic Functioning bit
 (39 4)  (273 404)  (273 404)  LC_2 Logic Functioning bit
 (40 4)  (274 404)  (274 404)  LC_2 Logic Functioning bit
 (42 4)  (276 404)  (276 404)  LC_2 Logic Functioning bit
 (26 5)  (260 405)  (260 405)  routing T_5_25.lc_trk_g0_2 <X> T_5_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 405)  (263 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 405)  (270 405)  LC_2 Logic Functioning bit
 (38 5)  (272 405)  (272 405)  LC_2 Logic Functioning bit
 (41 5)  (275 405)  (275 405)  LC_2 Logic Functioning bit
 (43 5)  (277 405)  (277 405)  LC_2 Logic Functioning bit
 (51 5)  (285 405)  (285 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (237 406)  (237 406)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_v_t_23
 (3 7)  (237 407)  (237 407)  routing T_5_25.sp12_h_r_0 <X> T_5_25.sp12_v_t_23
 (26 8)  (260 408)  (260 408)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (37 8)  (271 408)  (271 408)  LC_4 Logic Functioning bit
 (39 8)  (273 408)  (273 408)  LC_4 Logic Functioning bit
 (40 8)  (274 408)  (274 408)  LC_4 Logic Functioning bit
 (42 8)  (276 408)  (276 408)  LC_4 Logic Functioning bit
 (51 8)  (285 408)  (285 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (260 409)  (260 409)  routing T_5_25.lc_trk_g0_6 <X> T_5_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 409)  (263 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (270 409)  (270 409)  LC_4 Logic Functioning bit
 (38 9)  (272 409)  (272 409)  LC_4 Logic Functioning bit
 (41 9)  (275 409)  (275 409)  LC_4 Logic Functioning bit
 (43 9)  (277 409)  (277 409)  LC_4 Logic Functioning bit
 (22 11)  (256 411)  (256 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 411)  (259 411)  routing T_5_25.sp4_r_v_b_38 <X> T_5_25.lc_trk_g2_6
 (25 14)  (259 414)  (259 414)  routing T_5_25.rgt_op_6 <X> T_5_25.lc_trk_g3_6
 (22 15)  (256 415)  (256 415)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 415)  (258 415)  routing T_5_25.rgt_op_6 <X> T_5_25.lc_trk_g3_6


LogicTile_6_25

 (0 2)  (288 402)  (288 402)  routing T_6_25.glb_netwk_2 <X> T_6_25.wire_logic_cluster/lc_7/clk
 (2 2)  (290 402)  (290 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 404)  (289 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (305 404)  (305 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (0 5)  (288 405)  (288 405)  routing T_6_25.glb_netwk_3 <X> T_6_25.wire_logic_cluster/lc_7/cen
 (3 5)  (291 405)  (291 405)  routing T_6_25.sp12_h_l_23 <X> T_6_25.sp12_h_r_0
 (22 7)  (310 407)  (310 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (22 8)  (310 408)  (310 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (7 10)  (295 410)  (295 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (295 411)  (295 411)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (302 411)  (302 411)  routing T_6_25.sp4_r_v_b_36 <X> T_6_25.lc_trk_g2_4
 (17 11)  (305 411)  (305 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (314 412)  (314 412)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 412)  (315 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 412)  (317 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 412)  (318 412)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 412)  (320 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 412)  (321 412)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 412)  (324 412)  LC_6 Logic Functioning bit
 (37 12)  (325 412)  (325 412)  LC_6 Logic Functioning bit
 (38 12)  (326 412)  (326 412)  LC_6 Logic Functioning bit
 (40 12)  (328 412)  (328 412)  LC_6 Logic Functioning bit
 (41 12)  (329 412)  (329 412)  LC_6 Logic Functioning bit
 (42 12)  (330 412)  (330 412)  LC_6 Logic Functioning bit
 (43 12)  (331 412)  (331 412)  LC_6 Logic Functioning bit
 (45 12)  (333 412)  (333 412)  LC_6 Logic Functioning bit
 (28 13)  (316 413)  (316 413)  routing T_6_25.lc_trk_g2_4 <X> T_6_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 413)  (317 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 413)  (318 413)  routing T_6_25.lc_trk_g1_6 <X> T_6_25.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 413)  (319 413)  routing T_6_25.lc_trk_g2_3 <X> T_6_25.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 413)  (320 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (322 413)  (322 413)  routing T_6_25.lc_trk_g1_1 <X> T_6_25.input_2_6
 (36 13)  (324 413)  (324 413)  LC_6 Logic Functioning bit
 (37 13)  (325 413)  (325 413)  LC_6 Logic Functioning bit
 (38 13)  (326 413)  (326 413)  LC_6 Logic Functioning bit
 (39 13)  (327 413)  (327 413)  LC_6 Logic Functioning bit
 (40 13)  (328 413)  (328 413)  LC_6 Logic Functioning bit
 (41 13)  (329 413)  (329 413)  LC_6 Logic Functioning bit
 (42 13)  (330 413)  (330 413)  LC_6 Logic Functioning bit
 (43 13)  (331 413)  (331 413)  LC_6 Logic Functioning bit
 (44 13)  (332 413)  (332 413)  LC_6 Logic Functioning bit
 (0 14)  (288 414)  (288 414)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 414)  (289 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 415)  (288 415)  routing T_6_25.glb_netwk_6 <X> T_6_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 415)  (295 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_25

 (16 0)  (358 400)  (358 400)  routing T_7_25.sp4_v_b_1 <X> T_7_25.lc_trk_g0_1
 (17 0)  (359 400)  (359 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (360 400)  (360 400)  routing T_7_25.sp4_v_b_1 <X> T_7_25.lc_trk_g0_1
 (0 2)  (342 402)  (342 402)  routing T_7_25.glb_netwk_2 <X> T_7_25.wire_logic_cluster/lc_7/clk
 (2 2)  (344 402)  (344 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (343 404)  (343 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (13 4)  (355 404)  (355 404)  routing T_7_25.sp4_h_l_40 <X> T_7_25.sp4_v_b_5
 (0 5)  (342 405)  (342 405)  routing T_7_25.glb_netwk_3 <X> T_7_25.wire_logic_cluster/lc_7/cen
 (12 5)  (354 405)  (354 405)  routing T_7_25.sp4_h_l_40 <X> T_7_25.sp4_v_b_5
 (21 6)  (363 406)  (363 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g1_7
 (22 6)  (364 406)  (364 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (365 406)  (365 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.lc_trk_g1_7
 (8 7)  (350 407)  (350 407)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_41
 (10 7)  (352 407)  (352 407)  routing T_7_25.sp4_v_b_1 <X> T_7_25.sp4_v_t_41
 (22 7)  (364 407)  (364 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 407)  (365 407)  routing T_7_25.sp4_h_r_6 <X> T_7_25.lc_trk_g1_6
 (24 7)  (366 407)  (366 407)  routing T_7_25.sp4_h_r_6 <X> T_7_25.lc_trk_g1_6
 (25 7)  (367 407)  (367 407)  routing T_7_25.sp4_h_r_6 <X> T_7_25.lc_trk_g1_6
 (5 9)  (347 409)  (347 409)  routing T_7_25.sp4_h_r_6 <X> T_7_25.sp4_v_b_6
 (7 10)  (349 410)  (349 410)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (356 410)  (356 410)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g2_4
 (26 10)  (368 410)  (368 410)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (370 410)  (370 410)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 410)  (371 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 410)  (372 410)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 410)  (373 410)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 410)  (374 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 410)  (376 410)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 410)  (378 410)  LC_5 Logic Functioning bit
 (37 10)  (379 410)  (379 410)  LC_5 Logic Functioning bit
 (38 10)  (380 410)  (380 410)  LC_5 Logic Functioning bit
 (40 10)  (382 410)  (382 410)  LC_5 Logic Functioning bit
 (41 10)  (383 410)  (383 410)  LC_5 Logic Functioning bit
 (42 10)  (384 410)  (384 410)  LC_5 Logic Functioning bit
 (43 10)  (385 410)  (385 410)  LC_5 Logic Functioning bit
 (45 10)  (387 410)  (387 410)  LC_5 Logic Functioning bit
 (7 11)  (349 411)  (349 411)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (356 411)  (356 411)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g2_4
 (16 11)  (358 411)  (358 411)  routing T_7_25.sp4_v_b_36 <X> T_7_25.lc_trk_g2_4
 (17 11)  (359 411)  (359 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (368 411)  (368 411)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 411)  (369 411)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 411)  (371 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 411)  (373 411)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 411)  (374 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (378 411)  (378 411)  LC_5 Logic Functioning bit
 (37 11)  (379 411)  (379 411)  LC_5 Logic Functioning bit
 (38 11)  (380 411)  (380 411)  LC_5 Logic Functioning bit
 (39 11)  (381 411)  (381 411)  LC_5 Logic Functioning bit
 (40 11)  (382 411)  (382 411)  LC_5 Logic Functioning bit
 (41 11)  (383 411)  (383 411)  LC_5 Logic Functioning bit
 (42 11)  (384 411)  (384 411)  LC_5 Logic Functioning bit
 (43 11)  (385 411)  (385 411)  LC_5 Logic Functioning bit
 (44 11)  (386 411)  (386 411)  LC_5 Logic Functioning bit
 (0 14)  (342 414)  (342 414)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 414)  (343 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (368 414)  (368 414)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (28 14)  (370 414)  (370 414)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 414)  (371 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 414)  (372 414)  routing T_7_25.lc_trk_g2_4 <X> T_7_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 414)  (373 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 414)  (374 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (376 414)  (376 414)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 414)  (378 414)  LC_7 Logic Functioning bit
 (37 14)  (379 414)  (379 414)  LC_7 Logic Functioning bit
 (38 14)  (380 414)  (380 414)  LC_7 Logic Functioning bit
 (40 14)  (382 414)  (382 414)  LC_7 Logic Functioning bit
 (41 14)  (383 414)  (383 414)  LC_7 Logic Functioning bit
 (42 14)  (384 414)  (384 414)  LC_7 Logic Functioning bit
 (43 14)  (385 414)  (385 414)  LC_7 Logic Functioning bit
 (45 14)  (387 414)  (387 414)  LC_7 Logic Functioning bit
 (46 14)  (388 414)  (388 414)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (342 415)  (342 415)  routing T_7_25.glb_netwk_6 <X> T_7_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (349 415)  (349 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (368 415)  (368 415)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 415)  (369 415)  routing T_7_25.lc_trk_g1_6 <X> T_7_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 415)  (371 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 415)  (373 415)  routing T_7_25.lc_trk_g1_7 <X> T_7_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (374 415)  (374 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (378 415)  (378 415)  LC_7 Logic Functioning bit
 (37 15)  (379 415)  (379 415)  LC_7 Logic Functioning bit
 (38 15)  (380 415)  (380 415)  LC_7 Logic Functioning bit
 (39 15)  (381 415)  (381 415)  LC_7 Logic Functioning bit
 (40 15)  (382 415)  (382 415)  LC_7 Logic Functioning bit
 (41 15)  (383 415)  (383 415)  LC_7 Logic Functioning bit
 (42 15)  (384 415)  (384 415)  LC_7 Logic Functioning bit
 (43 15)  (385 415)  (385 415)  LC_7 Logic Functioning bit
 (44 15)  (386 415)  (386 415)  LC_7 Logic Functioning bit


RAM_Tile_8_25

 (3 14)  (399 414)  (399 414)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22
 (3 15)  (399 415)  (399 415)  routing T_8_25.sp12_h_r_1 <X> T_8_25.sp12_v_t_22


LogicTile_9_25

 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_2 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (452 402)  (452 402)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g0_4
 (17 2)  (455 402)  (455 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (28 2)  (466 402)  (466 402)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 402)  (469 402)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (473 402)  (473 402)  routing T_9_25.lc_trk_g0_5 <X> T_9_25.input_2_1
 (36 2)  (474 402)  (474 402)  LC_1 Logic Functioning bit
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (38 2)  (476 402)  (476 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (40 2)  (478 402)  (478 402)  LC_1 Logic Functioning bit
 (41 2)  (479 402)  (479 402)  LC_1 Logic Functioning bit
 (42 2)  (480 402)  (480 402)  LC_1 Logic Functioning bit
 (43 2)  (481 402)  (481 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (15 3)  (453 403)  (453 403)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g0_4
 (16 3)  (454 403)  (454 403)  routing T_9_25.sp4_h_l_1 <X> T_9_25.lc_trk_g0_4
 (17 3)  (455 403)  (455 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (456 403)  (456 403)  routing T_9_25.sp4_r_v_b_29 <X> T_9_25.lc_trk_g0_5
 (27 3)  (465 403)  (465 403)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 403)  (468 403)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 403)  (470 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (474 403)  (474 403)  LC_1 Logic Functioning bit
 (37 3)  (475 403)  (475 403)  LC_1 Logic Functioning bit
 (38 3)  (476 403)  (476 403)  LC_1 Logic Functioning bit
 (39 3)  (477 403)  (477 403)  LC_1 Logic Functioning bit
 (41 3)  (479 403)  (479 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (43 3)  (481 403)  (481 403)  LC_1 Logic Functioning bit
 (44 3)  (482 403)  (482 403)  LC_1 Logic Functioning bit
 (1 4)  (439 404)  (439 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (452 404)  (452 404)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (0 5)  (438 405)  (438 405)  routing T_9_25.glb_netwk_3 <X> T_9_25.wire_logic_cluster/lc_7/cen
 (15 5)  (453 405)  (453 405)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (16 5)  (454 405)  (454 405)  routing T_9_25.sp4_h_r_8 <X> T_9_25.lc_trk_g1_0
 (17 5)  (455 405)  (455 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 9)  (460 409)  (460 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 409)  (461 409)  routing T_9_25.sp4_v_b_42 <X> T_9_25.lc_trk_g2_2
 (24 9)  (462 409)  (462 409)  routing T_9_25.sp4_v_b_42 <X> T_9_25.lc_trk_g2_2
 (7 10)  (445 410)  (445 410)  Column buffer control bit: LH_colbuf_cntl_3

 (13 10)  (451 410)  (451 410)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_45
 (28 10)  (466 410)  (466 410)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 410)  (467 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 410)  (469 410)  routing T_9_25.lc_trk_g0_4 <X> T_9_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 410)  (470 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 410)  (473 410)  routing T_9_25.lc_trk_g0_5 <X> T_9_25.input_2_5
 (36 10)  (474 410)  (474 410)  LC_5 Logic Functioning bit
 (37 10)  (475 410)  (475 410)  LC_5 Logic Functioning bit
 (38 10)  (476 410)  (476 410)  LC_5 Logic Functioning bit
 (39 10)  (477 410)  (477 410)  LC_5 Logic Functioning bit
 (40 10)  (478 410)  (478 410)  LC_5 Logic Functioning bit
 (41 10)  (479 410)  (479 410)  LC_5 Logic Functioning bit
 (42 10)  (480 410)  (480 410)  LC_5 Logic Functioning bit
 (43 10)  (481 410)  (481 410)  LC_5 Logic Functioning bit
 (45 10)  (483 410)  (483 410)  LC_5 Logic Functioning bit
 (48 10)  (486 410)  (486 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (7 11)  (445 411)  (445 411)  Column buffer control bit: LH_colbuf_cntl_2

 (12 11)  (450 411)  (450 411)  routing T_9_25.sp4_h_r_8 <X> T_9_25.sp4_v_t_45
 (27 11)  (465 411)  (465 411)  routing T_9_25.lc_trk_g1_0 <X> T_9_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 411)  (467 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 411)  (468 411)  routing T_9_25.lc_trk_g2_2 <X> T_9_25.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 411)  (470 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 411)  (474 411)  LC_5 Logic Functioning bit
 (37 11)  (475 411)  (475 411)  LC_5 Logic Functioning bit
 (38 11)  (476 411)  (476 411)  LC_5 Logic Functioning bit
 (39 11)  (477 411)  (477 411)  LC_5 Logic Functioning bit
 (41 11)  (479 411)  (479 411)  LC_5 Logic Functioning bit
 (42 11)  (480 411)  (480 411)  LC_5 Logic Functioning bit
 (43 11)  (481 411)  (481 411)  LC_5 Logic Functioning bit
 (44 11)  (482 411)  (482 411)  LC_5 Logic Functioning bit
 (0 14)  (438 414)  (438 414)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 414)  (439 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (442 414)  (442 414)  routing T_9_25.sp4_v_b_9 <X> T_9_25.sp4_v_t_44
 (0 15)  (438 415)  (438 415)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_25

 (15 0)  (507 400)  (507 400)  routing T_10_25.lft_op_1 <X> T_10_25.lc_trk_g0_1
 (17 0)  (509 400)  (509 400)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 400)  (510 400)  routing T_10_25.lft_op_1 <X> T_10_25.lc_trk_g0_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (40 4)  (532 404)  (532 404)  LC_2 Logic Functioning bit
 (42 4)  (534 404)  (534 404)  LC_2 Logic Functioning bit
 (37 5)  (529 405)  (529 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (42 5)  (534 405)  (534 405)  LC_2 Logic Functioning bit
 (46 5)  (538 405)  (538 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 7)  (500 407)  (500 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.sp4_v_t_41
 (9 7)  (501 407)  (501 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.sp4_v_t_41


LogicTile_11_25

 (6 4)  (552 404)  (552 404)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_v_b_3
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 404)  (586 404)  LC_2 Logic Functioning bit
 (41 4)  (587 404)  (587 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (47 4)  (593 404)  (593 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 405)  (586 405)  LC_2 Logic Functioning bit
 (41 5)  (587 405)  (587 405)  LC_2 Logic Functioning bit
 (42 5)  (588 405)  (588 405)  LC_2 Logic Functioning bit
 (43 5)  (589 405)  (589 405)  LC_2 Logic Functioning bit
 (4 11)  (550 411)  (550 411)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_43
 (6 11)  (552 411)  (552 411)  routing T_11_25.sp4_h_r_10 <X> T_11_25.sp4_h_l_43
 (25 12)  (571 412)  (571 412)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g3_2
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 413)  (570 413)  routing T_11_25.rgt_op_2 <X> T_11_25.lc_trk_g3_2


LogicTile_12_25

 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_2 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (10 2)  (610 402)  (610 402)  routing T_12_25.sp4_v_b_8 <X> T_12_25.sp4_h_l_36
 (21 2)  (621 402)  (621 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (22 2)  (622 402)  (622 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 402)  (623 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (24 2)  (624 402)  (624 402)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (21 3)  (621 403)  (621 403)  routing T_12_25.sp4_h_l_10 <X> T_12_25.lc_trk_g0_7
 (1 4)  (601 404)  (601 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (29 4)  (629 404)  (629 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 404)  (630 404)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 404)  (632 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 404)  (633 404)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 404)  (634 404)  routing T_12_25.lc_trk_g3_0 <X> T_12_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 404)  (636 404)  LC_2 Logic Functioning bit
 (37 4)  (637 404)  (637 404)  LC_2 Logic Functioning bit
 (38 4)  (638 404)  (638 404)  LC_2 Logic Functioning bit
 (39 4)  (639 404)  (639 404)  LC_2 Logic Functioning bit
 (40 4)  (640 404)  (640 404)  LC_2 Logic Functioning bit
 (41 4)  (641 404)  (641 404)  LC_2 Logic Functioning bit
 (43 4)  (643 404)  (643 404)  LC_2 Logic Functioning bit
 (45 4)  (645 404)  (645 404)  LC_2 Logic Functioning bit
 (0 5)  (600 405)  (600 405)  routing T_12_25.glb_netwk_3 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (27 5)  (627 405)  (627 405)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 405)  (628 405)  routing T_12_25.lc_trk_g3_1 <X> T_12_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 405)  (629 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 405)  (630 405)  routing T_12_25.lc_trk_g0_7 <X> T_12_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 405)  (632 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (633 405)  (633 405)  routing T_12_25.lc_trk_g2_0 <X> T_12_25.input_2_2
 (36 5)  (636 405)  (636 405)  LC_2 Logic Functioning bit
 (37 5)  (637 405)  (637 405)  LC_2 Logic Functioning bit
 (38 5)  (638 405)  (638 405)  LC_2 Logic Functioning bit
 (39 5)  (639 405)  (639 405)  LC_2 Logic Functioning bit
 (40 5)  (640 405)  (640 405)  LC_2 Logic Functioning bit
 (41 5)  (641 405)  (641 405)  LC_2 Logic Functioning bit
 (42 5)  (642 405)  (642 405)  LC_2 Logic Functioning bit
 (43 5)  (643 405)  (643 405)  LC_2 Logic Functioning bit
 (44 5)  (644 405)  (644 405)  LC_2 Logic Functioning bit
 (13 6)  (613 406)  (613 406)  routing T_12_25.sp4_v_b_5 <X> T_12_25.sp4_v_t_40
 (17 9)  (617 409)  (617 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (7 10)  (607 410)  (607 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (607 411)  (607 411)  Column buffer control bit: LH_colbuf_cntl_2

 (17 12)  (617 412)  (617 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (614 413)  (614 413)  routing T_12_25.sp12_v_b_16 <X> T_12_25.lc_trk_g3_0
 (16 13)  (616 413)  (616 413)  routing T_12_25.sp12_v_b_16 <X> T_12_25.lc_trk_g3_0
 (17 13)  (617 413)  (617 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (618 413)  (618 413)  routing T_12_25.sp4_r_v_b_41 <X> T_12_25.lc_trk_g3_1
 (0 14)  (600 414)  (600 414)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 414)  (601 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 415)  (600 415)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_25

 (12 10)  (666 410)  (666 410)  routing T_13_25.sp4_v_b_8 <X> T_13_25.sp4_h_l_45


LogicTile_14_25

 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_25

 (8 14)  (770 414)  (770 414)  routing T_15_25.sp4_v_t_47 <X> T_15_25.sp4_h_l_47
 (9 14)  (771 414)  (771 414)  routing T_15_25.sp4_v_t_47 <X> T_15_25.sp4_h_l_47


LogicTile_16_25

 (26 0)  (842 400)  (842 400)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 400)  (846 400)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 400)  (847 400)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 400)  (850 400)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (38 0)  (854 400)  (854 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (46 0)  (862 400)  (862 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (842 401)  (842 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 401)  (844 401)  routing T_16_25.lc_trk_g2_6 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 401)  (846 401)  routing T_16_25.lc_trk_g1_6 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 401)  (853 401)  LC_0 Logic Functioning bit
 (39 1)  (855 401)  (855 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (43 1)  (859 401)  (859 401)  LC_0 Logic Functioning bit
 (3 4)  (819 404)  (819 404)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_h_r_0
 (3 5)  (819 405)  (819 405)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_h_r_0
 (3 7)  (819 407)  (819 407)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_t_23
 (14 7)  (830 407)  (830 407)  routing T_16_25.sp4_r_v_b_28 <X> T_16_25.lc_trk_g1_4
 (17 7)  (833 407)  (833 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (838 407)  (838 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (841 407)  (841 407)  routing T_16_25.sp4_r_v_b_30 <X> T_16_25.lc_trk_g1_6
 (25 10)  (841 410)  (841 410)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (22 11)  (838 411)  (838 411)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (840 411)  (840 411)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (25 11)  (841 411)  (841 411)  routing T_16_25.sp12_v_b_6 <X> T_16_25.lc_trk_g2_6
 (26 12)  (842 412)  (842 412)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 412)  (843 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 412)  (844 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 412)  (845 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 412)  (846 412)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 412)  (847 412)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 412)  (848 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 412)  (850 412)  routing T_16_25.lc_trk_g1_4 <X> T_16_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 412)  (852 412)  LC_6 Logic Functioning bit
 (38 12)  (854 412)  (854 412)  LC_6 Logic Functioning bit
 (41 12)  (857 412)  (857 412)  LC_6 Logic Functioning bit
 (43 12)  (859 412)  (859 412)  LC_6 Logic Functioning bit
 (47 12)  (863 412)  (863 412)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (842 413)  (842 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 413)  (843 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 413)  (844 413)  routing T_16_25.lc_trk_g3_7 <X> T_16_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 413)  (845 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 413)  (852 413)  LC_6 Logic Functioning bit
 (38 13)  (854 413)  (854 413)  LC_6 Logic Functioning bit
 (40 13)  (856 413)  (856 413)  LC_6 Logic Functioning bit
 (42 13)  (858 413)  (858 413)  LC_6 Logic Functioning bit
 (21 14)  (837 414)  (837 414)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7
 (22 14)  (838 414)  (838 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 414)  (840 414)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7
 (16 15)  (832 415)  (832 415)  routing T_16_25.sp12_v_b_12 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (837 415)  (837 415)  routing T_16_25.sp12_v_b_7 <X> T_16_25.lc_trk_g3_7


LogicTile_17_25

 (5 0)  (879 400)  (879 400)  routing T_17_25.sp4_v_b_0 <X> T_17_25.sp4_h_r_0
 (6 1)  (880 401)  (880 401)  routing T_17_25.sp4_v_b_0 <X> T_17_25.sp4_h_r_0
 (26 4)  (900 404)  (900 404)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 404)  (905 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 404)  (908 404)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (41 4)  (915 404)  (915 404)  LC_2 Logic Functioning bit
 (43 4)  (917 404)  (917 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (902 405)  (902 405)  routing T_17_25.lc_trk_g2_4 <X> T_17_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 405)  (903 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 405)  (904 405)  routing T_17_25.lc_trk_g3_2 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (40 5)  (914 405)  (914 405)  LC_2 Logic Functioning bit
 (42 5)  (916 405)  (916 405)  LC_2 Logic Functioning bit
 (26 10)  (900 410)  (900 410)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 410)  (901 410)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 410)  (902 410)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 410)  (903 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 410)  (904 410)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 410)  (907 410)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 410)  (908 410)  routing T_17_25.lc_trk_g3_1 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (37 10)  (911 410)  (911 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (41 10)  (915 410)  (915 410)  LC_5 Logic Functioning bit
 (43 10)  (917 410)  (917 410)  LC_5 Logic Functioning bit
 (47 10)  (921 410)  (921 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (889 411)  (889 411)  routing T_17_25.sp4_v_t_33 <X> T_17_25.lc_trk_g2_4
 (16 11)  (890 411)  (890 411)  routing T_17_25.sp4_v_t_33 <X> T_17_25.lc_trk_g2_4
 (17 11)  (891 411)  (891 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (901 411)  (901 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 411)  (902 411)  routing T_17_25.lc_trk_g3_4 <X> T_17_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 411)  (903 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 411)  (904 411)  routing T_17_25.lc_trk_g3_7 <X> T_17_25.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (4 12)  (878 412)  (878 412)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_9
 (17 12)  (891 412)  (891 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (5 13)  (879 413)  (879 413)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_v_b_9
 (22 13)  (896 413)  (896 413)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (897 413)  (897 413)  routing T_17_25.sp12_v_t_9 <X> T_17_25.lc_trk_g3_2
 (14 14)  (888 414)  (888 414)  routing T_17_25.sp4_v_t_17 <X> T_17_25.lc_trk_g3_4
 (21 14)  (895 414)  (895 414)  routing T_17_25.sp4_v_t_26 <X> T_17_25.lc_trk_g3_7
 (22 14)  (896 414)  (896 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 414)  (897 414)  routing T_17_25.sp4_v_t_26 <X> T_17_25.lc_trk_g3_7
 (16 15)  (890 415)  (890 415)  routing T_17_25.sp4_v_t_17 <X> T_17_25.lc_trk_g3_4
 (17 15)  (891 415)  (891 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (895 415)  (895 415)  routing T_17_25.sp4_v_t_26 <X> T_17_25.lc_trk_g3_7


LogicTile_18_25

 (19 4)  (947 404)  (947 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_19_25

 (4 6)  (986 406)  (986 406)  routing T_19_25.sp4_h_r_3 <X> T_19_25.sp4_v_t_38
 (16 6)  (998 406)  (998 406)  routing T_19_25.sp4_v_b_13 <X> T_19_25.lc_trk_g1_5
 (17 6)  (999 406)  (999 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 406)  (1000 406)  routing T_19_25.sp4_v_b_13 <X> T_19_25.lc_trk_g1_5
 (5 7)  (987 407)  (987 407)  routing T_19_25.sp4_h_r_3 <X> T_19_25.sp4_v_t_38
 (18 7)  (1000 407)  (1000 407)  routing T_19_25.sp4_v_b_13 <X> T_19_25.lc_trk_g1_5
 (14 10)  (996 410)  (996 410)  routing T_19_25.sp12_v_t_3 <X> T_19_25.lc_trk_g2_4
 (14 11)  (996 411)  (996 411)  routing T_19_25.sp12_v_t_3 <X> T_19_25.lc_trk_g2_4
 (15 11)  (997 411)  (997 411)  routing T_19_25.sp12_v_t_3 <X> T_19_25.lc_trk_g2_4
 (17 11)  (999 411)  (999 411)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 13)  (996 413)  (996 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (15 13)  (997 413)  (997 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (16 13)  (998 413)  (998 413)  routing T_19_25.sp4_h_r_24 <X> T_19_25.lc_trk_g3_0
 (17 13)  (999 413)  (999 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 414)  (1012 414)  routing T_19_25.lc_trk_g1_5 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 414)  (1013 414)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 414)  (1015 414)  routing T_19_25.lc_trk_g2_4 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 414)  (1018 414)  LC_7 Logic Functioning bit
 (37 14)  (1019 414)  (1019 414)  LC_7 Logic Functioning bit
 (38 14)  (1020 414)  (1020 414)  LC_7 Logic Functioning bit
 (39 14)  (1021 414)  (1021 414)  LC_7 Logic Functioning bit
 (41 14)  (1023 414)  (1023 414)  LC_7 Logic Functioning bit
 (43 14)  (1025 414)  (1025 414)  LC_7 Logic Functioning bit
 (48 14)  (1030 414)  (1030 414)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_47
 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 415)  (1010 415)  routing T_19_25.lc_trk_g3_0 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 415)  (1018 415)  LC_7 Logic Functioning bit
 (38 15)  (1020 415)  (1020 415)  LC_7 Logic Functioning bit


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (11 2)  (1047 402)  (1047 402)  routing T_20_25.sp4_h_l_44 <X> T_20_25.sp4_v_t_39
 (19 2)  (1055 402)  (1055 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 13)  (1055 413)  (1055 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1055 415)  (1055 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_25



LogicTile_22_25

 (19 4)  (1163 404)  (1163 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1170 404)  (1170 404)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 404)  (1172 404)  routing T_22_25.lc_trk_g2_1 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 404)  (1173 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 404)  (1175 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 404)  (1176 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 404)  (1177 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 404)  (1178 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 404)  (1180 404)  LC_2 Logic Functioning bit
 (37 4)  (1181 404)  (1181 404)  LC_2 Logic Functioning bit
 (38 4)  (1182 404)  (1182 404)  LC_2 Logic Functioning bit
 (39 4)  (1183 404)  (1183 404)  LC_2 Logic Functioning bit
 (41 4)  (1185 404)  (1185 404)  LC_2 Logic Functioning bit
 (43 4)  (1187 404)  (1187 404)  LC_2 Logic Functioning bit
 (27 5)  (1171 405)  (1171 405)  routing T_22_25.lc_trk_g1_5 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 405)  (1173 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 405)  (1180 405)  LC_2 Logic Functioning bit
 (38 5)  (1182 405)  (1182 405)  LC_2 Logic Functioning bit
 (51 5)  (1195 405)  (1195 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (1159 406)  (1159 406)  routing T_22_25.sp4_v_b_21 <X> T_22_25.lc_trk_g1_5
 (16 6)  (1160 406)  (1160 406)  routing T_22_25.sp4_v_b_21 <X> T_22_25.lc_trk_g1_5
 (17 6)  (1161 406)  (1161 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 8)  (1159 408)  (1159 408)  routing T_22_25.sp4_h_r_33 <X> T_22_25.lc_trk_g2_1
 (16 8)  (1160 408)  (1160 408)  routing T_22_25.sp4_h_r_33 <X> T_22_25.lc_trk_g2_1
 (17 8)  (1161 408)  (1161 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 408)  (1162 408)  routing T_22_25.sp4_h_r_33 <X> T_22_25.lc_trk_g2_1
 (17 15)  (1161 415)  (1161 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_23_25

 (0 2)  (1198 402)  (1198 402)  routing T_23_25.glb_netwk_2 <X> T_23_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 402)  (1200 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 404)  (1199 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 405)  (1198 405)  routing T_23_25.glb_netwk_3 <X> T_23_25.wire_logic_cluster/lc_7/cen
 (4 5)  (1202 405)  (1202 405)  routing T_23_25.sp4_v_t_47 <X> T_23_25.sp4_h_r_3
 (22 5)  (1220 405)  (1220 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1221 405)  (1221 405)  routing T_23_25.sp4_h_r_2 <X> T_23_25.lc_trk_g1_2
 (24 5)  (1222 405)  (1222 405)  routing T_23_25.sp4_h_r_2 <X> T_23_25.lc_trk_g1_2
 (25 5)  (1223 405)  (1223 405)  routing T_23_25.sp4_h_r_2 <X> T_23_25.lc_trk_g1_2
 (22 6)  (1220 406)  (1220 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (1221 406)  (1221 406)  routing T_23_25.sp12_h_l_12 <X> T_23_25.lc_trk_g1_7
 (27 6)  (1225 406)  (1225 406)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 406)  (1226 406)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 406)  (1227 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 406)  (1229 406)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 406)  (1230 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 406)  (1232 406)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 406)  (1234 406)  LC_3 Logic Functioning bit
 (37 6)  (1235 406)  (1235 406)  LC_3 Logic Functioning bit
 (38 6)  (1236 406)  (1236 406)  LC_3 Logic Functioning bit
 (39 6)  (1237 406)  (1237 406)  LC_3 Logic Functioning bit
 (40 6)  (1238 406)  (1238 406)  LC_3 Logic Functioning bit
 (41 6)  (1239 406)  (1239 406)  LC_3 Logic Functioning bit
 (42 6)  (1240 406)  (1240 406)  LC_3 Logic Functioning bit
 (43 6)  (1241 406)  (1241 406)  LC_3 Logic Functioning bit
 (45 6)  (1243 406)  (1243 406)  LC_3 Logic Functioning bit
 (26 7)  (1224 407)  (1224 407)  routing T_23_25.lc_trk_g1_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 407)  (1225 407)  routing T_23_25.lc_trk_g1_2 <X> T_23_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 407)  (1227 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 407)  (1228 407)  routing T_23_25.lc_trk_g3_3 <X> T_23_25.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 407)  (1229 407)  routing T_23_25.lc_trk_g1_7 <X> T_23_25.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 407)  (1230 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1231 407)  (1231 407)  routing T_23_25.lc_trk_g2_1 <X> T_23_25.input_2_3
 (36 7)  (1234 407)  (1234 407)  LC_3 Logic Functioning bit
 (37 7)  (1235 407)  (1235 407)  LC_3 Logic Functioning bit
 (38 7)  (1236 407)  (1236 407)  LC_3 Logic Functioning bit
 (40 7)  (1238 407)  (1238 407)  LC_3 Logic Functioning bit
 (41 7)  (1239 407)  (1239 407)  LC_3 Logic Functioning bit
 (42 7)  (1240 407)  (1240 407)  LC_3 Logic Functioning bit
 (43 7)  (1241 407)  (1241 407)  LC_3 Logic Functioning bit
 (44 7)  (1242 407)  (1242 407)  LC_3 Logic Functioning bit
 (15 8)  (1213 408)  (1213 408)  routing T_23_25.sp4_v_t_28 <X> T_23_25.lc_trk_g2_1
 (16 8)  (1214 408)  (1214 408)  routing T_23_25.sp4_v_t_28 <X> T_23_25.lc_trk_g2_1
 (17 8)  (1215 408)  (1215 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 9)  (1206 409)  (1206 409)  routing T_23_25.sp4_h_l_36 <X> T_23_25.sp4_v_b_7
 (9 9)  (1207 409)  (1207 409)  routing T_23_25.sp4_h_l_36 <X> T_23_25.sp4_v_b_7
 (10 9)  (1208 409)  (1208 409)  routing T_23_25.sp4_h_l_36 <X> T_23_25.sp4_v_b_7
 (7 10)  (1205 410)  (1205 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1205 411)  (1205 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (1220 412)  (1220 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1219 413)  (1219 413)  routing T_23_25.sp4_r_v_b_43 <X> T_23_25.lc_trk_g3_3
 (0 14)  (1198 414)  (1198 414)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 414)  (1199 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 415)  (1198 415)  routing T_23_25.glb_netwk_6 <X> T_23_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1205 415)  (1205 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_25

 (14 1)  (1266 401)  (1266 401)  routing T_24_25.sp4_h_r_0 <X> T_24_25.lc_trk_g0_0
 (15 1)  (1267 401)  (1267 401)  routing T_24_25.sp4_h_r_0 <X> T_24_25.lc_trk_g0_0
 (16 1)  (1268 401)  (1268 401)  routing T_24_25.sp4_h_r_0 <X> T_24_25.lc_trk_g0_0
 (17 1)  (1269 401)  (1269 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (1252 402)  (1252 402)  routing T_24_25.glb_netwk_2 <X> T_24_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 402)  (1254 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (1277 402)  (1277 402)  routing T_24_25.sp4_h_r_14 <X> T_24_25.lc_trk_g0_6
 (22 3)  (1274 403)  (1274 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1275 403)  (1275 403)  routing T_24_25.sp4_h_r_14 <X> T_24_25.lc_trk_g0_6
 (24 3)  (1276 403)  (1276 403)  routing T_24_25.sp4_h_r_14 <X> T_24_25.lc_trk_g0_6
 (1 4)  (1253 404)  (1253 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (1255 404)  (1255 404)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (0 5)  (1252 405)  (1252 405)  routing T_24_25.glb_netwk_3 <X> T_24_25.wire_logic_cluster/lc_7/cen
 (3 5)  (1255 405)  (1255 405)  routing T_24_25.sp12_v_b_0 <X> T_24_25.sp12_h_r_0
 (14 5)  (1266 405)  (1266 405)  routing T_24_25.sp12_h_r_16 <X> T_24_25.lc_trk_g1_0
 (16 5)  (1268 405)  (1268 405)  routing T_24_25.sp12_h_r_16 <X> T_24_25.lc_trk_g1_0
 (17 5)  (1269 405)  (1269 405)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (28 8)  (1280 408)  (1280 408)  routing T_24_25.lc_trk_g2_7 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 408)  (1281 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 408)  (1282 408)  routing T_24_25.lc_trk_g2_7 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 408)  (1286 408)  routing T_24_25.lc_trk_g1_0 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 408)  (1287 408)  routing T_24_25.lc_trk_g0_6 <X> T_24_25.input_2_4
 (36 8)  (1288 408)  (1288 408)  LC_4 Logic Functioning bit
 (37 8)  (1289 408)  (1289 408)  LC_4 Logic Functioning bit
 (38 8)  (1290 408)  (1290 408)  LC_4 Logic Functioning bit
 (39 8)  (1291 408)  (1291 408)  LC_4 Logic Functioning bit
 (40 8)  (1292 408)  (1292 408)  LC_4 Logic Functioning bit
 (41 8)  (1293 408)  (1293 408)  LC_4 Logic Functioning bit
 (42 8)  (1294 408)  (1294 408)  LC_4 Logic Functioning bit
 (43 8)  (1295 408)  (1295 408)  LC_4 Logic Functioning bit
 (45 8)  (1297 408)  (1297 408)  LC_4 Logic Functioning bit
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 409)  (1282 409)  routing T_24_25.lc_trk_g2_7 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 409)  (1284 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1287 409)  (1287 409)  routing T_24_25.lc_trk_g0_6 <X> T_24_25.input_2_4
 (36 9)  (1288 409)  (1288 409)  LC_4 Logic Functioning bit
 (37 9)  (1289 409)  (1289 409)  LC_4 Logic Functioning bit
 (38 9)  (1290 409)  (1290 409)  LC_4 Logic Functioning bit
 (40 9)  (1292 409)  (1292 409)  LC_4 Logic Functioning bit
 (41 9)  (1293 409)  (1293 409)  LC_4 Logic Functioning bit
 (42 9)  (1294 409)  (1294 409)  LC_4 Logic Functioning bit
 (43 9)  (1295 409)  (1295 409)  LC_4 Logic Functioning bit
 (44 9)  (1296 409)  (1296 409)  LC_4 Logic Functioning bit
 (7 10)  (1259 410)  (1259 410)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (1274 410)  (1274 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (7 11)  (1259 411)  (1259 411)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (1273 411)  (1273 411)  routing T_24_25.sp4_r_v_b_39 <X> T_24_25.lc_trk_g2_7
 (0 14)  (1252 414)  (1252 414)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 414)  (1253 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1252 415)  (1252 415)  routing T_24_25.glb_netwk_6 <X> T_24_25.wire_logic_cluster/lc_7/s_r
 (4 15)  (1256 415)  (1256 415)  routing T_24_25.sp4_v_b_4 <X> T_24_25.sp4_h_l_44
 (7 15)  (1259 415)  (1259 415)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_25

 (3 0)  (1309 400)  (1309 400)  routing T_25_25.sp12_v_t_23 <X> T_25_25.sp12_v_b_0


LogicTile_26_25

 (26 0)  (1374 400)  (1374 400)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (27 0)  (1375 400)  (1375 400)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 400)  (1377 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 400)  (1379 400)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 400)  (1380 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 400)  (1382 400)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (1383 400)  (1383 400)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_0
 (36 0)  (1384 400)  (1384 400)  LC_0 Logic Functioning bit
 (37 0)  (1385 400)  (1385 400)  LC_0 Logic Functioning bit
 (38 0)  (1386 400)  (1386 400)  LC_0 Logic Functioning bit
 (39 0)  (1387 400)  (1387 400)  LC_0 Logic Functioning bit
 (40 0)  (1388 400)  (1388 400)  LC_0 Logic Functioning bit
 (41 0)  (1389 400)  (1389 400)  LC_0 Logic Functioning bit
 (42 0)  (1390 400)  (1390 400)  LC_0 Logic Functioning bit
 (43 0)  (1391 400)  (1391 400)  LC_0 Logic Functioning bit
 (45 0)  (1393 400)  (1393 400)  LC_0 Logic Functioning bit
 (26 1)  (1374 401)  (1374 401)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (27 1)  (1375 401)  (1375 401)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 401)  (1376 401)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 401)  (1377 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 401)  (1378 401)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 401)  (1380 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1381 401)  (1381 401)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_0
 (35 1)  (1383 401)  (1383 401)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_0
 (36 1)  (1384 401)  (1384 401)  LC_0 Logic Functioning bit
 (37 1)  (1385 401)  (1385 401)  LC_0 Logic Functioning bit
 (39 1)  (1387 401)  (1387 401)  LC_0 Logic Functioning bit
 (40 1)  (1388 401)  (1388 401)  LC_0 Logic Functioning bit
 (41 1)  (1389 401)  (1389 401)  LC_0 Logic Functioning bit
 (42 1)  (1390 401)  (1390 401)  LC_0 Logic Functioning bit
 (43 1)  (1391 401)  (1391 401)  LC_0 Logic Functioning bit
 (44 1)  (1392 401)  (1392 401)  LC_0 Logic Functioning bit
 (0 2)  (1348 402)  (1348 402)  routing T_26_25.glb_netwk_2 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 402)  (1350 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1349 404)  (1349 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 405)  (1348 405)  routing T_26_25.glb_netwk_3 <X> T_26_25.wire_logic_cluster/lc_7/cen
 (22 5)  (1370 405)  (1370 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (3 7)  (1351 407)  (1351 407)  routing T_26_25.sp12_h_l_23 <X> T_26_25.sp12_v_t_23
 (14 7)  (1362 407)  (1362 407)  routing T_26_25.sp12_h_r_20 <X> T_26_25.lc_trk_g1_4
 (16 7)  (1364 407)  (1364 407)  routing T_26_25.sp12_h_r_20 <X> T_26_25.lc_trk_g1_4
 (17 7)  (1365 407)  (1365 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (7 10)  (1355 410)  (1355 410)  Column buffer control bit: LH_colbuf_cntl_3

 (25 10)  (1373 410)  (1373 410)  routing T_26_25.sp4_h_r_38 <X> T_26_25.lc_trk_g2_6
 (7 11)  (1355 411)  (1355 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1370 411)  (1370 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1371 411)  (1371 411)  routing T_26_25.sp4_h_r_38 <X> T_26_25.lc_trk_g2_6
 (24 11)  (1372 411)  (1372 411)  routing T_26_25.sp4_h_r_38 <X> T_26_25.lc_trk_g2_6
 (26 12)  (1374 412)  (1374 412)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (27 12)  (1375 412)  (1375 412)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 412)  (1377 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1379 412)  (1379 412)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1380 412)  (1380 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1382 412)  (1382 412)  routing T_26_25.lc_trk_g1_4 <X> T_26_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (1383 412)  (1383 412)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_6
 (36 12)  (1384 412)  (1384 412)  LC_6 Logic Functioning bit
 (37 12)  (1385 412)  (1385 412)  LC_6 Logic Functioning bit
 (38 12)  (1386 412)  (1386 412)  LC_6 Logic Functioning bit
 (39 12)  (1387 412)  (1387 412)  LC_6 Logic Functioning bit
 (40 12)  (1388 412)  (1388 412)  LC_6 Logic Functioning bit
 (41 12)  (1389 412)  (1389 412)  LC_6 Logic Functioning bit
 (42 12)  (1390 412)  (1390 412)  LC_6 Logic Functioning bit
 (43 12)  (1391 412)  (1391 412)  LC_6 Logic Functioning bit
 (45 12)  (1393 412)  (1393 412)  LC_6 Logic Functioning bit
 (26 13)  (1374 413)  (1374 413)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (27 13)  (1375 413)  (1375 413)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1376 413)  (1376 413)  routing T_26_25.lc_trk_g3_7 <X> T_26_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 413)  (1377 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 413)  (1378 413)  routing T_26_25.lc_trk_g1_2 <X> T_26_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (1380 413)  (1380 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1381 413)  (1381 413)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_6
 (35 13)  (1383 413)  (1383 413)  routing T_26_25.lc_trk_g2_6 <X> T_26_25.input_2_6
 (36 13)  (1384 413)  (1384 413)  LC_6 Logic Functioning bit
 (37 13)  (1385 413)  (1385 413)  LC_6 Logic Functioning bit
 (39 13)  (1387 413)  (1387 413)  LC_6 Logic Functioning bit
 (40 13)  (1388 413)  (1388 413)  LC_6 Logic Functioning bit
 (41 13)  (1389 413)  (1389 413)  LC_6 Logic Functioning bit
 (42 13)  (1390 413)  (1390 413)  LC_6 Logic Functioning bit
 (43 13)  (1391 413)  (1391 413)  LC_6 Logic Functioning bit
 (44 13)  (1392 413)  (1392 413)  LC_6 Logic Functioning bit
 (0 14)  (1348 414)  (1348 414)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 414)  (1349 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1370 414)  (1370 414)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1371 414)  (1371 414)  routing T_26_25.sp12_v_t_12 <X> T_26_25.lc_trk_g3_7
 (0 15)  (1348 415)  (1348 415)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1355 415)  (1355 415)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (1367 415)  (1367 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_25

 (21 0)  (1423 400)  (1423 400)  routing T_27_25.sp4_h_r_11 <X> T_27_25.lc_trk_g0_3
 (22 0)  (1424 400)  (1424 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1425 400)  (1425 400)  routing T_27_25.sp4_h_r_11 <X> T_27_25.lc_trk_g0_3
 (24 0)  (1426 400)  (1426 400)  routing T_27_25.sp4_h_r_11 <X> T_27_25.lc_trk_g0_3
 (0 2)  (1402 402)  (1402 402)  routing T_27_25.glb_netwk_2 <X> T_27_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 402)  (1404 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (12 2)  (1414 402)  (1414 402)  routing T_27_25.sp4_v_b_2 <X> T_27_25.sp4_h_l_39
 (1 4)  (1403 404)  (1403 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1406 404)  (1406 404)  routing T_27_25.sp4_h_l_38 <X> T_27_25.sp4_v_b_3
 (0 5)  (1402 405)  (1402 405)  routing T_27_25.glb_netwk_3 <X> T_27_25.wire_logic_cluster/lc_7/cen
 (5 5)  (1407 405)  (1407 405)  routing T_27_25.sp4_h_l_38 <X> T_27_25.sp4_v_b_3
 (17 5)  (1419 405)  (1419 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 6)  (1424 406)  (1424 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1425 406)  (1425 406)  routing T_27_25.sp12_h_r_23 <X> T_27_25.lc_trk_g1_7
 (21 7)  (1423 407)  (1423 407)  routing T_27_25.sp12_h_r_23 <X> T_27_25.lc_trk_g1_7
 (26 8)  (1428 408)  (1428 408)  routing T_27_25.lc_trk_g2_6 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (29 8)  (1431 408)  (1431 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1434 408)  (1434 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 408)  (1436 408)  routing T_27_25.lc_trk_g1_0 <X> T_27_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 408)  (1437 408)  routing T_27_25.lc_trk_g1_7 <X> T_27_25.input_2_4
 (36 8)  (1438 408)  (1438 408)  LC_4 Logic Functioning bit
 (38 8)  (1440 408)  (1440 408)  LC_4 Logic Functioning bit
 (39 8)  (1441 408)  (1441 408)  LC_4 Logic Functioning bit
 (40 8)  (1442 408)  (1442 408)  LC_4 Logic Functioning bit
 (41 8)  (1443 408)  (1443 408)  LC_4 Logic Functioning bit
 (42 8)  (1444 408)  (1444 408)  LC_4 Logic Functioning bit
 (43 8)  (1445 408)  (1445 408)  LC_4 Logic Functioning bit
 (45 8)  (1447 408)  (1447 408)  LC_4 Logic Functioning bit
 (26 9)  (1428 409)  (1428 409)  routing T_27_25.lc_trk_g2_6 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 409)  (1430 409)  routing T_27_25.lc_trk_g2_6 <X> T_27_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 409)  (1431 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1432 409)  (1432 409)  routing T_27_25.lc_trk_g0_3 <X> T_27_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (1434 409)  (1434 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1436 409)  (1436 409)  routing T_27_25.lc_trk_g1_7 <X> T_27_25.input_2_4
 (35 9)  (1437 409)  (1437 409)  routing T_27_25.lc_trk_g1_7 <X> T_27_25.input_2_4
 (36 9)  (1438 409)  (1438 409)  LC_4 Logic Functioning bit
 (37 9)  (1439 409)  (1439 409)  LC_4 Logic Functioning bit
 (38 9)  (1440 409)  (1440 409)  LC_4 Logic Functioning bit
 (39 9)  (1441 409)  (1441 409)  LC_4 Logic Functioning bit
 (40 9)  (1442 409)  (1442 409)  LC_4 Logic Functioning bit
 (41 9)  (1443 409)  (1443 409)  LC_4 Logic Functioning bit
 (42 9)  (1444 409)  (1444 409)  LC_4 Logic Functioning bit
 (43 9)  (1445 409)  (1445 409)  LC_4 Logic Functioning bit
 (44 9)  (1446 409)  (1446 409)  LC_4 Logic Functioning bit
 (7 10)  (1409 410)  (1409 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1409 411)  (1409 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1424 411)  (1424 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1427 411)  (1427 411)  routing T_27_25.sp4_r_v_b_38 <X> T_27_25.lc_trk_g2_6
 (11 13)  (1413 413)  (1413 413)  routing T_27_25.sp4_h_l_38 <X> T_27_25.sp4_h_r_11
 (13 13)  (1415 413)  (1415 413)  routing T_27_25.sp4_h_l_38 <X> T_27_25.sp4_h_r_11
 (0 14)  (1402 414)  (1402 414)  routing T_27_25.glb_netwk_6 <X> T_27_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 414)  (1403 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (2 14)  (1404 414)  (1404 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (0 15)  (1402 415)  (1402 415)  routing T_27_25.glb_netwk_6 <X> T_27_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1409 415)  (1409 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_25

 (0 2)  (1456 402)  (1456 402)  routing T_28_25.glb_netwk_2 <X> T_28_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 402)  (1458 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (5 2)  (1461 402)  (1461 402)  routing T_28_25.sp4_v_b_0 <X> T_28_25.sp4_h_l_37
 (25 2)  (1481 402)  (1481 402)  routing T_28_25.sp4_h_l_11 <X> T_28_25.lc_trk_g0_6
 (22 3)  (1478 403)  (1478 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1479 403)  (1479 403)  routing T_28_25.sp4_h_l_11 <X> T_28_25.lc_trk_g0_6
 (24 3)  (1480 403)  (1480 403)  routing T_28_25.sp4_h_l_11 <X> T_28_25.lc_trk_g0_6
 (25 3)  (1481 403)  (1481 403)  routing T_28_25.sp4_h_l_11 <X> T_28_25.lc_trk_g0_6
 (1 4)  (1457 404)  (1457 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1482 404)  (1482 404)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 404)  (1484 404)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 404)  (1485 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 404)  (1488 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 404)  (1489 404)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 404)  (1490 404)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (1491 404)  (1491 404)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.input_2_2
 (36 4)  (1492 404)  (1492 404)  LC_2 Logic Functioning bit
 (37 4)  (1493 404)  (1493 404)  LC_2 Logic Functioning bit
 (38 4)  (1494 404)  (1494 404)  LC_2 Logic Functioning bit
 (39 4)  (1495 404)  (1495 404)  LC_2 Logic Functioning bit
 (40 4)  (1496 404)  (1496 404)  LC_2 Logic Functioning bit
 (41 4)  (1497 404)  (1497 404)  LC_2 Logic Functioning bit
 (42 4)  (1498 404)  (1498 404)  LC_2 Logic Functioning bit
 (43 4)  (1499 404)  (1499 404)  LC_2 Logic Functioning bit
 (45 4)  (1501 404)  (1501 404)  LC_2 Logic Functioning bit
 (0 5)  (1456 405)  (1456 405)  routing T_28_25.glb_netwk_3 <X> T_28_25.wire_logic_cluster/lc_7/cen
 (26 5)  (1482 405)  (1482 405)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 405)  (1484 405)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 405)  (1485 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 405)  (1486 405)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (1488 405)  (1488 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1491 405)  (1491 405)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.input_2_2
 (36 5)  (1492 405)  (1492 405)  LC_2 Logic Functioning bit
 (37 5)  (1493 405)  (1493 405)  LC_2 Logic Functioning bit
 (39 5)  (1495 405)  (1495 405)  LC_2 Logic Functioning bit
 (40 5)  (1496 405)  (1496 405)  LC_2 Logic Functioning bit
 (41 5)  (1497 405)  (1497 405)  LC_2 Logic Functioning bit
 (42 5)  (1498 405)  (1498 405)  LC_2 Logic Functioning bit
 (43 5)  (1499 405)  (1499 405)  LC_2 Logic Functioning bit
 (44 5)  (1500 405)  (1500 405)  LC_2 Logic Functioning bit
 (22 8)  (1478 408)  (1478 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1482 408)  (1482 408)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (1484 408)  (1484 408)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 408)  (1485 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 408)  (1488 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 408)  (1489 408)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 408)  (1490 408)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 408)  (1491 408)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.input_2_4
 (36 8)  (1492 408)  (1492 408)  LC_4 Logic Functioning bit
 (37 8)  (1493 408)  (1493 408)  LC_4 Logic Functioning bit
 (38 8)  (1494 408)  (1494 408)  LC_4 Logic Functioning bit
 (39 8)  (1495 408)  (1495 408)  LC_4 Logic Functioning bit
 (40 8)  (1496 408)  (1496 408)  LC_4 Logic Functioning bit
 (41 8)  (1497 408)  (1497 408)  LC_4 Logic Functioning bit
 (42 8)  (1498 408)  (1498 408)  LC_4 Logic Functioning bit
 (43 8)  (1499 408)  (1499 408)  LC_4 Logic Functioning bit
 (45 8)  (1501 408)  (1501 408)  LC_4 Logic Functioning bit
 (26 9)  (1482 409)  (1482 409)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1484 409)  (1484 409)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 409)  (1485 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1486 409)  (1486 409)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_4/in_1
 (32 9)  (1488 409)  (1488 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1491 409)  (1491 409)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.input_2_4
 (36 9)  (1492 409)  (1492 409)  LC_4 Logic Functioning bit
 (37 9)  (1493 409)  (1493 409)  LC_4 Logic Functioning bit
 (39 9)  (1495 409)  (1495 409)  LC_4 Logic Functioning bit
 (40 9)  (1496 409)  (1496 409)  LC_4 Logic Functioning bit
 (41 9)  (1497 409)  (1497 409)  LC_4 Logic Functioning bit
 (42 9)  (1498 409)  (1498 409)  LC_4 Logic Functioning bit
 (43 9)  (1499 409)  (1499 409)  LC_4 Logic Functioning bit
 (44 9)  (1500 409)  (1500 409)  LC_4 Logic Functioning bit
 (7 10)  (1463 410)  (1463 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1463 411)  (1463 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1478 411)  (1478 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1481 411)  (1481 411)  routing T_28_25.sp4_r_v_b_38 <X> T_28_25.lc_trk_g2_6
 (14 12)  (1470 412)  (1470 412)  routing T_28_25.sp12_v_b_0 <X> T_28_25.lc_trk_g3_0
 (14 13)  (1470 413)  (1470 413)  routing T_28_25.sp12_v_b_0 <X> T_28_25.lc_trk_g3_0
 (15 13)  (1471 413)  (1471 413)  routing T_28_25.sp12_v_b_0 <X> T_28_25.lc_trk_g3_0
 (17 13)  (1473 413)  (1473 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (0 14)  (1456 414)  (1456 414)  routing T_28_25.glb_netwk_6 <X> T_28_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 414)  (1457 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (1485 414)  (1485 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 414)  (1486 414)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 414)  (1487 414)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 414)  (1488 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 414)  (1489 414)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 414)  (1492 414)  LC_7 Logic Functioning bit
 (37 14)  (1493 414)  (1493 414)  LC_7 Logic Functioning bit
 (38 14)  (1494 414)  (1494 414)  LC_7 Logic Functioning bit
 (39 14)  (1495 414)  (1495 414)  LC_7 Logic Functioning bit
 (40 14)  (1496 414)  (1496 414)  LC_7 Logic Functioning bit
 (41 14)  (1497 414)  (1497 414)  LC_7 Logic Functioning bit
 (42 14)  (1498 414)  (1498 414)  LC_7 Logic Functioning bit
 (43 14)  (1499 414)  (1499 414)  LC_7 Logic Functioning bit
 (45 14)  (1501 414)  (1501 414)  LC_7 Logic Functioning bit
 (0 15)  (1456 415)  (1456 415)  routing T_28_25.glb_netwk_6 <X> T_28_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1463 415)  (1463 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (1482 415)  (1482 415)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 415)  (1484 415)  routing T_28_25.lc_trk_g2_3 <X> T_28_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 415)  (1485 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 415)  (1486 415)  routing T_28_25.lc_trk_g0_6 <X> T_28_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 415)  (1487 415)  routing T_28_25.lc_trk_g2_6 <X> T_28_25.wire_logic_cluster/lc_7/in_3
 (32 15)  (1488 415)  (1488 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1489 415)  (1489 415)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.input_2_7
 (34 15)  (1490 415)  (1490 415)  routing T_28_25.lc_trk_g3_0 <X> T_28_25.input_2_7
 (36 15)  (1492 415)  (1492 415)  LC_7 Logic Functioning bit
 (37 15)  (1493 415)  (1493 415)  LC_7 Logic Functioning bit
 (38 15)  (1494 415)  (1494 415)  LC_7 Logic Functioning bit
 (39 15)  (1495 415)  (1495 415)  LC_7 Logic Functioning bit
 (40 15)  (1496 415)  (1496 415)  LC_7 Logic Functioning bit
 (41 15)  (1497 415)  (1497 415)  LC_7 Logic Functioning bit
 (43 15)  (1499 415)  (1499 415)  LC_7 Logic Functioning bit
 (44 15)  (1500 415)  (1500 415)  LC_7 Logic Functioning bit


LogicTile_29_25

 (8 3)  (1518 403)  (1518 403)  routing T_29_25.sp4_v_b_10 <X> T_29_25.sp4_v_t_36
 (10 3)  (1520 403)  (1520 403)  routing T_29_25.sp4_v_b_10 <X> T_29_25.sp4_v_t_36
 (5 8)  (1515 408)  (1515 408)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6
 (4 9)  (1514 409)  (1514 409)  routing T_29_25.sp4_h_l_38 <X> T_29_25.sp4_h_r_6


LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23
 (6 6)  (1570 406)  (1570 406)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_t_38


LogicTile_31_25



LogicTile_32_25

 (3 3)  (1675 403)  (1675 403)  routing T_32_25.sp12_v_b_0 <X> T_32_25.sp12_h_l_23


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0

 (12 12)  (1738 412)  (1738 412)  routing T_33_25.span4_horz_43 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (11 0)  (6 384)  (6 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_1 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0

 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_43 <X> T_0_24.span4_vert_t_15


LogicTile_1_24

 (5 10)  (23 394)  (23 394)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43
 (4 11)  (22 395)  (22 395)  routing T_1_24.sp4_h_r_3 <X> T_1_24.sp4_h_l_43


LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (8 2)  (188 386)  (188 386)  routing T_4_24.sp4_h_r_1 <X> T_4_24.sp4_h_l_36


LogicTile_5_24

 (6 7)  (240 391)  (240 391)  routing T_5_24.sp4_h_r_3 <X> T_5_24.sp4_h_l_38
 (15 8)  (249 392)  (249 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (17 8)  (251 392)  (251 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (252 392)  (252 392)  routing T_5_24.rgt_op_1 <X> T_5_24.lc_trk_g2_1
 (21 12)  (255 396)  (255 396)  routing T_5_24.rgt_op_3 <X> T_5_24.lc_trk_g3_3
 (22 12)  (256 396)  (256 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 396)  (258 396)  routing T_5_24.rgt_op_3 <X> T_5_24.lc_trk_g3_3
 (37 12)  (271 396)  (271 396)  LC_6 Logic Functioning bit
 (39 12)  (273 396)  (273 396)  LC_6 Logic Functioning bit
 (40 12)  (274 396)  (274 396)  LC_6 Logic Functioning bit
 (42 12)  (276 396)  (276 396)  LC_6 Logic Functioning bit
 (26 13)  (260 397)  (260 397)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 397)  (261 397)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 397)  (262 397)  routing T_5_24.lc_trk_g3_3 <X> T_5_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 397)  (263 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 397)  (270 397)  LC_6 Logic Functioning bit
 (38 13)  (272 397)  (272 397)  LC_6 Logic Functioning bit
 (41 13)  (275 397)  (275 397)  LC_6 Logic Functioning bit
 (43 13)  (277 397)  (277 397)  LC_6 Logic Functioning bit
 (46 13)  (280 397)  (280 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (37 14)  (271 398)  (271 398)  LC_7 Logic Functioning bit
 (39 14)  (273 398)  (273 398)  LC_7 Logic Functioning bit
 (40 14)  (274 398)  (274 398)  LC_7 Logic Functioning bit
 (42 14)  (276 398)  (276 398)  LC_7 Logic Functioning bit
 (51 14)  (285 398)  (285 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (262 399)  (262 399)  routing T_5_24.lc_trk_g2_1 <X> T_5_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 399)  (263 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 399)  (270 399)  LC_7 Logic Functioning bit
 (38 15)  (272 399)  (272 399)  LC_7 Logic Functioning bit
 (41 15)  (275 399)  (275 399)  LC_7 Logic Functioning bit
 (43 15)  (277 399)  (277 399)  LC_7 Logic Functioning bit


LogicTile_6_24

 (0 2)  (288 386)  (288 386)  routing T_6_24.glb_netwk_2 <X> T_6_24.wire_logic_cluster/lc_7/clk
 (2 2)  (290 386)  (290 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (316 386)  (316 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 386)  (317 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 386)  (318 386)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 386)  (320 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 386)  (321 386)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 386)  (322 386)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 386)  (324 386)  LC_1 Logic Functioning bit
 (37 2)  (325 386)  (325 386)  LC_1 Logic Functioning bit
 (38 2)  (326 386)  (326 386)  LC_1 Logic Functioning bit
 (39 2)  (327 386)  (327 386)  LC_1 Logic Functioning bit
 (40 2)  (328 386)  (328 386)  LC_1 Logic Functioning bit
 (41 2)  (329 386)  (329 386)  LC_1 Logic Functioning bit
 (43 2)  (331 386)  (331 386)  LC_1 Logic Functioning bit
 (45 2)  (333 386)  (333 386)  LC_1 Logic Functioning bit
 (26 3)  (314 387)  (314 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 387)  (316 387)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 387)  (317 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 387)  (319 387)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 387)  (320 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (321 387)  (321 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_1
 (34 3)  (322 387)  (322 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_1
 (35 3)  (323 387)  (323 387)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_1
 (36 3)  (324 387)  (324 387)  LC_1 Logic Functioning bit
 (37 3)  (325 387)  (325 387)  LC_1 Logic Functioning bit
 (38 3)  (326 387)  (326 387)  LC_1 Logic Functioning bit
 (39 3)  (327 387)  (327 387)  LC_1 Logic Functioning bit
 (40 3)  (328 387)  (328 387)  LC_1 Logic Functioning bit
 (41 3)  (329 387)  (329 387)  LC_1 Logic Functioning bit
 (42 3)  (330 387)  (330 387)  LC_1 Logic Functioning bit
 (43 3)  (331 387)  (331 387)  LC_1 Logic Functioning bit
 (44 3)  (332 387)  (332 387)  LC_1 Logic Functioning bit
 (1 4)  (289 388)  (289 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 389)  (288 389)  routing T_6_24.glb_netwk_3 <X> T_6_24.wire_logic_cluster/lc_7/cen
 (4 6)  (292 390)  (292 390)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_38
 (6 6)  (294 390)  (294 390)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_38
 (28 6)  (316 390)  (316 390)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 390)  (317 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 390)  (318 390)  routing T_6_24.lc_trk_g2_4 <X> T_6_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 390)  (320 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 390)  (321 390)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 390)  (322 390)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 390)  (324 390)  LC_3 Logic Functioning bit
 (37 6)  (325 390)  (325 390)  LC_3 Logic Functioning bit
 (38 6)  (326 390)  (326 390)  LC_3 Logic Functioning bit
 (39 6)  (327 390)  (327 390)  LC_3 Logic Functioning bit
 (40 6)  (328 390)  (328 390)  LC_3 Logic Functioning bit
 (41 6)  (329 390)  (329 390)  LC_3 Logic Functioning bit
 (43 6)  (331 390)  (331 390)  LC_3 Logic Functioning bit
 (45 6)  (333 390)  (333 390)  LC_3 Logic Functioning bit
 (5 7)  (293 391)  (293 391)  routing T_6_24.sp4_h_r_9 <X> T_6_24.sp4_v_t_38
 (26 7)  (314 391)  (314 391)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 391)  (316 391)  routing T_6_24.lc_trk_g2_3 <X> T_6_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 391)  (317 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 391)  (319 391)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 391)  (320 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 391)  (321 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (34 7)  (322 391)  (322 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (35 7)  (323 391)  (323 391)  routing T_6_24.lc_trk_g3_2 <X> T_6_24.input_2_3
 (36 7)  (324 391)  (324 391)  LC_3 Logic Functioning bit
 (37 7)  (325 391)  (325 391)  LC_3 Logic Functioning bit
 (38 7)  (326 391)  (326 391)  LC_3 Logic Functioning bit
 (39 7)  (327 391)  (327 391)  LC_3 Logic Functioning bit
 (40 7)  (328 391)  (328 391)  LC_3 Logic Functioning bit
 (41 7)  (329 391)  (329 391)  LC_3 Logic Functioning bit
 (42 7)  (330 391)  (330 391)  LC_3 Logic Functioning bit
 (43 7)  (331 391)  (331 391)  LC_3 Logic Functioning bit
 (44 7)  (332 391)  (332 391)  LC_3 Logic Functioning bit
 (21 8)  (309 392)  (309 392)  routing T_6_24.sp4_h_r_43 <X> T_6_24.lc_trk_g2_3
 (22 8)  (310 392)  (310 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (311 392)  (311 392)  routing T_6_24.sp4_h_r_43 <X> T_6_24.lc_trk_g2_3
 (24 8)  (312 392)  (312 392)  routing T_6_24.sp4_h_r_43 <X> T_6_24.lc_trk_g2_3
 (21 9)  (309 393)  (309 393)  routing T_6_24.sp4_h_r_43 <X> T_6_24.lc_trk_g2_3
 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (295 395)  (295 395)  Column buffer control bit: LH_colbuf_cntl_2

 (17 11)  (305 395)  (305 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (310 397)  (310 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (288 398)  (288 398)  routing T_6_24.glb_netwk_6 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 398)  (289 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 399)  (288 399)  routing T_6_24.glb_netwk_6 <X> T_6_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (307 399)  (307 399)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_24

 (22 0)  (364 384)  (364 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (365 384)  (365 384)  routing T_7_24.sp4_v_b_19 <X> T_7_24.lc_trk_g0_3
 (24 0)  (366 384)  (366 384)  routing T_7_24.sp4_v_b_19 <X> T_7_24.lc_trk_g0_3
 (0 2)  (342 386)  (342 386)  routing T_7_24.glb_netwk_2 <X> T_7_24.wire_logic_cluster/lc_7/clk
 (2 2)  (344 386)  (344 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (9 3)  (351 387)  (351 387)  routing T_7_24.sp4_v_b_1 <X> T_7_24.sp4_v_t_36
 (1 4)  (343 388)  (343 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (16 4)  (358 388)  (358 388)  routing T_7_24.sp4_v_b_1 <X> T_7_24.lc_trk_g1_1
 (17 4)  (359 388)  (359 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (360 388)  (360 388)  routing T_7_24.sp4_v_b_1 <X> T_7_24.lc_trk_g1_1
 (27 4)  (369 388)  (369 388)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 388)  (371 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 388)  (374 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (377 388)  (377 388)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.input_2_2
 (36 4)  (378 388)  (378 388)  LC_2 Logic Functioning bit
 (37 4)  (379 388)  (379 388)  LC_2 Logic Functioning bit
 (38 4)  (380 388)  (380 388)  LC_2 Logic Functioning bit
 (39 4)  (381 388)  (381 388)  LC_2 Logic Functioning bit
 (40 4)  (382 388)  (382 388)  LC_2 Logic Functioning bit
 (41 4)  (383 388)  (383 388)  LC_2 Logic Functioning bit
 (42 4)  (384 388)  (384 388)  LC_2 Logic Functioning bit
 (43 4)  (385 388)  (385 388)  LC_2 Logic Functioning bit
 (45 4)  (387 388)  (387 388)  LC_2 Logic Functioning bit
 (46 4)  (388 388)  (388 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (342 389)  (342 389)  routing T_7_24.glb_netwk_3 <X> T_7_24.wire_logic_cluster/lc_7/cen
 (22 5)  (364 389)  (364 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 389)  (365 389)  routing T_7_24.sp4_v_b_18 <X> T_7_24.lc_trk_g1_2
 (24 5)  (366 389)  (366 389)  routing T_7_24.sp4_v_b_18 <X> T_7_24.lc_trk_g1_2
 (27 5)  (369 389)  (369 389)  routing T_7_24.lc_trk_g1_1 <X> T_7_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 389)  (371 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 389)  (372 389)  routing T_7_24.lc_trk_g1_2 <X> T_7_24.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 389)  (373 389)  routing T_7_24.lc_trk_g0_3 <X> T_7_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 389)  (374 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (375 389)  (375 389)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.input_2_2
 (34 5)  (376 389)  (376 389)  routing T_7_24.lc_trk_g3_5 <X> T_7_24.input_2_2
 (36 5)  (378 389)  (378 389)  LC_2 Logic Functioning bit
 (37 5)  (379 389)  (379 389)  LC_2 Logic Functioning bit
 (38 5)  (380 389)  (380 389)  LC_2 Logic Functioning bit
 (39 5)  (381 389)  (381 389)  LC_2 Logic Functioning bit
 (40 5)  (382 389)  (382 389)  LC_2 Logic Functioning bit
 (42 5)  (384 389)  (384 389)  LC_2 Logic Functioning bit
 (43 5)  (385 389)  (385 389)  LC_2 Logic Functioning bit
 (44 5)  (386 389)  (386 389)  LC_2 Logic Functioning bit
 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (4 11)  (346 395)  (346 395)  routing T_7_24.sp4_v_b_1 <X> T_7_24.sp4_h_l_43
 (7 11)  (349 395)  (349 395)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (342 398)  (342 398)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 398)  (343 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (359 398)  (359 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (342 399)  (342 399)  routing T_7_24.glb_netwk_6 <X> T_7_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24



LogicTile_9_24

 (8 11)  (446 395)  (446 395)  routing T_9_24.sp4_h_r_1 <X> T_9_24.sp4_v_t_42
 (9 11)  (447 395)  (447 395)  routing T_9_24.sp4_h_r_1 <X> T_9_24.sp4_v_t_42
 (10 11)  (448 395)  (448 395)  routing T_9_24.sp4_h_r_1 <X> T_9_24.sp4_v_t_42


LogicTile_10_24

 (22 6)  (514 390)  (514 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (31 6)  (523 390)  (523 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 390)  (524 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 390)  (525 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 390)  (526 390)  routing T_10_24.lc_trk_g3_5 <X> T_10_24.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 390)  (532 390)  LC_3 Logic Functioning bit
 (41 6)  (533 390)  (533 390)  LC_3 Logic Functioning bit
 (42 6)  (534 390)  (534 390)  LC_3 Logic Functioning bit
 (43 6)  (535 390)  (535 390)  LC_3 Logic Functioning bit
 (21 7)  (513 391)  (513 391)  routing T_10_24.sp4_r_v_b_31 <X> T_10_24.lc_trk_g1_7
 (22 7)  (514 391)  (514 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (40 7)  (532 391)  (532 391)  LC_3 Logic Functioning bit
 (41 7)  (533 391)  (533 391)  LC_3 Logic Functioning bit
 (42 7)  (534 391)  (534 391)  LC_3 Logic Functioning bit
 (43 7)  (535 391)  (535 391)  LC_3 Logic Functioning bit
 (51 7)  (543 391)  (543 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 10)  (518 394)  (518 394)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 394)  (519 394)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 394)  (520 394)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 394)  (521 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 394)  (523 394)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 394)  (524 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 394)  (526 394)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 394)  (528 394)  LC_5 Logic Functioning bit
 (38 10)  (530 394)  (530 394)  LC_5 Logic Functioning bit
 (51 10)  (543 394)  (543 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (518 395)  (518 395)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 395)  (519 395)  routing T_10_24.lc_trk_g1_6 <X> T_10_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 395)  (521 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 395)  (523 395)  routing T_10_24.lc_trk_g1_7 <X> T_10_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 395)  (528 395)  LC_5 Logic Functioning bit
 (37 11)  (529 395)  (529 395)  LC_5 Logic Functioning bit
 (38 11)  (530 395)  (530 395)  LC_5 Logic Functioning bit
 (39 11)  (531 395)  (531 395)  LC_5 Logic Functioning bit
 (41 11)  (533 395)  (533 395)  LC_5 Logic Functioning bit
 (43 11)  (535 395)  (535 395)  LC_5 Logic Functioning bit
 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (510 397)  (510 397)  routing T_10_24.sp4_r_v_b_41 <X> T_10_24.lc_trk_g3_1
 (15 14)  (507 398)  (507 398)  routing T_10_24.rgt_op_5 <X> T_10_24.lc_trk_g3_5
 (17 14)  (509 398)  (509 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (510 398)  (510 398)  routing T_10_24.rgt_op_5 <X> T_10_24.lc_trk_g3_5


LogicTile_11_24

 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_2 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 389)  (546 389)  routing T_11_24.glb_netwk_3 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (25 6)  (571 390)  (571 390)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (22 7)  (568 391)  (568 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 391)  (569 391)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (25 7)  (571 391)  (571 391)  routing T_11_24.sp4_v_t_3 <X> T_11_24.lc_trk_g1_6
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (573 394)  (573 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 394)  (574 394)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 394)  (575 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 394)  (577 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 394)  (578 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 394)  (579 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 394)  (580 394)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 394)  (581 394)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (36 10)  (582 394)  (582 394)  LC_5 Logic Functioning bit
 (37 10)  (583 394)  (583 394)  LC_5 Logic Functioning bit
 (38 10)  (584 394)  (584 394)  LC_5 Logic Functioning bit
 (39 10)  (585 394)  (585 394)  LC_5 Logic Functioning bit
 (40 10)  (586 394)  (586 394)  LC_5 Logic Functioning bit
 (41 10)  (587 394)  (587 394)  LC_5 Logic Functioning bit
 (42 10)  (588 394)  (588 394)  LC_5 Logic Functioning bit
 (43 10)  (589 394)  (589 394)  LC_5 Logic Functioning bit
 (45 10)  (591 394)  (591 394)  LC_5 Logic Functioning bit
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (573 395)  (573 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 395)  (574 395)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 395)  (575 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 395)  (578 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 395)  (580 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (35 11)  (581 395)  (581 395)  routing T_11_24.lc_trk_g1_6 <X> T_11_24.input_2_5
 (36 11)  (582 395)  (582 395)  LC_5 Logic Functioning bit
 (37 11)  (583 395)  (583 395)  LC_5 Logic Functioning bit
 (38 11)  (584 395)  (584 395)  LC_5 Logic Functioning bit
 (39 11)  (585 395)  (585 395)  LC_5 Logic Functioning bit
 (41 11)  (587 395)  (587 395)  LC_5 Logic Functioning bit
 (42 11)  (588 395)  (588 395)  LC_5 Logic Functioning bit
 (43 11)  (589 395)  (589 395)  LC_5 Logic Functioning bit
 (44 11)  (590 395)  (590 395)  LC_5 Logic Functioning bit
 (15 12)  (561 396)  (561 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (16 12)  (562 396)  (562 396)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 397)  (564 397)  routing T_11_24.sp4_h_r_25 <X> T_11_24.lc_trk_g3_1
 (0 14)  (546 398)  (546 398)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 398)  (547 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (546 399)  (546 399)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (19 8)  (619 392)  (619 392)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_13_24

 (9 2)  (663 386)  (663 386)  routing T_13_24.sp4_v_b_1 <X> T_13_24.sp4_h_l_36
 (8 7)  (662 391)  (662 391)  routing T_13_24.sp4_v_b_1 <X> T_13_24.sp4_v_t_41
 (10 7)  (664 391)  (664 391)  routing T_13_24.sp4_v_b_1 <X> T_13_24.sp4_v_t_41


LogicTile_14_24



LogicTile_15_24

 (21 4)  (783 388)  (783 388)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (22 4)  (784 388)  (784 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 388)  (785 388)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (21 5)  (783 389)  (783 389)  routing T_15_24.sp4_v_b_11 <X> T_15_24.lc_trk_g1_3
 (25 8)  (787 392)  (787 392)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g2_2
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 393)  (785 393)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g2_2
 (25 9)  (787 393)  (787 393)  routing T_15_24.sp4_v_t_23 <X> T_15_24.lc_trk_g2_2
 (16 10)  (778 394)  (778 394)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (17 10)  (779 394)  (779 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 394)  (780 394)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (26 10)  (788 394)  (788 394)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 394)  (789 394)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 394)  (791 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 394)  (794 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 394)  (795 394)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 394)  (798 394)  LC_5 Logic Functioning bit
 (38 10)  (800 394)  (800 394)  LC_5 Logic Functioning bit
 (41 10)  (803 394)  (803 394)  LC_5 Logic Functioning bit
 (43 10)  (805 394)  (805 394)  LC_5 Logic Functioning bit
 (47 10)  (809 394)  (809 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2

 (18 11)  (780 395)  (780 395)  routing T_15_24.sp4_v_b_37 <X> T_15_24.lc_trk_g2_5
 (28 11)  (790 395)  (790 395)  routing T_15_24.lc_trk_g2_5 <X> T_15_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 395)  (791 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 395)  (792 395)  routing T_15_24.lc_trk_g1_3 <X> T_15_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 395)  (793 395)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 395)  (798 395)  LC_5 Logic Functioning bit
 (38 11)  (800 395)  (800 395)  LC_5 Logic Functioning bit
 (40 11)  (802 395)  (802 395)  LC_5 Logic Functioning bit
 (42 11)  (804 395)  (804 395)  LC_5 Logic Functioning bit
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (3 2)  (819 386)  (819 386)  routing T_16_24.sp12_h_r_0 <X> T_16_24.sp12_h_l_23
 (3 3)  (819 387)  (819 387)  routing T_16_24.sp12_h_r_0 <X> T_16_24.sp12_h_l_23
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (6 0)  (880 384)  (880 384)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_v_b_0
 (5 1)  (879 385)  (879 385)  routing T_17_24.sp4_v_t_44 <X> T_17_24.sp4_v_b_0
 (11 2)  (885 386)  (885 386)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_v_t_39
 (12 3)  (886 387)  (886 387)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_v_t_39
 (3 4)  (877 388)  (877 388)  routing T_17_24.sp12_v_t_23 <X> T_17_24.sp12_h_r_0
 (16 6)  (890 390)  (890 390)  routing T_17_24.sp4_v_b_5 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 390)  (892 390)  routing T_17_24.sp4_v_b_5 <X> T_17_24.lc_trk_g1_5
 (15 8)  (889 392)  (889 392)  routing T_17_24.sp4_v_t_28 <X> T_17_24.lc_trk_g2_1
 (16 8)  (890 392)  (890 392)  routing T_17_24.sp4_v_t_28 <X> T_17_24.lc_trk_g2_1
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 394)  (905 394)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 394)  (907 394)  routing T_17_24.lc_trk_g2_4 <X> T_17_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (37 10)  (911 394)  (911 394)  LC_5 Logic Functioning bit
 (38 10)  (912 394)  (912 394)  LC_5 Logic Functioning bit
 (39 10)  (913 394)  (913 394)  LC_5 Logic Functioning bit
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (43 10)  (917 394)  (917 394)  LC_5 Logic Functioning bit
 (52 10)  (926 394)  (926 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (15 11)  (889 395)  (889 395)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g2_4
 (16 11)  (890 395)  (890 395)  routing T_17_24.sp4_v_t_33 <X> T_17_24.lc_trk_g2_4
 (17 11)  (891 395)  (891 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (902 395)  (902 395)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 395)  (903 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 395)  (910 395)  LC_5 Logic Functioning bit
 (38 11)  (912 395)  (912 395)  LC_5 Logic Functioning bit
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24

 (6 12)  (988 396)  (988 396)  routing T_19_24.sp4_h_r_4 <X> T_19_24.sp4_v_b_9


LogicTile_20_24



LogicTile_21_24



LogicTile_22_24

 (22 1)  (1166 385)  (1166 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 385)  (1167 385)  routing T_22_24.sp4_h_r_2 <X> T_22_24.lc_trk_g0_2
 (24 1)  (1168 385)  (1168 385)  routing T_22_24.sp4_h_r_2 <X> T_22_24.lc_trk_g0_2
 (25 1)  (1169 385)  (1169 385)  routing T_22_24.sp4_h_r_2 <X> T_22_24.lc_trk_g0_2
 (19 4)  (1163 388)  (1163 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (1171 388)  (1171 388)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 388)  (1172 388)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 388)  (1173 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 388)  (1176 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 388)  (1177 388)  routing T_22_24.lc_trk_g3_0 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 388)  (1178 388)  routing T_22_24.lc_trk_g3_0 <X> T_22_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 388)  (1180 388)  LC_2 Logic Functioning bit
 (38 4)  (1182 388)  (1182 388)  LC_2 Logic Functioning bit
 (41 4)  (1185 388)  (1185 388)  LC_2 Logic Functioning bit
 (43 4)  (1187 388)  (1187 388)  LC_2 Logic Functioning bit
 (47 4)  (1191 388)  (1191 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1170 389)  (1170 389)  routing T_22_24.lc_trk_g0_2 <X> T_22_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 389)  (1173 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 389)  (1174 389)  routing T_22_24.lc_trk_g3_2 <X> T_22_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 389)  (1180 389)  LC_2 Logic Functioning bit
 (38 5)  (1182 389)  (1182 389)  LC_2 Logic Functioning bit
 (40 5)  (1184 389)  (1184 389)  LC_2 Logic Functioning bit
 (42 5)  (1186 389)  (1186 389)  LC_2 Logic Functioning bit
 (14 12)  (1158 396)  (1158 396)  routing T_22_24.sp4_v_t_21 <X> T_22_24.lc_trk_g3_0
 (14 13)  (1158 397)  (1158 397)  routing T_22_24.sp4_v_t_21 <X> T_22_24.lc_trk_g3_0
 (16 13)  (1160 397)  (1160 397)  routing T_22_24.sp4_v_t_21 <X> T_22_24.lc_trk_g3_0
 (17 13)  (1161 397)  (1161 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (1166 397)  (1166 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2


LogicTile_23_24

 (4 1)  (1202 385)  (1202 385)  routing T_23_24.sp4_h_l_41 <X> T_23_24.sp4_h_r_0
 (6 1)  (1204 385)  (1204 385)  routing T_23_24.sp4_h_l_41 <X> T_23_24.sp4_h_r_0
 (8 6)  (1206 390)  (1206 390)  routing T_23_24.sp4_v_t_41 <X> T_23_24.sp4_h_l_41
 (9 6)  (1207 390)  (1207 390)  routing T_23_24.sp4_v_t_41 <X> T_23_24.sp4_h_l_41


LogicTile_24_24

 (19 4)  (1271 388)  (1271 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 10)  (1256 394)  (1256 394)  routing T_24_24.sp4_h_r_6 <X> T_24_24.sp4_v_t_43
 (5 11)  (1257 395)  (1257 395)  routing T_24_24.sp4_h_r_6 <X> T_24_24.sp4_v_t_43


RAM_Tile_25_24

 (11 2)  (1317 386)  (1317 386)  routing T_25_24.sp4_h_r_8 <X> T_25_24.sp4_v_t_39
 (13 2)  (1319 386)  (1319 386)  routing T_25_24.sp4_h_r_8 <X> T_25_24.sp4_v_t_39
 (12 3)  (1318 387)  (1318 387)  routing T_25_24.sp4_h_r_8 <X> T_25_24.sp4_v_t_39


LogicTile_26_24

 (26 0)  (1374 384)  (1374 384)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (1376 384)  (1376 384)  routing T_26_24.lc_trk_g2_7 <X> T_26_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 384)  (1377 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 384)  (1378 384)  routing T_26_24.lc_trk_g2_7 <X> T_26_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (1379 384)  (1379 384)  routing T_26_24.lc_trk_g3_4 <X> T_26_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1380 384)  (1380 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 384)  (1381 384)  routing T_26_24.lc_trk_g3_4 <X> T_26_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 384)  (1382 384)  routing T_26_24.lc_trk_g3_4 <X> T_26_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (1383 384)  (1383 384)  routing T_26_24.lc_trk_g3_5 <X> T_26_24.input_2_0
 (36 0)  (1384 384)  (1384 384)  LC_0 Logic Functioning bit
 (37 0)  (1385 384)  (1385 384)  LC_0 Logic Functioning bit
 (38 0)  (1386 384)  (1386 384)  LC_0 Logic Functioning bit
 (39 0)  (1387 384)  (1387 384)  LC_0 Logic Functioning bit
 (40 0)  (1388 384)  (1388 384)  LC_0 Logic Functioning bit
 (41 0)  (1389 384)  (1389 384)  LC_0 Logic Functioning bit
 (42 0)  (1390 384)  (1390 384)  LC_0 Logic Functioning bit
 (43 0)  (1391 384)  (1391 384)  LC_0 Logic Functioning bit
 (45 0)  (1393 384)  (1393 384)  LC_0 Logic Functioning bit
 (27 1)  (1375 385)  (1375 385)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 385)  (1377 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1378 385)  (1378 385)  routing T_26_24.lc_trk_g2_7 <X> T_26_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (1380 385)  (1380 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1381 385)  (1381 385)  routing T_26_24.lc_trk_g3_5 <X> T_26_24.input_2_0
 (34 1)  (1382 385)  (1382 385)  routing T_26_24.lc_trk_g3_5 <X> T_26_24.input_2_0
 (36 1)  (1384 385)  (1384 385)  LC_0 Logic Functioning bit
 (37 1)  (1385 385)  (1385 385)  LC_0 Logic Functioning bit
 (39 1)  (1387 385)  (1387 385)  LC_0 Logic Functioning bit
 (40 1)  (1388 385)  (1388 385)  LC_0 Logic Functioning bit
 (41 1)  (1389 385)  (1389 385)  LC_0 Logic Functioning bit
 (42 1)  (1390 385)  (1390 385)  LC_0 Logic Functioning bit
 (43 1)  (1391 385)  (1391 385)  LC_0 Logic Functioning bit
 (44 1)  (1392 385)  (1392 385)  LC_0 Logic Functioning bit
 (51 1)  (1399 385)  (1399 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1348 386)  (1348 386)  routing T_26_24.glb_netwk_2 <X> T_26_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 386)  (1350 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (12 2)  (1360 386)  (1360 386)  routing T_26_24.sp4_v_t_39 <X> T_26_24.sp4_h_l_39
 (11 3)  (1359 387)  (1359 387)  routing T_26_24.sp4_v_t_39 <X> T_26_24.sp4_h_l_39
 (1 4)  (1349 388)  (1349 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1348 389)  (1348 389)  routing T_26_24.glb_netwk_3 <X> T_26_24.wire_logic_cluster/lc_7/cen
 (15 6)  (1363 390)  (1363 390)  routing T_26_24.sp4_h_r_21 <X> T_26_24.lc_trk_g1_5
 (16 6)  (1364 390)  (1364 390)  routing T_26_24.sp4_h_r_21 <X> T_26_24.lc_trk_g1_5
 (17 6)  (1365 390)  (1365 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1366 390)  (1366 390)  routing T_26_24.sp4_h_r_21 <X> T_26_24.lc_trk_g1_5
 (18 7)  (1366 391)  (1366 391)  routing T_26_24.sp4_h_r_21 <X> T_26_24.lc_trk_g1_5
 (7 10)  (1355 394)  (1355 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (1370 394)  (1370 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (7 11)  (1355 395)  (1355 395)  Column buffer control bit: LH_colbuf_cntl_2

 (0 14)  (1348 398)  (1348 398)  routing T_26_24.glb_netwk_6 <X> T_26_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1349 398)  (1349 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (1363 398)  (1363 398)  routing T_26_24.sp4_h_l_24 <X> T_26_24.lc_trk_g3_5
 (16 14)  (1364 398)  (1364 398)  routing T_26_24.sp4_h_l_24 <X> T_26_24.lc_trk_g3_5
 (17 14)  (1365 398)  (1365 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1366 398)  (1366 398)  routing T_26_24.sp4_h_l_24 <X> T_26_24.lc_trk_g3_5
 (0 15)  (1348 399)  (1348 399)  routing T_26_24.glb_netwk_6 <X> T_26_24.wire_logic_cluster/lc_7/s_r
 (3 15)  (1351 399)  (1351 399)  routing T_26_24.sp12_h_l_22 <X> T_26_24.sp12_v_t_22
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1365 399)  (1365 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_27_24

 (0 2)  (1402 386)  (1402 386)  routing T_27_24.glb_netwk_2 <X> T_27_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 386)  (1404 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (1427 386)  (1427 386)  routing T_27_24.sp4_v_t_3 <X> T_27_24.lc_trk_g0_6
 (15 3)  (1417 387)  (1417 387)  routing T_27_24.sp4_v_t_9 <X> T_27_24.lc_trk_g0_4
 (16 3)  (1418 387)  (1418 387)  routing T_27_24.sp4_v_t_9 <X> T_27_24.lc_trk_g0_4
 (17 3)  (1419 387)  (1419 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1424 387)  (1424 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1425 387)  (1425 387)  routing T_27_24.sp4_v_t_3 <X> T_27_24.lc_trk_g0_6
 (25 3)  (1427 387)  (1427 387)  routing T_27_24.sp4_v_t_3 <X> T_27_24.lc_trk_g0_6
 (1 4)  (1403 388)  (1403 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1402 389)  (1402 389)  routing T_27_24.glb_netwk_3 <X> T_27_24.wire_logic_cluster/lc_7/cen
 (29 6)  (1431 390)  (1431 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 390)  (1432 390)  routing T_27_24.lc_trk_g0_6 <X> T_27_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1433 390)  (1433 390)  routing T_27_24.lc_trk_g0_4 <X> T_27_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 390)  (1434 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1437 390)  (1437 390)  routing T_27_24.lc_trk_g2_5 <X> T_27_24.input_2_3
 (36 6)  (1438 390)  (1438 390)  LC_3 Logic Functioning bit
 (38 6)  (1440 390)  (1440 390)  LC_3 Logic Functioning bit
 (39 6)  (1441 390)  (1441 390)  LC_3 Logic Functioning bit
 (40 6)  (1442 390)  (1442 390)  LC_3 Logic Functioning bit
 (41 6)  (1443 390)  (1443 390)  LC_3 Logic Functioning bit
 (42 6)  (1444 390)  (1444 390)  LC_3 Logic Functioning bit
 (43 6)  (1445 390)  (1445 390)  LC_3 Logic Functioning bit
 (45 6)  (1447 390)  (1447 390)  LC_3 Logic Functioning bit
 (52 6)  (1454 390)  (1454 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (1429 391)  (1429 391)  routing T_27_24.lc_trk_g3_0 <X> T_27_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1430 391)  (1430 391)  routing T_27_24.lc_trk_g3_0 <X> T_27_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 391)  (1431 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1432 391)  (1432 391)  routing T_27_24.lc_trk_g0_6 <X> T_27_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 391)  (1434 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1435 391)  (1435 391)  routing T_27_24.lc_trk_g2_5 <X> T_27_24.input_2_3
 (36 7)  (1438 391)  (1438 391)  LC_3 Logic Functioning bit
 (37 7)  (1439 391)  (1439 391)  LC_3 Logic Functioning bit
 (38 7)  (1440 391)  (1440 391)  LC_3 Logic Functioning bit
 (39 7)  (1441 391)  (1441 391)  LC_3 Logic Functioning bit
 (40 7)  (1442 391)  (1442 391)  LC_3 Logic Functioning bit
 (41 7)  (1443 391)  (1443 391)  LC_3 Logic Functioning bit
 (42 7)  (1444 391)  (1444 391)  LC_3 Logic Functioning bit
 (43 7)  (1445 391)  (1445 391)  LC_3 Logic Functioning bit
 (44 7)  (1446 391)  (1446 391)  LC_3 Logic Functioning bit
 (7 10)  (1409 394)  (1409 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (1419 394)  (1419 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (7 11)  (1409 395)  (1409 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 12)  (1416 396)  (1416 396)  routing T_27_24.sp4_h_l_21 <X> T_27_24.lc_trk_g3_0
 (15 13)  (1417 397)  (1417 397)  routing T_27_24.sp4_h_l_21 <X> T_27_24.lc_trk_g3_0
 (16 13)  (1418 397)  (1418 397)  routing T_27_24.sp4_h_l_21 <X> T_27_24.lc_trk_g3_0
 (17 13)  (1419 397)  (1419 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (1402 398)  (1402 398)  routing T_27_24.glb_netwk_6 <X> T_27_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 398)  (1403 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 399)  (1402 399)  routing T_27_24.glb_netwk_6 <X> T_27_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (1409 399)  (1409 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_24

 (22 3)  (1478 387)  (1478 387)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1480 387)  (1480 387)  routing T_28_24.bot_op_6 <X> T_28_24.lc_trk_g0_6
 (15 5)  (1471 389)  (1471 389)  routing T_28_24.bot_op_0 <X> T_28_24.lc_trk_g1_0
 (17 5)  (1473 389)  (1473 389)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (4 6)  (1460 390)  (1460 390)  routing T_28_24.sp4_h_r_3 <X> T_28_24.sp4_v_t_38
 (22 6)  (1478 390)  (1478 390)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1480 390)  (1480 390)  routing T_28_24.bot_op_7 <X> T_28_24.lc_trk_g1_7
 (31 6)  (1487 390)  (1487 390)  routing T_28_24.lc_trk_g0_6 <X> T_28_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 390)  (1488 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 390)  (1496 390)  LC_3 Logic Functioning bit
 (41 6)  (1497 390)  (1497 390)  LC_3 Logic Functioning bit
 (42 6)  (1498 390)  (1498 390)  LC_3 Logic Functioning bit
 (43 6)  (1499 390)  (1499 390)  LC_3 Logic Functioning bit
 (53 6)  (1509 390)  (1509 390)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (1461 391)  (1461 391)  routing T_28_24.sp4_h_r_3 <X> T_28_24.sp4_v_t_38
 (31 7)  (1487 391)  (1487 391)  routing T_28_24.lc_trk_g0_6 <X> T_28_24.wire_logic_cluster/lc_3/in_3
 (40 7)  (1496 391)  (1496 391)  LC_3 Logic Functioning bit
 (41 7)  (1497 391)  (1497 391)  LC_3 Logic Functioning bit
 (42 7)  (1498 391)  (1498 391)  LC_3 Logic Functioning bit
 (43 7)  (1499 391)  (1499 391)  LC_3 Logic Functioning bit
 (26 8)  (1482 392)  (1482 392)  routing T_28_24.lc_trk_g1_7 <X> T_28_24.wire_logic_cluster/lc_4/in_0
 (37 8)  (1493 392)  (1493 392)  LC_4 Logic Functioning bit
 (39 8)  (1495 392)  (1495 392)  LC_4 Logic Functioning bit
 (40 8)  (1496 392)  (1496 392)  LC_4 Logic Functioning bit
 (42 8)  (1498 392)  (1498 392)  LC_4 Logic Functioning bit
 (53 8)  (1509 392)  (1509 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (1482 393)  (1482 393)  routing T_28_24.lc_trk_g1_7 <X> T_28_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1483 393)  (1483 393)  routing T_28_24.lc_trk_g1_7 <X> T_28_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 393)  (1485 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 393)  (1492 393)  LC_4 Logic Functioning bit
 (38 9)  (1494 393)  (1494 393)  LC_4 Logic Functioning bit
 (41 9)  (1497 393)  (1497 393)  LC_4 Logic Functioning bit
 (43 9)  (1499 393)  (1499 393)  LC_4 Logic Functioning bit
 (5 10)  (1461 394)  (1461 394)  routing T_28_24.sp4_h_r_3 <X> T_28_24.sp4_h_l_43
 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3

 (4 11)  (1460 395)  (1460 395)  routing T_28_24.sp4_h_r_3 <X> T_28_24.sp4_h_l_43
 (7 11)  (1463 395)  (1463 395)  Column buffer control bit: LH_colbuf_cntl_2

 (32 12)  (1488 396)  (1488 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 396)  (1490 396)  routing T_28_24.lc_trk_g1_0 <X> T_28_24.wire_logic_cluster/lc_6/in_3
 (40 12)  (1496 396)  (1496 396)  LC_6 Logic Functioning bit
 (41 12)  (1497 396)  (1497 396)  LC_6 Logic Functioning bit
 (42 12)  (1498 396)  (1498 396)  LC_6 Logic Functioning bit
 (43 12)  (1499 396)  (1499 396)  LC_6 Logic Functioning bit
 (52 12)  (1508 396)  (1508 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (1496 397)  (1496 397)  LC_6 Logic Functioning bit
 (41 13)  (1497 397)  (1497 397)  LC_6 Logic Functioning bit
 (42 13)  (1498 397)  (1498 397)  LC_6 Logic Functioning bit
 (43 13)  (1499 397)  (1499 397)  LC_6 Logic Functioning bit
 (7 15)  (1463 399)  (1463 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_29_24

 (4 6)  (1514 390)  (1514 390)  routing T_29_24.sp4_v_b_3 <X> T_29_24.sp4_v_t_38
 (3 7)  (1513 391)  (1513 391)  routing T_29_24.sp12_h_l_23 <X> T_29_24.sp12_v_t_23
 (13 11)  (1523 395)  (1523 395)  routing T_29_24.sp4_v_b_3 <X> T_29_24.sp4_h_l_45


LogicTile_30_24



LogicTile_31_24



LogicTile_32_24

 (4 7)  (1676 391)  (1676 391)  routing T_32_24.sp4_v_b_10 <X> T_32_24.sp4_h_l_38


IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 370)  (6 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (12 2)  (5 370)  (5 370)  routing T_0_23.span4_horz_7 <X> T_0_23.span4_vert_t_13
 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0
 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (4 5)  (184 373)  (184 373)  routing T_4_23.sp4_v_t_47 <X> T_4_23.sp4_h_r_3
 (8 10)  (188 378)  (188 378)  routing T_4_23.sp4_h_r_7 <X> T_4_23.sp4_h_l_42


LogicTile_5_23

 (31 2)  (265 370)  (265 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 370)  (268 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 370)  (274 370)  LC_1 Logic Functioning bit
 (41 2)  (275 370)  (275 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (43 2)  (277 370)  (277 370)  LC_1 Logic Functioning bit
 (46 2)  (280 370)  (280 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (40 3)  (274 371)  (274 371)  LC_1 Logic Functioning bit
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (42 3)  (276 371)  (276 371)  LC_1 Logic Functioning bit
 (43 3)  (277 371)  (277 371)  LC_1 Logic Functioning bit
 (15 14)  (249 382)  (249 382)  routing T_5_23.rgt_op_5 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.rgt_op_5 <X> T_5_23.lc_trk_g3_5


LogicTile_6_23

 (17 0)  (305 368)  (305 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (288 370)  (288 370)  routing T_6_23.glb_netwk_2 <X> T_6_23.wire_logic_cluster/lc_7/clk
 (2 2)  (290 370)  (290 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 372)  (289 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0
 (0 5)  (288 373)  (288 373)  routing T_6_23.glb_netwk_3 <X> T_6_23.wire_logic_cluster/lc_7/cen
 (22 6)  (310 374)  (310 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (309 375)  (309 375)  routing T_6_23.sp4_r_v_b_31 <X> T_6_23.lc_trk_g1_7
 (22 7)  (310 375)  (310 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 375)  (313 375)  routing T_6_23.sp4_r_v_b_30 <X> T_6_23.lc_trk_g1_6
 (28 10)  (316 378)  (316 378)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 378)  (317 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 378)  (318 378)  routing T_6_23.lc_trk_g2_4 <X> T_6_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 378)  (319 378)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 378)  (320 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 378)  (322 378)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 378)  (323 378)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.input_2_5
 (36 10)  (324 378)  (324 378)  LC_5 Logic Functioning bit
 (37 10)  (325 378)  (325 378)  LC_5 Logic Functioning bit
 (38 10)  (326 378)  (326 378)  LC_5 Logic Functioning bit
 (40 10)  (328 378)  (328 378)  LC_5 Logic Functioning bit
 (41 10)  (329 378)  (329 378)  LC_5 Logic Functioning bit
 (42 10)  (330 378)  (330 378)  LC_5 Logic Functioning bit
 (43 10)  (331 378)  (331 378)  LC_5 Logic Functioning bit
 (45 10)  (333 378)  (333 378)  LC_5 Logic Functioning bit
 (17 11)  (305 379)  (305 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (317 379)  (317 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 379)  (319 379)  routing T_6_23.lc_trk_g1_7 <X> T_6_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 379)  (320 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (322 379)  (322 379)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.input_2_5
 (35 11)  (323 379)  (323 379)  routing T_6_23.lc_trk_g1_6 <X> T_6_23.input_2_5
 (36 11)  (324 379)  (324 379)  LC_5 Logic Functioning bit
 (37 11)  (325 379)  (325 379)  LC_5 Logic Functioning bit
 (38 11)  (326 379)  (326 379)  LC_5 Logic Functioning bit
 (39 11)  (327 379)  (327 379)  LC_5 Logic Functioning bit
 (40 11)  (328 379)  (328 379)  LC_5 Logic Functioning bit
 (41 11)  (329 379)  (329 379)  LC_5 Logic Functioning bit
 (42 11)  (330 379)  (330 379)  LC_5 Logic Functioning bit
 (43 11)  (331 379)  (331 379)  LC_5 Logic Functioning bit
 (44 11)  (332 379)  (332 379)  LC_5 Logic Functioning bit
 (0 14)  (288 382)  (288 382)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 382)  (289 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 383)  (288 383)  routing T_6_23.glb_netwk_6 <X> T_6_23.wire_logic_cluster/lc_7/s_r


LogicTile_7_23

 (4 6)  (346 374)  (346 374)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_38
 (5 7)  (347 375)  (347 375)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_38
 (6 7)  (348 375)  (348 375)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_h_l_38
 (26 8)  (368 376)  (368 376)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 376)  (369 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 376)  (370 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 376)  (371 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 376)  (372 376)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 376)  (373 376)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 376)  (374 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 376)  (375 376)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 376)  (378 376)  LC_4 Logic Functioning bit
 (38 8)  (380 376)  (380 376)  LC_4 Logic Functioning bit
 (41 8)  (383 376)  (383 376)  LC_4 Logic Functioning bit
 (43 8)  (385 376)  (385 376)  LC_4 Logic Functioning bit
 (48 8)  (390 376)  (390 376)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (369 377)  (369 377)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 377)  (370 377)  routing T_7_23.lc_trk_g3_5 <X> T_7_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 377)  (371 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 377)  (372 377)  routing T_7_23.lc_trk_g3_6 <X> T_7_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (373 377)  (373 377)  routing T_7_23.lc_trk_g2_7 <X> T_7_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (378 377)  (378 377)  LC_4 Logic Functioning bit
 (38 9)  (380 377)  (380 377)  LC_4 Logic Functioning bit
 (40 9)  (382 377)  (382 377)  LC_4 Logic Functioning bit
 (42 9)  (384 377)  (384 377)  LC_4 Logic Functioning bit
 (21 10)  (363 378)  (363 378)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (22 10)  (364 378)  (364 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (366 378)  (366 378)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (21 11)  (363 379)  (363 379)  routing T_7_23.sp12_v_b_7 <X> T_7_23.lc_trk_g2_7
 (16 14)  (358 382)  (358 382)  routing T_7_23.sp4_v_t_16 <X> T_7_23.lc_trk_g3_5
 (17 14)  (359 382)  (359 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (360 382)  (360 382)  routing T_7_23.sp4_v_t_16 <X> T_7_23.lc_trk_g3_5
 (25 14)  (367 382)  (367 382)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6
 (22 15)  (364 383)  (364 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 383)  (365 383)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6
 (24 15)  (366 383)  (366 383)  routing T_7_23.sp4_h_r_38 <X> T_7_23.lc_trk_g3_6


LogicTile_9_23

 (4 4)  (442 372)  (442 372)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_v_b_3
 (6 4)  (444 372)  (444 372)  routing T_9_23.sp4_v_t_42 <X> T_9_23.sp4_v_b_3


LogicTile_11_23

 (3 5)  (549 373)  (549 373)  routing T_11_23.sp12_h_l_23 <X> T_11_23.sp12_h_r_0
 (6 7)  (552 375)  (552 375)  routing T_11_23.sp4_h_r_3 <X> T_11_23.sp4_h_l_38
 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_23

 (19 15)  (619 383)  (619 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_23

 (5 13)  (659 381)  (659 381)  routing T_13_23.sp4_h_r_9 <X> T_13_23.sp4_v_b_9


LogicTile_14_23

 (2 8)  (710 376)  (710 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (6 13)  (714 381)  (714 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_h_r_9


LogicTile_15_23

 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_v_t_37 <X> T_15_23.sp4_v_b_3
 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_v_t_37 <X> T_15_23.sp4_v_b_3
 (3 8)  (765 376)  (765 376)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1
 (3 9)  (765 377)  (765 377)  routing T_15_23.sp12_h_r_1 <X> T_15_23.sp12_v_b_1


LogicTile_16_23

 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 5)  (830 373)  (830 373)  routing T_16_23.sp4_r_v_b_24 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (0 6)  (816 374)  (816 374)  routing T_16_23.glb_netwk_7 <X> T_16_23.glb2local_0
 (1 6)  (817 374)  (817 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (0 7)  (816 375)  (816 375)  routing T_16_23.glb_netwk_7 <X> T_16_23.glb2local_0
 (1 7)  (817 375)  (817 375)  routing T_16_23.glb_netwk_7 <X> T_16_23.glb2local_0
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (834 377)  (834 377)  routing T_16_23.sp4_r_v_b_33 <X> T_16_23.lc_trk_g2_1
 (13 10)  (829 378)  (829 378)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_v_t_45
 (25 10)  (841 378)  (841 378)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (47 10)  (863 378)  (863 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (838 379)  (838 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 379)  (839 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (24 11)  (840 379)  (840 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (25 11)  (841 379)  (841 379)  routing T_16_23.sp4_h_r_46 <X> T_16_23.lc_trk_g2_6
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (3 12)  (819 380)  (819 380)  routing T_16_23.sp12_v_t_22 <X> T_16_23.sp12_h_r_1
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (47 12)  (863 380)  (863 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 381)  (844 381)  routing T_16_23.lc_trk_g2_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit


LogicTile_17_23

 (16 0)  (890 368)  (890 368)  routing T_17_23.sp4_v_b_1 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.sp4_v_b_1 <X> T_17_23.lc_trk_g0_1
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 369)  (897 369)  routing T_17_23.sp4_v_b_18 <X> T_17_23.lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.sp4_v_b_18 <X> T_17_23.lc_trk_g0_2
 (11 2)  (885 370)  (885 370)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_t_39
 (14 2)  (888 370)  (888 370)  routing T_17_23.sp12_h_l_3 <X> T_17_23.lc_trk_g0_4
 (14 3)  (888 371)  (888 371)  routing T_17_23.sp12_h_l_3 <X> T_17_23.lc_trk_g0_4
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp12_h_l_3 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (4 4)  (878 372)  (878 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (6 4)  (880 372)  (880 372)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (5 5)  (879 373)  (879 373)  routing T_17_23.sp4_h_l_44 <X> T_17_23.sp4_v_b_3
 (8 7)  (882 375)  (882 375)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_v_t_41
 (10 7)  (884 375)  (884 375)  routing T_17_23.sp4_v_b_1 <X> T_17_23.sp4_v_t_41
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (37 10)  (911 378)  (911 378)  LC_5 Logic Functioning bit
 (38 10)  (912 378)  (912 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (52 10)  (926 378)  (926 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 379)  (904 379)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 379)  (910 379)  LC_5 Logic Functioning bit
 (38 11)  (912 379)  (912 379)  LC_5 Logic Functioning bit
 (4 12)  (878 380)  (878 380)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_9
 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11
 (12 13)  (886 381)  (886 381)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11


LogicTile_18_23

 (4 12)  (932 380)  (932 380)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_9
 (5 13)  (933 381)  (933 381)  routing T_18_23.sp4_h_l_44 <X> T_18_23.sp4_v_b_9


LogicTile_19_23

 (3 0)  (985 368)  (985 368)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_v_b_0
 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_t_23 <X> T_19_23.sp12_h_r_0


LogicTile_22_23

 (3 2)  (1147 370)  (1147 370)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (3 3)  (1147 371)  (1147 371)  routing T_22_23.sp12_h_r_0 <X> T_22_23.sp12_h_l_23
 (2 8)  (1146 376)  (1146 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_23

 (3 5)  (1201 373)  (1201 373)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_h_r_0


RAM_Tile_25_23

 (6 13)  (1312 381)  (1312 381)  routing T_25_23.sp4_h_l_44 <X> T_25_23.sp4_h_r_9


LogicTile_26_23

 (2 14)  (1350 382)  (1350 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_23

 (22 0)  (1478 368)  (1478 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1479 368)  (1479 368)  routing T_28_23.sp12_h_l_16 <X> T_28_23.lc_trk_g0_3
 (26 0)  (1482 368)  (1482 368)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (1485 368)  (1485 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1486 368)  (1486 368)  routing T_28_23.lc_trk_g0_5 <X> T_28_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 368)  (1487 368)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 368)  (1488 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 368)  (1489 368)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 368)  (1490 368)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 368)  (1492 368)  LC_0 Logic Functioning bit
 (37 0)  (1493 368)  (1493 368)  LC_0 Logic Functioning bit
 (38 0)  (1494 368)  (1494 368)  LC_0 Logic Functioning bit
 (39 0)  (1495 368)  (1495 368)  LC_0 Logic Functioning bit
 (40 0)  (1496 368)  (1496 368)  LC_0 Logic Functioning bit
 (41 0)  (1497 368)  (1497 368)  LC_0 Logic Functioning bit
 (42 0)  (1498 368)  (1498 368)  LC_0 Logic Functioning bit
 (43 0)  (1499 368)  (1499 368)  LC_0 Logic Functioning bit
 (45 0)  (1501 368)  (1501 368)  LC_0 Logic Functioning bit
 (21 1)  (1477 369)  (1477 369)  routing T_28_23.sp12_h_l_16 <X> T_28_23.lc_trk_g0_3
 (26 1)  (1482 369)  (1482 369)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1484 369)  (1484 369)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 369)  (1485 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1488 369)  (1488 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1490 369)  (1490 369)  routing T_28_23.lc_trk_g1_3 <X> T_28_23.input_2_0
 (35 1)  (1491 369)  (1491 369)  routing T_28_23.lc_trk_g1_3 <X> T_28_23.input_2_0
 (36 1)  (1492 369)  (1492 369)  LC_0 Logic Functioning bit
 (37 1)  (1493 369)  (1493 369)  LC_0 Logic Functioning bit
 (39 1)  (1495 369)  (1495 369)  LC_0 Logic Functioning bit
 (40 1)  (1496 369)  (1496 369)  LC_0 Logic Functioning bit
 (41 1)  (1497 369)  (1497 369)  LC_0 Logic Functioning bit
 (42 1)  (1498 369)  (1498 369)  LC_0 Logic Functioning bit
 (43 1)  (1499 369)  (1499 369)  LC_0 Logic Functioning bit
 (44 1)  (1500 369)  (1500 369)  LC_0 Logic Functioning bit
 (0 2)  (1456 370)  (1456 370)  routing T_28_23.glb_netwk_2 <X> T_28_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 370)  (1458 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (17 2)  (1473 370)  (1473 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (1474 371)  (1474 371)  routing T_28_23.sp4_r_v_b_29 <X> T_28_23.lc_trk_g0_5
 (1 4)  (1457 372)  (1457 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1478 372)  (1478 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1479 372)  (1479 372)  routing T_28_23.sp12_h_l_16 <X> T_28_23.lc_trk_g1_3
 (0 5)  (1456 373)  (1456 373)  routing T_28_23.glb_netwk_3 <X> T_28_23.wire_logic_cluster/lc_7/cen
 (21 5)  (1477 373)  (1477 373)  routing T_28_23.sp12_h_l_16 <X> T_28_23.lc_trk_g1_3
 (14 10)  (1470 378)  (1470 378)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g2_4
 (14 11)  (1470 379)  (1470 379)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g2_4
 (15 11)  (1471 379)  (1471 379)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g2_4
 (17 11)  (1473 379)  (1473 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (1478 379)  (1478 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (1482 380)  (1482 380)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (1485 380)  (1485 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 380)  (1487 380)  routing T_28_23.lc_trk_g0_5 <X> T_28_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 380)  (1488 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 380)  (1491 380)  routing T_28_23.lc_trk_g2_4 <X> T_28_23.input_2_6
 (36 12)  (1492 380)  (1492 380)  LC_6 Logic Functioning bit
 (38 12)  (1494 380)  (1494 380)  LC_6 Logic Functioning bit
 (39 12)  (1495 380)  (1495 380)  LC_6 Logic Functioning bit
 (40 12)  (1496 380)  (1496 380)  LC_6 Logic Functioning bit
 (41 12)  (1497 380)  (1497 380)  LC_6 Logic Functioning bit
 (42 12)  (1498 380)  (1498 380)  LC_6 Logic Functioning bit
 (43 12)  (1499 380)  (1499 380)  LC_6 Logic Functioning bit
 (45 12)  (1501 380)  (1501 380)  LC_6 Logic Functioning bit
 (26 13)  (1482 381)  (1482 381)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 381)  (1484 381)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 381)  (1485 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 381)  (1486 381)  routing T_28_23.lc_trk_g0_3 <X> T_28_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1488 381)  (1488 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1489 381)  (1489 381)  routing T_28_23.lc_trk_g2_4 <X> T_28_23.input_2_6
 (36 13)  (1492 381)  (1492 381)  LC_6 Logic Functioning bit
 (37 13)  (1493 381)  (1493 381)  LC_6 Logic Functioning bit
 (38 13)  (1494 381)  (1494 381)  LC_6 Logic Functioning bit
 (39 13)  (1495 381)  (1495 381)  LC_6 Logic Functioning bit
 (40 13)  (1496 381)  (1496 381)  LC_6 Logic Functioning bit
 (41 13)  (1497 381)  (1497 381)  LC_6 Logic Functioning bit
 (42 13)  (1498 381)  (1498 381)  LC_6 Logic Functioning bit
 (43 13)  (1499 381)  (1499 381)  LC_6 Logic Functioning bit
 (44 13)  (1500 381)  (1500 381)  LC_6 Logic Functioning bit
 (0 14)  (1456 382)  (1456 382)  routing T_28_23.glb_netwk_6 <X> T_28_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 382)  (1457 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1470 382)  (1470 382)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g3_4
 (26 14)  (1482 382)  (1482 382)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (1484 382)  (1484 382)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 382)  (1485 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 382)  (1486 382)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 382)  (1488 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 382)  (1490 382)  routing T_28_23.lc_trk_g1_3 <X> T_28_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1491 382)  (1491 382)  routing T_28_23.lc_trk_g0_5 <X> T_28_23.input_2_7
 (36 14)  (1492 382)  (1492 382)  LC_7 Logic Functioning bit
 (37 14)  (1493 382)  (1493 382)  LC_7 Logic Functioning bit
 (38 14)  (1494 382)  (1494 382)  LC_7 Logic Functioning bit
 (39 14)  (1495 382)  (1495 382)  LC_7 Logic Functioning bit
 (40 14)  (1496 382)  (1496 382)  LC_7 Logic Functioning bit
 (41 14)  (1497 382)  (1497 382)  LC_7 Logic Functioning bit
 (42 14)  (1498 382)  (1498 382)  LC_7 Logic Functioning bit
 (43 14)  (1499 382)  (1499 382)  LC_7 Logic Functioning bit
 (45 14)  (1501 382)  (1501 382)  LC_7 Logic Functioning bit
 (0 15)  (1456 383)  (1456 383)  routing T_28_23.glb_netwk_6 <X> T_28_23.wire_logic_cluster/lc_7/s_r
 (3 15)  (1459 383)  (1459 383)  routing T_28_23.sp12_h_l_22 <X> T_28_23.sp12_v_t_22
 (14 15)  (1470 383)  (1470 383)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g3_4
 (15 15)  (1471 383)  (1471 383)  routing T_28_23.sp12_v_t_3 <X> T_28_23.lc_trk_g3_4
 (17 15)  (1473 383)  (1473 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (1483 383)  (1483 383)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 383)  (1484 383)  routing T_28_23.lc_trk_g3_4 <X> T_28_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 383)  (1485 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 383)  (1486 383)  routing T_28_23.lc_trk_g2_6 <X> T_28_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1487 383)  (1487 383)  routing T_28_23.lc_trk_g1_3 <X> T_28_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1488 383)  (1488 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1492 383)  (1492 383)  LC_7 Logic Functioning bit
 (37 15)  (1493 383)  (1493 383)  LC_7 Logic Functioning bit
 (38 15)  (1494 383)  (1494 383)  LC_7 Logic Functioning bit
 (39 15)  (1495 383)  (1495 383)  LC_7 Logic Functioning bit
 (40 15)  (1496 383)  (1496 383)  LC_7 Logic Functioning bit
 (41 15)  (1497 383)  (1497 383)  LC_7 Logic Functioning bit
 (43 15)  (1499 383)  (1499 383)  LC_7 Logic Functioning bit
 (44 15)  (1500 383)  (1500 383)  LC_7 Logic Functioning bit


LogicTile_29_23

 (5 0)  (1515 368)  (1515 368)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (4 1)  (1514 369)  (1514 369)  routing T_29_23.sp4_h_l_44 <X> T_29_23.sp4_h_r_0
 (4 9)  (1514 377)  (1514 377)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_h_r_6
 (6 9)  (1516 377)  (1516 377)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_h_r_6
 (5 12)  (1515 380)  (1515 380)  routing T_29_23.sp4_v_b_3 <X> T_29_23.sp4_h_r_9
 (4 13)  (1514 381)  (1514 381)  routing T_29_23.sp4_v_b_3 <X> T_29_23.sp4_h_r_9
 (6 13)  (1516 381)  (1516 381)  routing T_29_23.sp4_v_b_3 <X> T_29_23.sp4_h_r_9


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 370)  (1732 370)  routing T_33_23.span12_horz_19 <X> T_33_23.lc_trk_g0_3
 (7 2)  (1733 370)  (1733 370)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 371)  (1734 371)  routing T_33_23.span12_horz_19 <X> T_33_23.lc_trk_g0_3
 (4 4)  (1730 372)  (1730 372)  routing T_33_23.span4_horz_44 <X> T_33_23.lc_trk_g0_4
 (4 5)  (1730 373)  (1730 373)  routing T_33_23.span4_horz_44 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_horz_44 <X> T_33_23.lc_trk_g0_4
 (6 5)  (1732 373)  (1732 373)  routing T_33_23.span4_horz_44 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 375)  (1739 375)  routing T_33_23.span4_horz_37 <X> T_33_23.span4_vert_b_2
 (16 8)  (1742 376)  (1742 376)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_3 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_43 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (11 0)  (6 352)  (6 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12
 (12 0)  (5 352)  (5 352)  routing T_0_22.span4_horz_1 <X> T_0_22.span4_vert_t_12
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (4 4)  (13 356)  (13 356)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (5 5)  (12 357)  (12 357)  routing T_0_22.span4_vert_b_12 <X> T_0_22.lc_trk_g0_4
 (7 5)  (10 357)  (10 357)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 358)  (12 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.span4_vert_b_15 <X> T_0_22.lc_trk_g0_7
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 362)  (7 362)  routing T_0_22.lc_trk_g0_4 <X> T_0_22.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 362)  (4 362)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_6 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (4 14)  (13 366)  (13 366)  routing T_0_22.span4_vert_b_14 <X> T_0_22.lc_trk_g1_6
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (5 15)  (12 367)  (12 367)  routing T_0_22.span4_vert_b_14 <X> T_0_22.lc_trk_g1_6
 (7 15)  (10 367)  (10 367)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_4_22

 (8 2)  (188 354)  (188 354)  routing T_4_22.sp4_h_r_5 <X> T_4_22.sp4_h_l_36
 (10 2)  (190 354)  (190 354)  routing T_4_22.sp4_h_r_5 <X> T_4_22.sp4_h_l_36


LogicTile_5_22

 (25 0)  (259 352)  (259 352)  routing T_5_22.bnr_op_2 <X> T_5_22.lc_trk_g0_2
 (37 0)  (271 352)  (271 352)  LC_0 Logic Functioning bit
 (39 0)  (273 352)  (273 352)  LC_0 Logic Functioning bit
 (40 0)  (274 352)  (274 352)  LC_0 Logic Functioning bit
 (42 0)  (276 352)  (276 352)  LC_0 Logic Functioning bit
 (46 0)  (280 352)  (280 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 353)  (259 353)  routing T_5_22.bnr_op_2 <X> T_5_22.lc_trk_g0_2
 (26 1)  (260 353)  (260 353)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 353)  (270 353)  LC_0 Logic Functioning bit
 (38 1)  (272 353)  (272 353)  LC_0 Logic Functioning bit
 (41 1)  (275 353)  (275 353)  LC_0 Logic Functioning bit
 (43 1)  (277 353)  (277 353)  LC_0 Logic Functioning bit


LogicTile_6_22

 (3 1)  (291 353)  (291 353)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_v_b_0
 (3 5)  (291 357)  (291 357)  routing T_6_22.sp12_h_l_23 <X> T_6_22.sp12_h_r_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_22

 (8 11)  (554 363)  (554 363)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_42
 (9 11)  (555 363)  (555 363)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_42
 (10 11)  (556 363)  (556 363)  routing T_11_22.sp4_h_r_1 <X> T_11_22.sp4_v_t_42
 (4 12)  (550 364)  (550 364)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9
 (5 13)  (551 365)  (551 365)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_9


LogicTile_14_22

 (2 8)  (710 360)  (710 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_22

 (9 2)  (771 354)  (771 354)  routing T_15_22.sp4_v_b_1 <X> T_15_22.sp4_h_l_36
 (8 15)  (770 367)  (770 367)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_v_t_47
 (9 15)  (771 367)  (771 367)  routing T_15_22.sp4_h_r_10 <X> T_15_22.sp4_v_t_47


LogicTile_16_22

 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (52 2)  (868 354)  (868 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (15 6)  (831 358)  (831 358)  routing T_16_22.bot_op_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (14 7)  (830 359)  (830 359)  routing T_16_22.sp12_h_r_20 <X> T_16_22.lc_trk_g1_4
 (16 7)  (832 359)  (832 359)  routing T_16_22.sp12_h_r_20 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (2 14)  (818 366)  (818 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_17_22

 (19 1)  (893 353)  (893 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.sp4_v_b_23 <X> T_17_22.lc_trk_g1_7
 (3 11)  (877 363)  (877 363)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_l_22
 (4 12)  (878 364)  (878 364)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (5 13)  (879 365)  (879 365)  routing T_17_22.sp4_h_l_44 <X> T_17_22.sp4_v_b_9
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit
 (46 15)  (920 367)  (920 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_22

 (9 5)  (937 357)  (937 357)  routing T_18_22.sp4_v_t_41 <X> T_18_22.sp4_v_b_4


LogicTile_20_22

 (5 7)  (1041 359)  (1041 359)  routing T_20_22.sp4_h_l_38 <X> T_20_22.sp4_v_t_38


LogicTile_22_22

 (6 6)  (1150 358)  (1150 358)  routing T_22_22.sp4_v_b_0 <X> T_22_22.sp4_v_t_38
 (5 7)  (1149 359)  (1149 359)  routing T_22_22.sp4_v_b_0 <X> T_22_22.sp4_v_t_38
 (11 10)  (1155 362)  (1155 362)  routing T_22_22.sp4_v_b_5 <X> T_22_22.sp4_v_t_45
 (12 11)  (1156 363)  (1156 363)  routing T_22_22.sp4_v_b_5 <X> T_22_22.sp4_v_t_45


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0

 (12 6)  (5 342)  (5 342)  routing T_0_21.span4_horz_37 <X> T_0_21.span4_vert_t_14
 (11 12)  (6 348)  (6 348)  routing T_0_21.span4_horz_19 <X> T_0_21.span4_vert_t_15
 (12 12)  (5 348)  (5 348)  routing T_0_21.span4_horz_19 <X> T_0_21.span4_vert_t_15


LogicTile_1_21

 (4 3)  (22 339)  (22 339)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_h_l_37
 (6 3)  (24 339)  (24 339)  routing T_1_21.sp4_h_r_4 <X> T_1_21.sp4_h_l_37


LogicTile_2_21

 (1 3)  (73 339)  (73 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_3_21

 (6 11)  (132 347)  (132 347)  routing T_3_21.sp4_h_r_6 <X> T_3_21.sp4_h_l_43
 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_21

 (31 0)  (265 336)  (265 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 336)  (267 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 336)  (274 336)  LC_0 Logic Functioning bit
 (41 0)  (275 336)  (275 336)  LC_0 Logic Functioning bit
 (42 0)  (276 336)  (276 336)  LC_0 Logic Functioning bit
 (43 0)  (277 336)  (277 336)  LC_0 Logic Functioning bit
 (46 0)  (280 336)  (280 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (265 337)  (265 337)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (41 1)  (275 337)  (275 337)  LC_0 Logic Functioning bit
 (42 1)  (276 337)  (276 337)  LC_0 Logic Functioning bit
 (43 1)  (277 337)  (277 337)  LC_0 Logic Functioning bit
 (3 4)  (237 340)  (237 340)  routing T_5_21.sp12_v_t_23 <X> T_5_21.sp12_h_r_0
 (14 12)  (248 348)  (248 348)  routing T_5_21.rgt_op_0 <X> T_5_21.lc_trk_g3_0
 (15 13)  (249 349)  (249 349)  routing T_5_21.rgt_op_0 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (25 14)  (259 350)  (259 350)  routing T_5_21.rgt_op_6 <X> T_5_21.lc_trk_g3_6
 (37 14)  (271 350)  (271 350)  LC_7 Logic Functioning bit
 (39 14)  (273 350)  (273 350)  LC_7 Logic Functioning bit
 (40 14)  (274 350)  (274 350)  LC_7 Logic Functioning bit
 (42 14)  (276 350)  (276 350)  LC_7 Logic Functioning bit
 (46 14)  (280 350)  (280 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 351)  (258 351)  routing T_5_21.rgt_op_6 <X> T_5_21.lc_trk_g3_6
 (27 15)  (261 351)  (261 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 351)  (262 351)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 351)  (263 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (270 351)  (270 351)  LC_7 Logic Functioning bit
 (38 15)  (272 351)  (272 351)  LC_7 Logic Functioning bit
 (41 15)  (275 351)  (275 351)  LC_7 Logic Functioning bit
 (43 15)  (277 351)  (277 351)  LC_7 Logic Functioning bit


LogicTile_6_21

 (26 0)  (314 336)  (314 336)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 336)  (320 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 336)  (321 336)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 336)  (323 336)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.input_2_0
 (36 0)  (324 336)  (324 336)  LC_0 Logic Functioning bit
 (37 0)  (325 336)  (325 336)  LC_0 Logic Functioning bit
 (38 0)  (326 336)  (326 336)  LC_0 Logic Functioning bit
 (40 0)  (328 336)  (328 336)  LC_0 Logic Functioning bit
 (41 0)  (329 336)  (329 336)  LC_0 Logic Functioning bit
 (42 0)  (330 336)  (330 336)  LC_0 Logic Functioning bit
 (43 0)  (331 336)  (331 336)  LC_0 Logic Functioning bit
 (45 0)  (333 336)  (333 336)  LC_0 Logic Functioning bit
 (28 1)  (316 337)  (316 337)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 337)  (317 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 337)  (319 337)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (324 337)  (324 337)  LC_0 Logic Functioning bit
 (37 1)  (325 337)  (325 337)  LC_0 Logic Functioning bit
 (38 1)  (326 337)  (326 337)  LC_0 Logic Functioning bit
 (39 1)  (327 337)  (327 337)  LC_0 Logic Functioning bit
 (40 1)  (328 337)  (328 337)  LC_0 Logic Functioning bit
 (41 1)  (329 337)  (329 337)  LC_0 Logic Functioning bit
 (42 1)  (330 337)  (330 337)  LC_0 Logic Functioning bit
 (43 1)  (331 337)  (331 337)  LC_0 Logic Functioning bit
 (44 1)  (332 337)  (332 337)  LC_0 Logic Functioning bit
 (0 2)  (288 338)  (288 338)  routing T_6_21.glb_netwk_2 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (16 3)  (304 339)  (304 339)  routing T_6_21.sp12_h_r_12 <X> T_6_21.lc_trk_g0_4
 (17 3)  (305 339)  (305 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0
 (26 4)  (314 340)  (314 340)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (316 340)  (316 340)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 340)  (321 340)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (323 340)  (323 340)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.input_2_2
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (37 4)  (325 340)  (325 340)  LC_2 Logic Functioning bit
 (38 4)  (326 340)  (326 340)  LC_2 Logic Functioning bit
 (40 4)  (328 340)  (328 340)  LC_2 Logic Functioning bit
 (41 4)  (329 340)  (329 340)  LC_2 Logic Functioning bit
 (42 4)  (330 340)  (330 340)  LC_2 Logic Functioning bit
 (43 4)  (331 340)  (331 340)  LC_2 Logic Functioning bit
 (45 4)  (333 340)  (333 340)  LC_2 Logic Functioning bit
 (0 5)  (288 341)  (288 341)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (29 5)  (317 341)  (317 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 341)  (319 341)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 341)  (320 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (321 341)  (321 341)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.input_2_2
 (36 5)  (324 341)  (324 341)  LC_2 Logic Functioning bit
 (37 5)  (325 341)  (325 341)  LC_2 Logic Functioning bit
 (38 5)  (326 341)  (326 341)  LC_2 Logic Functioning bit
 (39 5)  (327 341)  (327 341)  LC_2 Logic Functioning bit
 (40 5)  (328 341)  (328 341)  LC_2 Logic Functioning bit
 (41 5)  (329 341)  (329 341)  LC_2 Logic Functioning bit
 (42 5)  (330 341)  (330 341)  LC_2 Logic Functioning bit
 (43 5)  (331 341)  (331 341)  LC_2 Logic Functioning bit
 (44 5)  (332 341)  (332 341)  LC_2 Logic Functioning bit
 (22 8)  (310 344)  (310 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (15 10)  (303 346)  (303 346)  routing T_6_21.sp4_h_l_24 <X> T_6_21.lc_trk_g2_5
 (16 10)  (304 346)  (304 346)  routing T_6_21.sp4_h_l_24 <X> T_6_21.lc_trk_g2_5
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (306 346)  (306 346)  routing T_6_21.sp4_h_l_24 <X> T_6_21.lc_trk_g2_5
 (14 11)  (302 347)  (302 347)  routing T_6_21.sp4_r_v_b_36 <X> T_6_21.lc_trk_g2_4
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (314 348)  (314 348)  routing T_6_21.lc_trk_g0_4 <X> T_6_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 348)  (316 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 348)  (321 348)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 348)  (323 348)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.input_2_6
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (37 12)  (325 348)  (325 348)  LC_6 Logic Functioning bit
 (38 12)  (326 348)  (326 348)  LC_6 Logic Functioning bit
 (40 12)  (328 348)  (328 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (43 12)  (331 348)  (331 348)  LC_6 Logic Functioning bit
 (45 12)  (333 348)  (333 348)  LC_6 Logic Functioning bit
 (29 13)  (317 349)  (317 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 349)  (319 349)  routing T_6_21.lc_trk_g2_3 <X> T_6_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (321 349)  (321 349)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.input_2_6
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (37 13)  (325 349)  (325 349)  LC_6 Logic Functioning bit
 (38 13)  (326 349)  (326 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (40 13)  (328 349)  (328 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (43 13)  (331 349)  (331 349)  LC_6 Logic Functioning bit
 (44 13)  (332 349)  (332 349)  LC_6 Logic Functioning bit
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 351)  (288 351)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r


LogicTile_7_21

 (8 1)  (350 337)  (350 337)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_b_1
 (5 2)  (347 338)  (347 338)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_h_l_37
 (4 3)  (346 339)  (346 339)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_h_l_37
 (6 3)  (348 339)  (348 339)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_h_l_37
 (8 3)  (350 339)  (350 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36
 (9 3)  (351 339)  (351 339)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_36
 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (4 8)  (346 344)  (346 344)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_6
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_v_t_42
 (10 11)  (352 347)  (352 347)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_v_t_42
 (6 12)  (348 348)  (348 348)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_9
 (5 13)  (347 349)  (347 349)  routing T_7_21.sp4_v_t_43 <X> T_7_21.sp4_v_b_9
 (13 14)  (355 350)  (355 350)  routing T_7_21.sp4_v_b_11 <X> T_7_21.sp4_v_t_46


RAM_Tile_8_21

 (10 1)  (406 337)  (406 337)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_b_1
 (13 10)  (409 346)  (409 346)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_45
 (12 11)  (408 347)  (408 347)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_v_t_45
 (19 13)  (415 349)  (415 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_21

 (3 10)  (441 346)  (441 346)  routing T_9_21.sp12_h_r_1 <X> T_9_21.sp12_h_l_22
 (3 11)  (441 347)  (441 347)  routing T_9_21.sp12_h_r_1 <X> T_9_21.sp12_h_l_22
 (4 14)  (442 350)  (442 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (6 14)  (444 350)  (444 350)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44
 (5 15)  (443 351)  (443 351)  routing T_9_21.sp4_h_r_3 <X> T_9_21.sp4_v_t_44


LogicTile_10_21

 (2 0)  (494 336)  (494 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 6)  (507 342)  (507 342)  routing T_10_21.sp4_h_r_21 <X> T_10_21.lc_trk_g1_5
 (16 6)  (508 342)  (508 342)  routing T_10_21.sp4_h_r_21 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.sp4_h_r_21 <X> T_10_21.lc_trk_g1_5
 (18 7)  (510 343)  (510 343)  routing T_10_21.sp4_h_r_21 <X> T_10_21.lc_trk_g1_5
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp12_v_b_19 <X> T_10_21.lc_trk_g3_3
 (21 13)  (513 349)  (513 349)  routing T_10_21.sp12_v_b_19 <X> T_10_21.lc_trk_g3_3
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (47 14)  (539 350)  (539 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (511 351)  (511 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 351)  (520 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (2 0)  (548 336)  (548 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_21

 (3 2)  (603 338)  (603 338)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (3 3)  (603 339)  (603 339)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_h_l_23
 (3 6)  (603 342)  (603 342)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (13 6)  (613 342)  (613 342)  routing T_12_21.sp4_h_r_5 <X> T_12_21.sp4_v_t_40
 (3 7)  (603 343)  (603 343)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_t_23
 (12 7)  (612 343)  (612 343)  routing T_12_21.sp4_h_r_5 <X> T_12_21.sp4_v_t_40
 (12 10)  (612 346)  (612 346)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_h_l_45
 (11 11)  (611 347)  (611 347)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_h_l_45


LogicTile_13_21

 (13 4)  (667 340)  (667 340)  routing T_13_21.sp4_h_l_40 <X> T_13_21.sp4_v_b_5
 (12 5)  (666 341)  (666 341)  routing T_13_21.sp4_h_l_40 <X> T_13_21.sp4_v_b_5
 (12 10)  (666 346)  (666 346)  routing T_13_21.sp4_v_b_8 <X> T_13_21.sp4_h_l_45
 (13 10)  (667 346)  (667 346)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_t_45
 (12 11)  (666 347)  (666 347)  routing T_13_21.sp4_h_r_8 <X> T_13_21.sp4_v_t_45


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (13 4)  (721 340)  (721 340)  routing T_14_21.sp4_h_l_40 <X> T_14_21.sp4_v_b_5
 (12 5)  (720 341)  (720 341)  routing T_14_21.sp4_h_l_40 <X> T_14_21.sp4_v_b_5


LogicTile_15_21

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_2 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (763 340)  (763 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (783 340)  (783 340)  routing T_15_21.bnr_op_3 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (0 5)  (762 341)  (762 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (1 5)  (763 341)  (763 341)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_7/cen
 (21 5)  (783 341)  (783 341)  routing T_15_21.bnr_op_3 <X> T_15_21.lc_trk_g1_3
 (14 10)  (776 346)  (776 346)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (14 11)  (776 347)  (776 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (15 11)  (777 347)  (777 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (16 11)  (778 347)  (778 347)  routing T_15_21.sp4_h_r_44 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 12)  (783 348)  (783 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_v_t_14 <X> T_15_21.lc_trk_g3_3
 (0 14)  (762 350)  (762 350)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 350)  (795 350)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (51 14)  (813 350)  (813 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (39 15)  (801 351)  (801 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (51 1)  (867 337)  (867 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_2 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (819 340)  (819 340)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.bot_op_3 <X> T_16_21.lc_trk_g1_3
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (52 4)  (868 340)  (868 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_r_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp12_h_r_23 <X> T_16_21.lc_trk_g1_7
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (43 6)  (859 342)  (859 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (13 7)  (829 343)  (829 343)  routing T_16_21.sp4_v_b_0 <X> T_16_21.sp4_h_l_40
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp12_h_r_20 <X> T_16_21.lc_trk_g1_4
 (16 7)  (832 343)  (832 343)  routing T_16_21.sp12_h_r_20 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (834 343)  (834 343)  routing T_16_21.sp4_r_v_b_29 <X> T_16_21.lc_trk_g1_5
 (21 7)  (837 343)  (837 343)  routing T_16_21.sp12_h_r_23 <X> T_16_21.lc_trk_g1_7
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (40 7)  (856 343)  (856 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp12_v_t_12 <X> T_16_21.lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (52 12)  (868 348)  (868 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp12_v_b_16 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp12_v_b_16 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 350)  (821 350)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_h_l_44
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (39 14)  (855 350)  (855 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (52 14)  (868 350)  (868 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 351)  (816 351)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 351)  (817 351)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (39 15)  (855 351)  (855 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (6 0)  (880 336)  (880 336)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_b_0
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (52 0)  (926 336)  (926 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.sp4_r_v_b_33 <X> T_17_21.lc_trk_g0_2
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_2 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (6 2)  (880 338)  (880 338)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_v_t_37
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (52 2)  (926 338)  (926 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (879 339)  (879 339)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_v_t_37
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp12_h_r_20 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (40 3)  (914 339)  (914 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (0 4)  (874 340)  (874 340)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 4)  (875 340)  (875 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 341)  (874 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (1 5)  (875 341)  (875 341)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_7/cen
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_r_3 <X> T_17_21.sp4_v_b_3
 (31 6)  (905 342)  (905 342)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (45 6)  (919 342)  (919 342)  LC_3 Logic Functioning bit
 (52 6)  (926 342)  (926 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (877 343)  (877 343)  routing T_17_21.sp12_h_l_23 <X> T_17_21.sp12_v_t_23
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (39 7)  (913 343)  (913 343)  LC_3 Logic Functioning bit
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_v_b_33 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_v_b_33 <X> T_17_21.lc_trk_g2_1
 (21 8)  (895 344)  (895 344)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g2_3
 (22 8)  (896 344)  (896 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 344)  (897 344)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g2_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (37 8)  (911 344)  (911 344)  LC_4 Logic Functioning bit
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (45 8)  (919 344)  (919 344)  LC_4 Logic Functioning bit
 (51 8)  (925 344)  (925 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (892 345)  (892 345)  routing T_17_21.sp4_v_b_33 <X> T_17_21.lc_trk_g2_1
 (21 9)  (895 345)  (895 345)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g2_3
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (6 10)  (880 346)  (880 346)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_v_t_43
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (39 10)  (913 346)  (913 346)  LC_5 Logic Functioning bit
 (45 10)  (919 346)  (919 346)  LC_5 Logic Functioning bit
 (51 10)  (925 346)  (925 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_v_t_43
 (13 11)  (887 347)  (887 347)  routing T_17_21.sp4_v_b_3 <X> T_17_21.sp4_h_l_45
 (18 11)  (892 347)  (892 347)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (37 11)  (911 347)  (911 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (5 12)  (879 348)  (879 348)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_9
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (895 348)  (895 348)  routing T_17_21.bnl_op_3 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (6 13)  (880 349)  (880 349)  routing T_17_21.sp4_v_b_9 <X> T_17_21.sp4_h_r_9
 (21 13)  (895 349)  (895 349)  routing T_17_21.bnl_op_3 <X> T_17_21.lc_trk_g3_3
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.sp4_v_t_16 <X> T_17_21.lc_trk_g3_5
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 350)  (910 350)  LC_7 Logic Functioning bit
 (37 14)  (911 350)  (911 350)  LC_7 Logic Functioning bit
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (45 14)  (919 350)  (919 350)  LC_7 Logic Functioning bit
 (51 14)  (925 350)  (925 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (874 351)  (874 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (36 15)  (910 351)  (910 351)  LC_7 Logic Functioning bit
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (38 15)  (912 351)  (912 351)  LC_7 Logic Functioning bit
 (39 15)  (913 351)  (913 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (2 4)  (930 340)  (930 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (19 15)  (947 351)  (947 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_21

 (3 13)  (985 349)  (985 349)  routing T_19_21.sp12_h_l_22 <X> T_19_21.sp12_h_r_1


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (14 11)  (1050 347)  (1050 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (16 11)  (1052 347)  (1052 347)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp12_v_b_11 <X> T_20_21.lc_trk_g3_3
 (14 14)  (1050 350)  (1050 350)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g3_4
 (26 14)  (1062 350)  (1062 350)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 350)  (1063 350)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 350)  (1064 350)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (48 14)  (1084 350)  (1084 350)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g3_4
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_h_r_44 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (1063 351)  (1063 351)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 351)  (1064 351)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (19 0)  (1163 336)  (1163 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 6)  (1152 342)  (1152 342)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_41
 (9 6)  (1153 342)  (1153 342)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_41


LogicTile_24_21

 (3 0)  (1255 336)  (1255 336)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (3 1)  (1255 337)  (1255 337)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_v_b_0
 (3 2)  (1255 338)  (1255 338)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (3 3)  (1255 339)  (1255 339)  routing T_24_21.sp12_h_r_0 <X> T_24_21.sp12_h_l_23
 (2 8)  (1254 344)  (1254 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (2 6)  (1350 342)  (1350 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_27_21

 (11 2)  (1413 338)  (1413 338)  routing T_27_21.sp4_h_r_8 <X> T_27_21.sp4_v_t_39
 (13 2)  (1415 338)  (1415 338)  routing T_27_21.sp4_h_r_8 <X> T_27_21.sp4_v_t_39
 (12 3)  (1414 339)  (1414 339)  routing T_27_21.sp4_h_r_8 <X> T_27_21.sp4_v_t_39
 (5 15)  (1407 351)  (1407 351)  routing T_27_21.sp4_h_l_44 <X> T_27_21.sp4_v_t_44


LogicTile_28_21

 (5 1)  (1461 337)  (1461 337)  routing T_28_21.sp4_h_r_0 <X> T_28_21.sp4_v_b_0
 (4 2)  (1460 338)  (1460 338)  routing T_28_21.sp4_h_r_0 <X> T_28_21.sp4_v_t_37
 (14 2)  (1470 338)  (1470 338)  routing T_28_21.sp4_v_t_1 <X> T_28_21.lc_trk_g0_4
 (5 3)  (1461 339)  (1461 339)  routing T_28_21.sp4_h_r_0 <X> T_28_21.sp4_v_t_37
 (14 3)  (1470 339)  (1470 339)  routing T_28_21.sp4_v_t_1 <X> T_28_21.lc_trk_g0_4
 (16 3)  (1472 339)  (1472 339)  routing T_28_21.sp4_v_t_1 <X> T_28_21.lc_trk_g0_4
 (17 3)  (1473 339)  (1473 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (31 10)  (1487 346)  (1487 346)  routing T_28_21.lc_trk_g0_4 <X> T_28_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 346)  (1488 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 346)  (1496 346)  LC_5 Logic Functioning bit
 (41 10)  (1497 346)  (1497 346)  LC_5 Logic Functioning bit
 (42 10)  (1498 346)  (1498 346)  LC_5 Logic Functioning bit
 (43 10)  (1499 346)  (1499 346)  LC_5 Logic Functioning bit
 (53 10)  (1509 346)  (1509 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (40 11)  (1496 347)  (1496 347)  LC_5 Logic Functioning bit
 (41 11)  (1497 347)  (1497 347)  LC_5 Logic Functioning bit
 (42 11)  (1498 347)  (1498 347)  LC_5 Logic Functioning bit
 (43 11)  (1499 347)  (1499 347)  LC_5 Logic Functioning bit


LogicTile_29_21

 (4 0)  (1514 336)  (1514 336)  routing T_29_21.sp4_h_l_43 <X> T_29_21.sp4_v_b_0
 (6 0)  (1516 336)  (1516 336)  routing T_29_21.sp4_h_l_43 <X> T_29_21.sp4_v_b_0
 (5 1)  (1515 337)  (1515 337)  routing T_29_21.sp4_h_l_43 <X> T_29_21.sp4_v_b_0
 (12 5)  (1522 341)  (1522 341)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_b_5
 (13 6)  (1523 342)  (1523 342)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40
 (12 7)  (1522 343)  (1522 343)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_40
 (5 8)  (1515 344)  (1515 344)  routing T_29_21.sp4_v_b_6 <X> T_29_21.sp4_h_r_6
 (6 9)  (1516 345)  (1516 345)  routing T_29_21.sp4_v_b_6 <X> T_29_21.sp4_h_r_6
 (10 13)  (1520 349)  (1520 349)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_b_10
 (11 14)  (1521 350)  (1521 350)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_46
 (13 14)  (1523 350)  (1523 350)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_46
 (12 15)  (1522 351)  (1522 351)  routing T_29_21.sp4_h_r_5 <X> T_29_21.sp4_v_t_46


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_31_21

 (12 10)  (1630 346)  (1630 346)  routing T_31_21.sp4_h_r_5 <X> T_31_21.sp4_h_l_45
 (13 11)  (1631 347)  (1631 347)  routing T_31_21.sp4_h_r_5 <X> T_31_21.sp4_h_l_45


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (6 3)  (1678 339)  (1678 339)  routing T_32_21.sp4_h_r_0 <X> T_32_21.sp4_h_l_37


IO_Tile_33_21

 (0 0)  (1726 336)  (1726 336)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (0 1)  (1726 337)  (1726 337)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 3)  (1726 339)  (1726 339)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (17 5)  (1743 341)  (1743 341)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 346)  (1730 346)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (5 10)  (1731 346)  (1731 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (6 10)  (1732 346)  (1732 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (7 10)  (1733 346)  (1733 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 346)  (1734 346)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (5 11)  (1731 347)  (1731 347)  routing T_33_21.span4_vert_b_10 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (8 11)  (1734 347)  (1734 347)  routing T_33_21.span4_horz_43 <X> T_33_21.lc_trk_g1_3
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 322)  (12 322)  routing T_0_20.span4_horz_27 <X> T_0_20.lc_trk_g0_3
 (6 2)  (11 322)  (11 322)  routing T_0_20.span4_horz_27 <X> T_0_20.lc_trk_g0_3
 (7 2)  (10 322)  (10 322)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (8 3)  (9 323)  (9 323)  routing T_0_20.span4_horz_27 <X> T_0_20.lc_trk_g0_3
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (4 4)  (13 324)  (13 324)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g0_4
 (10 4)  (7 324)  (7 324)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (5 5)  (12 325)  (12 325)  routing T_0_20.span4_vert_b_12 <X> T_0_20.lc_trk_g0_4
 (7 5)  (10 325)  (10 325)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g1_6 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (10 10)  (7 330)  (7 330)  routing T_0_20.lc_trk_g0_4 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 331)  (5 331)  routing T_0_20.lc_trk_g0_3 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit
 (6 15)  (11 335)  (11 335)  routing T_0_20.span12_horz_14 <X> T_0_20.lc_trk_g1_6
 (7 15)  (10 335)  (10 335)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_2_20

 (5 6)  (77 326)  (77 326)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_h_l_38
 (4 7)  (76 327)  (76 327)  routing T_2_20.sp4_h_r_0 <X> T_2_20.sp4_h_l_38
 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_5_20

 (3 11)  (237 331)  (237 331)  routing T_5_20.sp12_v_b_1 <X> T_5_20.sp12_h_l_22


LogicTile_6_20

 (4 3)  (292 323)  (292 323)  routing T_6_20.sp4_v_b_7 <X> T_6_20.sp4_h_l_37
 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_7_20

 (8 3)  (350 323)  (350 323)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_t_36
 (9 3)  (351 323)  (351 323)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_t_36
 (10 3)  (352 323)  (352 323)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_t_36
 (8 9)  (350 329)  (350 329)  routing T_7_20.sp4_h_r_7 <X> T_7_20.sp4_v_b_7


RAM_Tile_8_20

 (2 4)  (398 324)  (398 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (399 325)  (399 325)  routing T_8_20.sp12_h_l_23 <X> T_8_20.sp12_h_r_0


LogicTile_11_20

 (4 10)  (550 330)  (550 330)  routing T_11_20.sp4_h_r_6 <X> T_11_20.sp4_v_t_43
 (5 11)  (551 331)  (551 331)  routing T_11_20.sp4_h_r_6 <X> T_11_20.sp4_v_t_43


LogicTile_12_20

 (2 0)  (602 320)  (602 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_20

 (8 3)  (662 323)  (662 323)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_36
 (9 3)  (663 323)  (663 323)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_36


LogicTile_14_20

 (3 2)  (711 322)  (711 322)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (3 3)  (711 323)  (711 323)  routing T_14_20.sp12_h_r_0 <X> T_14_20.sp12_h_l_23
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (727 333)  (727 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_20

 (5 10)  (767 330)  (767 330)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_l_43
 (11 12)  (773 332)  (773 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11


LogicTile_16_20

 (19 0)  (835 320)  (835 320)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (837 320)  (837 320)  routing T_16_20.sp4_v_b_3 <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (839 320)  (839 320)  routing T_16_20.sp4_v_b_3 <X> T_16_20.lc_trk_g0_3
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_2 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 322)  (850 322)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (14 3)  (830 323)  (830 323)  routing T_16_20.sp4_r_v_b_28 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 323)  (846 323)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (48 3)  (864 323)  (864 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (830 324)  (830 324)  routing T_16_20.sp4_v_b_0 <X> T_16_20.lc_trk_g1_0
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 324)  (849 324)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (40 4)  (856 324)  (856 324)  LC_2 Logic Functioning bit
 (42 4)  (858 324)  (858 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (50 4)  (866 324)  (866 324)  Cascade bit: LH_LC02_inmux02_5

 (16 5)  (832 325)  (832 325)  routing T_16_20.sp4_v_b_0 <X> T_16_20.lc_trk_g1_0
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (40 5)  (856 325)  (856 325)  LC_2 Logic Functioning bit
 (42 5)  (858 325)  (858 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (48 5)  (864 325)  (864 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (869 325)  (869 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g1_5
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (50 6)  (866 326)  (866 326)  Cascade bit: LH_LC03_inmux02_5

 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (15 8)  (831 328)  (831 328)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g2_1
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_v_t_28 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (40 8)  (856 328)  (856 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (42 8)  (858 328)  (858 328)  LC_4 Logic Functioning bit
 (26 9)  (842 329)  (842 329)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 329)  (849 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (35 9)  (851 329)  (851 329)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_4
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (40 9)  (856 329)  (856 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g2_6
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (50 10)  (866 330)  (866 330)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (868 330)  (868 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_v_b_38 <X> T_16_20.lc_trk_g2_6
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (48 11)  (864 331)  (864 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (830 332)  (830 332)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g3_0
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 332)  (834 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (15 13)  (831 333)  (831 333)  routing T_16_20.rgt_op_0 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_17_20

 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_0
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (51 0)  (925 320)  (925 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_0
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_2 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (16 2)  (890 322)  (890 322)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (25 2)  (899 322)  (899 322)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (18 3)  (892 323)  (892 323)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g0_5
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_v_t_3 <X> T_17_20.lc_trk_g0_6
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 325)  (874 325)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (21 6)  (895 326)  (895 326)  routing T_17_20.sp12_h_l_4 <X> T_17_20.lc_trk_g1_7
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.sp12_h_l_4 <X> T_17_20.lc_trk_g1_7
 (21 7)  (895 327)  (895 327)  routing T_17_20.sp12_h_l_4 <X> T_17_20.lc_trk_g1_7
 (15 8)  (889 328)  (889 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (4 12)  (878 332)  (878 332)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_9
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 335)  (874 335)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/s_r


LogicTile_19_20

 (11 4)  (993 324)  (993 324)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_v_b_5
 (13 4)  (995 324)  (995 324)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_v_b_5
 (5 14)  (987 334)  (987 334)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_l_44
 (6 15)  (988 335)  (988 335)  routing T_19_20.sp4_v_t_44 <X> T_19_20.sp4_h_l_44


LogicTile_26_20

 (3 0)  (1351 320)  (1351 320)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_b_0
 (3 1)  (1351 321)  (1351 321)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_b_0
 (3 2)  (1351 322)  (1351 322)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 3)  (1351 323)  (1351 323)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_h_l_23
 (3 6)  (1351 326)  (1351 326)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_t_23
 (3 7)  (1351 327)  (1351 327)  routing T_26_20.sp12_h_r_0 <X> T_26_20.sp12_v_t_23


LogicTile_28_20

 (15 0)  (1471 320)  (1471 320)  routing T_28_20.bot_op_1 <X> T_28_20.lc_trk_g0_1
 (17 0)  (1473 320)  (1473 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (37 2)  (1493 322)  (1493 322)  LC_1 Logic Functioning bit
 (39 2)  (1495 322)  (1495 322)  LC_1 Logic Functioning bit
 (40 2)  (1496 322)  (1496 322)  LC_1 Logic Functioning bit
 (42 2)  (1498 322)  (1498 322)  LC_1 Logic Functioning bit
 (53 2)  (1509 322)  (1509 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (29 3)  (1485 323)  (1485 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1492 323)  (1492 323)  LC_1 Logic Functioning bit
 (38 3)  (1494 323)  (1494 323)  LC_1 Logic Functioning bit
 (41 3)  (1497 323)  (1497 323)  LC_1 Logic Functioning bit
 (43 3)  (1499 323)  (1499 323)  LC_1 Logic Functioning bit
 (8 5)  (1464 325)  (1464 325)  routing T_28_20.sp4_h_r_4 <X> T_28_20.sp4_v_b_4


LogicTile_29_20

 (11 0)  (1521 320)  (1521 320)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_b_2
 (4 6)  (1514 326)  (1514 326)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_t_38
 (6 6)  (1516 326)  (1516 326)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_t_38
 (5 7)  (1515 327)  (1515 327)  routing T_29_20.sp4_h_r_9 <X> T_29_20.sp4_v_t_38


LogicTile_30_20

 (3 0)  (1567 320)  (1567 320)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_v_b_0
 (3 1)  (1567 321)  (1567 321)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_v_b_0


LogicTile_32_20

 (8 6)  (1680 326)  (1680 326)  routing T_32_20.sp4_h_r_4 <X> T_32_20.sp4_h_l_41
 (8 15)  (1680 335)  (1680 335)  routing T_32_20.sp4_h_r_4 <X> T_32_20.sp4_v_t_47
 (9 15)  (1681 335)  (1681 335)  routing T_32_20.sp4_h_r_4 <X> T_32_20.sp4_v_t_47
 (10 15)  (1682 335)  (1682 335)  routing T_32_20.sp4_h_r_4 <X> T_32_20.sp4_v_t_47


IO_Tile_33_20

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 329)  (1726 329)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 329)  (1743 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (0 11)  (1726 331)  (1726 331)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (11 0)  (6 304)  (6 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (12 0)  (5 304)  (5 304)  routing T_0_19.span4_horz_1 <X> T_0_19.span4_vert_t_12
 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_vert_b_3 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_4_19

 (8 2)  (188 306)  (188 306)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_h_l_36


LogicTile_5_19

 (25 0)  (259 304)  (259 304)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (22 1)  (256 305)  (256 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (257 305)  (257 305)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (24 1)  (258 305)  (258 305)  routing T_5_19.sp4_h_r_10 <X> T_5_19.lc_trk_g0_2
 (37 2)  (271 306)  (271 306)  LC_1 Logic Functioning bit
 (39 2)  (273 306)  (273 306)  LC_1 Logic Functioning bit
 (40 2)  (274 306)  (274 306)  LC_1 Logic Functioning bit
 (42 2)  (276 306)  (276 306)  LC_1 Logic Functioning bit
 (51 2)  (285 306)  (285 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (261 307)  (261 307)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 307)  (262 307)  routing T_5_19.lc_trk_g3_0 <X> T_5_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 307)  (263 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 307)  (270 307)  LC_1 Logic Functioning bit
 (38 3)  (272 307)  (272 307)  LC_1 Logic Functioning bit
 (41 3)  (275 307)  (275 307)  LC_1 Logic Functioning bit
 (43 3)  (277 307)  (277 307)  LC_1 Logic Functioning bit
 (14 12)  (248 316)  (248 316)  routing T_5_19.rgt_op_0 <X> T_5_19.lc_trk_g3_0
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (40 12)  (274 316)  (274 316)  LC_6 Logic Functioning bit
 (42 12)  (276 316)  (276 316)  LC_6 Logic Functioning bit
 (15 13)  (249 317)  (249 317)  routing T_5_19.rgt_op_0 <X> T_5_19.lc_trk_g3_0
 (17 13)  (251 317)  (251 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (260 317)  (260 317)  routing T_5_19.lc_trk_g0_2 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (41 13)  (275 317)  (275 317)  LC_6 Logic Functioning bit
 (43 13)  (277 317)  (277 317)  LC_6 Logic Functioning bit
 (46 13)  (280 317)  (280 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_6_19

 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (40 0)  (328 304)  (328 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (42 0)  (330 304)  (330 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (313 305)  (313 305)  routing T_6_19.sp4_r_v_b_33 <X> T_6_19.lc_trk_g0_2
 (26 1)  (314 305)  (314 305)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 305)  (322 305)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (42 1)  (330 305)  (330 305)  LC_0 Logic Functioning bit
 (43 1)  (331 305)  (331 305)  LC_0 Logic Functioning bit
 (44 1)  (332 305)  (332 305)  LC_0 Logic Functioning bit
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_2 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 308)  (289 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (288 309)  (288 309)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (18 5)  (306 309)  (306 309)  routing T_6_19.sp4_r_v_b_25 <X> T_6_19.lc_trk_g1_1
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (309 313)  (309 313)  routing T_6_19.sp4_r_v_b_35 <X> T_6_19.lc_trk_g2_3
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 319)  (288 319)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 305)  (365 305)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g0_2
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_2 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (40 2)  (382 306)  (382 306)  LC_1 Logic Functioning bit
 (41 2)  (383 306)  (383 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (43 2)  (385 306)  (385 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_3 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (376 307)  (376 307)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.input_2_1
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (41 3)  (383 307)  (383 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (43 3)  (385 307)  (385 307)  LC_1 Logic Functioning bit
 (44 3)  (386 307)  (386 307)  LC_1 Logic Functioning bit
 (47 3)  (389 307)  (389 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (356 308)  (356 308)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (342 309)  (342 309)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (14 5)  (356 309)  (356 309)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (15 5)  (357 309)  (357 309)  routing T_7_19.sp12_h_r_0 <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (360 309)  (360 309)  routing T_7_19.sp4_r_v_b_25 <X> T_7_19.lc_trk_g1_1
 (21 8)  (363 312)  (363 312)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g2_3
 (22 8)  (364 312)  (364 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 312)  (365 312)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g2_3
 (21 9)  (363 313)  (363 313)  routing T_7_19.sp4_v_t_22 <X> T_7_19.lc_trk_g2_3
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 319)  (342 319)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_19

 (19 8)  (415 312)  (415 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_t_8


LogicTile_9_19

 (4 4)  (442 308)  (442 308)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_v_b_3


LogicTile_10_19

 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5


LogicTile_13_19

 (4 12)  (658 316)  (658 316)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_9


LogicTile_14_19

 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (52 2)  (760 306)  (760 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 14)  (724 318)  (724 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g3_5
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_15_19

 (19 6)  (781 310)  (781 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_19

 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_2 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 308)  (840 308)  routing T_16_19.top_op_3 <X> T_16_19.lc_trk_g1_3
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (37 4)  (853 308)  (853 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (0 5)  (816 309)  (816 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (21 5)  (837 309)  (837 309)  routing T_16_19.top_op_3 <X> T_16_19.lc_trk_g1_3
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (37 5)  (853 309)  (853 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (6 6)  (822 310)  (822 310)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_v_t_38
 (5 7)  (821 311)  (821 311)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_v_t_38
 (9 7)  (825 311)  (825 311)  routing T_16_19.sp4_v_b_8 <X> T_16_19.sp4_v_t_41
 (10 7)  (826 311)  (826 311)  routing T_16_19.sp4_v_b_8 <X> T_16_19.sp4_v_t_41
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.sp4_h_l_24 <X> T_16_19.lc_trk_g3_5
 (0 15)  (816 319)  (816 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r


LogicTile_17_19

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_2 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (5 2)  (879 306)  (879 306)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_h_l_37
 (6 3)  (880 307)  (880 307)  routing T_17_19.sp4_v_t_37 <X> T_17_19.sp4_h_l_37
 (0 4)  (874 308)  (874 308)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (12 4)  (886 308)  (886 308)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_r_5
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (0 5)  (874 309)  (874 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (11 6)  (885 310)  (885 310)  routing T_17_19.sp4_h_l_37 <X> T_17_19.sp4_v_t_40
 (15 6)  (889 310)  (889 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (48 6)  (922 310)  (922 310)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (889 311)  (889 311)  routing T_17_19.sp4_v_t_9 <X> T_17_19.lc_trk_g1_4
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp4_v_t_9 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.tnl_op_3 <X> T_17_19.lc_trk_g3_3
 (21 13)  (895 317)  (895 317)  routing T_17_19.tnl_op_3 <X> T_17_19.lc_trk_g3_3
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 318)  (895 318)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7
 (0 15)  (874 319)  (874 319)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (9 15)  (883 319)  (883 319)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_47
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_v_t_47
 (21 15)  (895 319)  (895 319)  routing T_17_19.sp4_v_t_26 <X> T_17_19.lc_trk_g3_7


LogicTile_19_19

 (3 2)  (985 306)  (985 306)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_h_l_23
 (3 3)  (985 307)  (985 307)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_h_l_23
 (3 4)  (985 308)  (985 308)  routing T_19_19.sp12_v_t_23 <X> T_19_19.sp12_h_r_0
 (11 8)  (993 312)  (993 312)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_8


LogicTile_20_19

 (19 15)  (1055 319)  (1055 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_19

 (2 4)  (1308 308)  (1308 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18


LogicTile_28_19

 (22 0)  (1478 304)  (1478 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1479 304)  (1479 304)  routing T_28_19.sp12_h_l_16 <X> T_28_19.lc_trk_g0_3
 (21 1)  (1477 305)  (1477 305)  routing T_28_19.sp12_h_l_16 <X> T_28_19.lc_trk_g0_3
 (0 2)  (1456 306)  (1456 306)  routing T_28_19.glb_netwk_2 <X> T_28_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 306)  (1458 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (1482 306)  (1482 306)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1484 306)  (1484 306)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 306)  (1485 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1487 306)  (1487 306)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 306)  (1488 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1489 306)  (1489 306)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 306)  (1492 306)  LC_1 Logic Functioning bit
 (37 2)  (1493 306)  (1493 306)  LC_1 Logic Functioning bit
 (38 2)  (1494 306)  (1494 306)  LC_1 Logic Functioning bit
 (39 2)  (1495 306)  (1495 306)  LC_1 Logic Functioning bit
 (40 2)  (1496 306)  (1496 306)  LC_1 Logic Functioning bit
 (41 2)  (1497 306)  (1497 306)  LC_1 Logic Functioning bit
 (42 2)  (1498 306)  (1498 306)  LC_1 Logic Functioning bit
 (43 2)  (1499 306)  (1499 306)  LC_1 Logic Functioning bit
 (45 2)  (1501 306)  (1501 306)  LC_1 Logic Functioning bit
 (26 3)  (1482 307)  (1482 307)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 307)  (1484 307)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 307)  (1485 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1486 307)  (1486 307)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1488 307)  (1488 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1491 307)  (1491 307)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.input_2_1
 (36 3)  (1492 307)  (1492 307)  LC_1 Logic Functioning bit
 (37 3)  (1493 307)  (1493 307)  LC_1 Logic Functioning bit
 (39 3)  (1495 307)  (1495 307)  LC_1 Logic Functioning bit
 (40 3)  (1496 307)  (1496 307)  LC_1 Logic Functioning bit
 (41 3)  (1497 307)  (1497 307)  LC_1 Logic Functioning bit
 (42 3)  (1498 307)  (1498 307)  LC_1 Logic Functioning bit
 (43 3)  (1499 307)  (1499 307)  LC_1 Logic Functioning bit
 (44 3)  (1500 307)  (1500 307)  LC_1 Logic Functioning bit
 (1 4)  (1457 308)  (1457 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1482 308)  (1482 308)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 308)  (1484 308)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 308)  (1485 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 308)  (1486 308)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 308)  (1488 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 308)  (1492 308)  LC_2 Logic Functioning bit
 (37 4)  (1493 308)  (1493 308)  LC_2 Logic Functioning bit
 (38 4)  (1494 308)  (1494 308)  LC_2 Logic Functioning bit
 (39 4)  (1495 308)  (1495 308)  LC_2 Logic Functioning bit
 (40 4)  (1496 308)  (1496 308)  LC_2 Logic Functioning bit
 (41 4)  (1497 308)  (1497 308)  LC_2 Logic Functioning bit
 (42 4)  (1498 308)  (1498 308)  LC_2 Logic Functioning bit
 (43 4)  (1499 308)  (1499 308)  LC_2 Logic Functioning bit
 (45 4)  (1501 308)  (1501 308)  LC_2 Logic Functioning bit
 (0 5)  (1456 309)  (1456 309)  routing T_28_19.glb_netwk_3 <X> T_28_19.wire_logic_cluster/lc_7/cen
 (28 5)  (1484 309)  (1484 309)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 309)  (1485 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 309)  (1486 309)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1487 309)  (1487 309)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1488 309)  (1488 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1489 309)  (1489 309)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_2
 (35 5)  (1491 309)  (1491 309)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_2
 (36 5)  (1492 309)  (1492 309)  LC_2 Logic Functioning bit
 (37 5)  (1493 309)  (1493 309)  LC_2 Logic Functioning bit
 (38 5)  (1494 309)  (1494 309)  LC_2 Logic Functioning bit
 (39 5)  (1495 309)  (1495 309)  LC_2 Logic Functioning bit
 (40 5)  (1496 309)  (1496 309)  LC_2 Logic Functioning bit
 (41 5)  (1497 309)  (1497 309)  LC_2 Logic Functioning bit
 (43 5)  (1499 309)  (1499 309)  LC_2 Logic Functioning bit
 (44 5)  (1500 309)  (1500 309)  LC_2 Logic Functioning bit
 (51 5)  (1507 309)  (1507 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 8)  (1482 312)  (1482 312)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1484 312)  (1484 312)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 312)  (1485 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 312)  (1486 312)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 312)  (1488 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 312)  (1492 312)  LC_4 Logic Functioning bit
 (37 8)  (1493 312)  (1493 312)  LC_4 Logic Functioning bit
 (38 8)  (1494 312)  (1494 312)  LC_4 Logic Functioning bit
 (39 8)  (1495 312)  (1495 312)  LC_4 Logic Functioning bit
 (40 8)  (1496 312)  (1496 312)  LC_4 Logic Functioning bit
 (41 8)  (1497 312)  (1497 312)  LC_4 Logic Functioning bit
 (42 8)  (1498 312)  (1498 312)  LC_4 Logic Functioning bit
 (43 8)  (1499 312)  (1499 312)  LC_4 Logic Functioning bit
 (45 8)  (1501 312)  (1501 312)  LC_4 Logic Functioning bit
 (8 9)  (1464 313)  (1464 313)  routing T_28_19.sp4_h_l_42 <X> T_28_19.sp4_v_b_7
 (9 9)  (1465 313)  (1465 313)  routing T_28_19.sp4_h_l_42 <X> T_28_19.sp4_v_b_7
 (22 9)  (1478 313)  (1478 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1481 313)  (1481 313)  routing T_28_19.sp4_r_v_b_34 <X> T_28_19.lc_trk_g2_2
 (28 9)  (1484 313)  (1484 313)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 313)  (1485 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1486 313)  (1486 313)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1487 313)  (1487 313)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1488 313)  (1488 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1489 313)  (1489 313)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_4
 (35 9)  (1491 313)  (1491 313)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_4
 (36 9)  (1492 313)  (1492 313)  LC_4 Logic Functioning bit
 (37 9)  (1493 313)  (1493 313)  LC_4 Logic Functioning bit
 (38 9)  (1494 313)  (1494 313)  LC_4 Logic Functioning bit
 (39 9)  (1495 313)  (1495 313)  LC_4 Logic Functioning bit
 (40 9)  (1496 313)  (1496 313)  LC_4 Logic Functioning bit
 (41 9)  (1497 313)  (1497 313)  LC_4 Logic Functioning bit
 (43 9)  (1499 313)  (1499 313)  LC_4 Logic Functioning bit
 (44 9)  (1500 313)  (1500 313)  LC_4 Logic Functioning bit
 (14 10)  (1470 314)  (1470 314)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (22 10)  (1478 314)  (1478 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (14 11)  (1470 315)  (1470 315)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (15 11)  (1471 315)  (1471 315)  routing T_28_19.sp12_v_t_3 <X> T_28_19.lc_trk_g2_4
 (17 11)  (1473 315)  (1473 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 12)  (1482 316)  (1482 316)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (1484 316)  (1484 316)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 316)  (1485 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 316)  (1486 316)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 316)  (1488 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 316)  (1492 316)  LC_6 Logic Functioning bit
 (37 12)  (1493 316)  (1493 316)  LC_6 Logic Functioning bit
 (38 12)  (1494 316)  (1494 316)  LC_6 Logic Functioning bit
 (39 12)  (1495 316)  (1495 316)  LC_6 Logic Functioning bit
 (40 12)  (1496 316)  (1496 316)  LC_6 Logic Functioning bit
 (41 12)  (1497 316)  (1497 316)  LC_6 Logic Functioning bit
 (42 12)  (1498 316)  (1498 316)  LC_6 Logic Functioning bit
 (43 12)  (1499 316)  (1499 316)  LC_6 Logic Functioning bit
 (45 12)  (1501 316)  (1501 316)  LC_6 Logic Functioning bit
 (28 13)  (1484 317)  (1484 317)  routing T_28_19.lc_trk_g2_4 <X> T_28_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 317)  (1485 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 317)  (1486 317)  routing T_28_19.lc_trk_g2_7 <X> T_28_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 317)  (1487 317)  routing T_28_19.lc_trk_g0_3 <X> T_28_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 317)  (1488 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1489 317)  (1489 317)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_6
 (35 13)  (1491 317)  (1491 317)  routing T_28_19.lc_trk_g2_2 <X> T_28_19.input_2_6
 (36 13)  (1492 317)  (1492 317)  LC_6 Logic Functioning bit
 (37 13)  (1493 317)  (1493 317)  LC_6 Logic Functioning bit
 (38 13)  (1494 317)  (1494 317)  LC_6 Logic Functioning bit
 (39 13)  (1495 317)  (1495 317)  LC_6 Logic Functioning bit
 (40 13)  (1496 317)  (1496 317)  LC_6 Logic Functioning bit
 (41 13)  (1497 317)  (1497 317)  LC_6 Logic Functioning bit
 (43 13)  (1499 317)  (1499 317)  LC_6 Logic Functioning bit
 (44 13)  (1500 317)  (1500 317)  LC_6 Logic Functioning bit
 (0 14)  (1456 318)  (1456 318)  routing T_28_19.glb_netwk_6 <X> T_28_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 318)  (1457 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1456 319)  (1456 319)  routing T_28_19.glb_netwk_6 <X> T_28_19.wire_logic_cluster/lc_7/s_r


LogicTile_29_19

 (5 8)  (1515 312)  (1515 312)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (4 9)  (1514 313)  (1514 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6
 (6 9)  (1516 313)  (1516 313)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_h_r_6


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 308)  (1731 308)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g0_5
 (7 4)  (1733 308)  (1733 308)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 308)  (1734 308)  routing T_33_19.span4_vert_b_13 <X> T_33_19.lc_trk_g0_5
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (1731 314)  (1731 314)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g1_3
 (6 10)  (1732 314)  (1732 314)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g1_3
 (7 10)  (1733 314)  (1733 314)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 314)  (1734 314)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g1_3
 (11 10)  (1737 314)  (1737 314)  routing T_33_19.lc_trk_g1_3 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_5 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (8 11)  (1734 315)  (1734 315)  routing T_33_19.span4_horz_43 <X> T_33_19.lc_trk_g1_3
 (10 11)  (1736 315)  (1736 315)  routing T_33_19.lc_trk_g1_3 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 317)  (1740 317)  routing T_33_19.span4_vert_t_15 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 4)  (12 292)  (12 292)  routing T_0_18.span12_horz_5 <X> T_0_18.lc_trk_g0_5
 (7 4)  (10 292)  (10 292)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
 (8 4)  (9 292)  (9 292)  routing T_0_18.span12_horz_5 <X> T_0_18.lc_trk_g0_5
 (10 4)  (7 292)  (7 292)  routing T_0_18.lc_trk_g0_5 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (8 5)  (9 293)  (9 293)  routing T_0_18.span12_horz_5 <X> T_0_18.lc_trk_g0_5
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 293)  (0 293)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (5 8)  (12 296)  (12 296)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_1 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g1_1
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 297)  (9 297)  routing T_0_18.span12_horz_1 <X> T_0_18.lc_trk_g1_1
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 298)  (6 298)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 298)  (5 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 298)  (4 298)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g1_6 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit
 (4 15)  (13 303)  (13 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (5 15)  (12 303)  (12 303)  routing T_0_18.span4_vert_b_6 <X> T_0_18.lc_trk_g1_6
 (7 15)  (10 303)  (10 303)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6


LogicTile_3_18

 (3 6)  (129 294)  (129 294)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23
 (3 7)  (129 295)  (129 295)  routing T_3_18.sp12_h_r_0 <X> T_3_18.sp12_v_t_23


LogicTile_4_18

 (3 5)  (183 293)  (183 293)  routing T_4_18.sp12_h_l_23 <X> T_4_18.sp12_h_r_0


LogicTile_5_18

 (25 0)  (259 288)  (259 288)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (22 1)  (256 289)  (256 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (257 289)  (257 289)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (24 1)  (258 289)  (258 289)  routing T_5_18.sp4_h_r_10 <X> T_5_18.lc_trk_g0_2
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (274 290)  (274 290)  LC_1 Logic Functioning bit
 (41 2)  (275 290)  (275 290)  LC_1 Logic Functioning bit
 (42 2)  (276 290)  (276 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (47 2)  (281 290)  (281 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g0_2 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (274 291)  (274 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (42 3)  (276 291)  (276 291)  LC_1 Logic Functioning bit
 (43 3)  (277 291)  (277 291)  LC_1 Logic Functioning bit
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 294)  (274 294)  LC_3 Logic Functioning bit
 (41 6)  (275 294)  (275 294)  LC_3 Logic Functioning bit
 (42 6)  (276 294)  (276 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (47 6)  (281 294)  (281 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (274 295)  (274 295)  LC_3 Logic Functioning bit
 (41 7)  (275 295)  (275 295)  LC_3 Logic Functioning bit
 (42 7)  (276 295)  (276 295)  LC_3 Logic Functioning bit
 (43 7)  (277 295)  (277 295)  LC_3 Logic Functioning bit
 (19 10)  (253 298)  (253 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 12)  (255 300)  (255 300)  routing T_5_18.rgt_op_3 <X> T_5_18.lc_trk_g3_3
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (258 300)  (258 300)  routing T_5_18.rgt_op_3 <X> T_5_18.lc_trk_g3_3


LogicTile_6_18

 (0 2)  (288 290)  (288 290)  routing T_6_18.glb_netwk_2 <X> T_6_18.wire_logic_cluster/lc_7/clk
 (2 2)  (290 290)  (290 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp4_r_v_b_31 <X> T_6_18.lc_trk_g0_7
 (1 4)  (289 292)  (289 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 293)  (288 293)  routing T_6_18.glb_netwk_3 <X> T_6_18.wire_logic_cluster/lc_7/cen
 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (26 6)  (314 294)  (314 294)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 294)  (316 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 294)  (318 294)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 294)  (321 294)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 294)  (322 294)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 294)  (323 294)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_3
 (36 6)  (324 294)  (324 294)  LC_3 Logic Functioning bit
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (40 6)  (328 294)  (328 294)  LC_3 Logic Functioning bit
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (43 6)  (331 294)  (331 294)  LC_3 Logic Functioning bit
 (45 6)  (333 294)  (333 294)  LC_3 Logic Functioning bit
 (26 7)  (314 295)  (314 295)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 295)  (319 295)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (321 295)  (321 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_3
 (34 7)  (322 295)  (322 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_3
 (35 7)  (323 295)  (323 295)  routing T_6_18.lc_trk_g3_6 <X> T_6_18.input_2_3
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (38 7)  (326 295)  (326 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (40 7)  (328 295)  (328 295)  LC_3 Logic Functioning bit
 (41 7)  (329 295)  (329 295)  LC_3 Logic Functioning bit
 (42 7)  (330 295)  (330 295)  LC_3 Logic Functioning bit
 (43 7)  (331 295)  (331 295)  LC_3 Logic Functioning bit
 (44 7)  (332 295)  (332 295)  LC_3 Logic Functioning bit
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp4_r_v_b_36 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (309 301)  (309 301)  routing T_6_18.sp4_r_v_b_43 <X> T_6_18.lc_trk_g3_3
 (0 14)  (288 302)  (288 302)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 302)  (289 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 303)  (288 303)  routing T_6_18.glb_netwk_6 <X> T_6_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 303)  (310 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 303)  (313 303)  routing T_6_18.sp4_r_v_b_46 <X> T_6_18.lc_trk_g3_6


LogicTile_7_18

 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_2 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (368 290)  (368 290)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 290)  (369 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 290)  (372 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 290)  (377 290)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.input_2_1
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (37 2)  (379 290)  (379 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (39 2)  (381 290)  (381 290)  LC_1 Logic Functioning bit
 (40 2)  (382 290)  (382 290)  LC_1 Logic Functioning bit
 (41 2)  (383 290)  (383 290)  LC_1 Logic Functioning bit
 (42 2)  (384 290)  (384 290)  LC_1 Logic Functioning bit
 (43 2)  (385 290)  (385 290)  LC_1 Logic Functioning bit
 (45 2)  (387 290)  (387 290)  LC_1 Logic Functioning bit
 (26 3)  (368 291)  (368 291)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_6 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (375 291)  (375 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.input_2_1
 (34 3)  (376 291)  (376 291)  routing T_7_18.lc_trk_g3_4 <X> T_7_18.input_2_1
 (36 3)  (378 291)  (378 291)  LC_1 Logic Functioning bit
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (38 3)  (380 291)  (380 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (41 3)  (383 291)  (383 291)  LC_1 Logic Functioning bit
 (42 3)  (384 291)  (384 291)  LC_1 Logic Functioning bit
 (43 3)  (385 291)  (385 291)  LC_1 Logic Functioning bit
 (44 3)  (386 291)  (386 291)  LC_1 Logic Functioning bit
 (47 3)  (389 291)  (389 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 293)  (342 293)  routing T_7_18.glb_netwk_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_r_v_b_36 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (363 302)  (363 302)  routing T_7_18.sp4_v_t_18 <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_v_t_18 <X> T_7_18.lc_trk_g3_7
 (0 15)  (342 303)  (342 303)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (357 303)  (357 303)  routing T_7_18.sp4_v_t_33 <X> T_7_18.lc_trk_g3_4
 (16 15)  (358 303)  (358 303)  routing T_7_18.sp4_v_t_33 <X> T_7_18.lc_trk_g3_4
 (17 15)  (359 303)  (359 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (364 303)  (364 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (365 303)  (365 303)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g3_6
 (24 15)  (366 303)  (366 303)  routing T_7_18.sp4_v_b_46 <X> T_7_18.lc_trk_g3_6


RAM_Tile_8_18

 (3 4)  (399 292)  (399 292)  routing T_8_18.sp12_v_t_23 <X> T_8_18.sp12_h_r_0


LogicTile_10_18

 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23
 (19 15)  (511 303)  (511 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_18

 (14 5)  (614 293)  (614 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp12_h_r_16 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (39 8)  (639 296)  (639 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (47 8)  (647 296)  (647 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (38 9)  (638 297)  (638 297)  LC_4 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_r_v_b_40 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_r_v_b_45 <X> T_12_18.lc_trk_g3_5


LogicTile_13_18

 (4 4)  (658 292)  (658 292)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_v_b_3
 (5 5)  (659 293)  (659 293)  routing T_13_18.sp4_h_l_38 <X> T_13_18.sp4_v_b_3
 (5 13)  (659 301)  (659 301)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_9


LogicTile_14_18

 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_2 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (765 290)  (765 290)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (3 3)  (765 291)  (765 291)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_h_l_23
 (8 3)  (770 291)  (770 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (26 7)  (788 295)  (788 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 295)  (789 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_3
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_r_v_b_42 <X> T_15_18.lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 303)  (762 303)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (14 0)  (830 288)  (830 288)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (21 0)  (837 288)  (837 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.lft_op_3 <X> T_16_18.lc_trk_g0_3
 (14 1)  (830 289)  (830 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (16 1)  (832 289)  (832 289)  routing T_16_18.sp4_v_b_8 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 4)  (831 292)  (831 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (16 4)  (832 292)  (832 292)  routing T_16_18.sp4_v_b_17 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (19 13)  (835 301)  (835 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp4_v_b_42 <X> T_16_18.lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.sp4_v_b_42 <X> T_16_18.lc_trk_g3_2
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 303)  (816 303)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp12_h_l_16 <X> T_17_18.lc_trk_g0_3
 (21 1)  (895 289)  (895 289)  routing T_17_18.sp12_h_l_16 <X> T_17_18.lc_trk_g0_3
 (11 2)  (885 290)  (885 290)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_t_39
 (21 4)  (895 292)  (895 292)  routing T_17_18.sp4_v_b_11 <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (897 292)  (897 292)  routing T_17_18.sp4_v_b_11 <X> T_17_18.lc_trk_g1_3
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (52 4)  (926 292)  (926 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (895 293)  (895 293)  routing T_17_18.sp4_v_b_11 <X> T_17_18.lc_trk_g1_3
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g1_2
 (25 5)  (899 293)  (899 293)  routing T_17_18.top_op_2 <X> T_17_18.lc_trk_g1_2
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (9 7)  (883 295)  (883 295)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_v_t_41
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_v_b_33 <X> T_17_18.lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.tnl_op_2 <X> T_17_18.lc_trk_g2_2
 (4 12)  (878 300)  (878 300)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (5 13)  (879 301)  (879 301)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_v_b_9
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (47 14)  (921 302)  (921 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit


LogicTile_19_18

 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (47 0)  (1029 288)  (1029 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1009 289)  (1009 289)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (14 4)  (996 292)  (996 292)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g1_0
 (14 5)  (996 293)  (996 293)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g1_0
 (15 5)  (997 293)  (997 293)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g1_0
 (16 5)  (998 293)  (998 293)  routing T_19_18.sp4_h_l_5 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (997 294)  (997 294)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g1_5
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 8)  (1003 296)  (1003 296)  routing T_19_18.sp4_v_t_14 <X> T_19_18.lc_trk_g2_3
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1005 296)  (1005 296)  routing T_19_18.sp4_v_t_14 <X> T_19_18.lc_trk_g2_3


LogicTile_22_18

 (3 6)  (1147 294)  (1147 294)  routing T_22_18.sp12_v_b_0 <X> T_22_18.sp12_v_t_23
 (12 6)  (1156 294)  (1156 294)  routing T_22_18.sp4_v_b_5 <X> T_22_18.sp4_h_l_40
 (13 6)  (1157 294)  (1157 294)  routing T_22_18.sp4_v_b_5 <X> T_22_18.sp4_v_t_40


LogicTile_23_18

 (2 10)  (1200 298)  (1200 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_24_18

 (3 1)  (1255 289)  (1255 289)  routing T_24_18.sp12_h_l_23 <X> T_24_18.sp12_v_b_0


LogicTile_26_18

 (8 4)  (1356 292)  (1356 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4
 (10 4)  (1358 292)  (1358 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4


LogicTile_28_18

 (3 3)  (1459 291)  (1459 291)  routing T_28_18.sp12_v_b_0 <X> T_28_18.sp12_h_l_23
 (22 3)  (1478 291)  (1478 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1480 291)  (1480 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (25 3)  (1481 291)  (1481 291)  routing T_28_18.top_op_6 <X> T_28_18.lc_trk_g0_6
 (14 7)  (1470 295)  (1470 295)  routing T_28_18.top_op_4 <X> T_28_18.lc_trk_g1_4
 (15 7)  (1471 295)  (1471 295)  routing T_28_18.top_op_4 <X> T_28_18.lc_trk_g1_4
 (17 7)  (1473 295)  (1473 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 8)  (1482 296)  (1482 296)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_4/in_0
 (37 8)  (1493 296)  (1493 296)  LC_4 Logic Functioning bit
 (39 8)  (1495 296)  (1495 296)  LC_4 Logic Functioning bit
 (40 8)  (1496 296)  (1496 296)  LC_4 Logic Functioning bit
 (42 8)  (1498 296)  (1498 296)  LC_4 Logic Functioning bit
 (53 8)  (1509 296)  (1509 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (1482 297)  (1482 297)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 297)  (1485 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 297)  (1492 297)  LC_4 Logic Functioning bit
 (38 9)  (1494 297)  (1494 297)  LC_4 Logic Functioning bit
 (41 9)  (1497 297)  (1497 297)  LC_4 Logic Functioning bit
 (43 9)  (1499 297)  (1499 297)  LC_4 Logic Functioning bit
 (31 12)  (1487 300)  (1487 300)  routing T_28_18.lc_trk_g1_4 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 300)  (1488 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 300)  (1490 300)  routing T_28_18.lc_trk_g1_4 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (1496 300)  (1496 300)  LC_6 Logic Functioning bit
 (41 12)  (1497 300)  (1497 300)  LC_6 Logic Functioning bit
 (42 12)  (1498 300)  (1498 300)  LC_6 Logic Functioning bit
 (43 12)  (1499 300)  (1499 300)  LC_6 Logic Functioning bit
 (40 13)  (1496 301)  (1496 301)  LC_6 Logic Functioning bit
 (41 13)  (1497 301)  (1497 301)  LC_6 Logic Functioning bit
 (42 13)  (1498 301)  (1498 301)  LC_6 Logic Functioning bit
 (43 13)  (1499 301)  (1499 301)  LC_6 Logic Functioning bit
 (52 13)  (1508 301)  (1508 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_30_18

 (9 8)  (1573 296)  (1573 296)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_7
 (10 8)  (1574 296)  (1574 296)  routing T_30_18.sp4_h_l_41 <X> T_30_18.sp4_h_r_7


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 290)  (1738 290)  routing T_33_18.span4_horz_31 <X> T_33_18.span4_vert_t_13
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (5 2)  (12 274)  (12 274)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g0_3
 (6 2)  (11 274)  (11 274)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (9 274)  (9 274)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g0_3
 (8 3)  (9 275)  (9 275)  routing T_0_17.span4_horz_43 <X> T_0_17.lc_trk_g0_3
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (6 8)  (11 280)  (11 280)  routing T_0_17.span12_horz_9 <X> T_0_17.lc_trk_g1_1
 (7 8)  (10 280)  (10 280)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (11 10)  (6 282)  (6 282)  routing T_0_17.lc_trk_g1_1 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_1_17

 (4 11)  (22 283)  (22 283)  routing T_1_17.sp4_h_r_10 <X> T_1_17.sp4_h_l_43
 (6 11)  (24 283)  (24 283)  routing T_1_17.sp4_h_r_10 <X> T_1_17.sp4_h_l_43


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_5_17

 (31 10)  (265 282)  (265 282)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 282)  (268 282)  routing T_5_17.lc_trk_g3_5 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 282)  (274 282)  LC_5 Logic Functioning bit
 (41 10)  (275 282)  (275 282)  LC_5 Logic Functioning bit
 (42 10)  (276 282)  (276 282)  LC_5 Logic Functioning bit
 (43 10)  (277 282)  (277 282)  LC_5 Logic Functioning bit
 (48 10)  (282 282)  (282 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (40 11)  (274 283)  (274 283)  LC_5 Logic Functioning bit
 (41 11)  (275 283)  (275 283)  LC_5 Logic Functioning bit
 (42 11)  (276 283)  (276 283)  LC_5 Logic Functioning bit
 (43 11)  (277 283)  (277 283)  LC_5 Logic Functioning bit
 (10 14)  (244 286)  (244 286)  routing T_5_17.sp4_v_b_5 <X> T_5_17.sp4_h_l_47
 (15 14)  (249 286)  (249 286)  routing T_5_17.rgt_op_5 <X> T_5_17.lc_trk_g3_5
 (17 14)  (251 286)  (251 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 286)  (252 286)  routing T_5_17.rgt_op_5 <X> T_5_17.lc_trk_g3_5


LogicTile_6_17

 (0 2)  (288 274)  (288 274)  routing T_6_17.glb_netwk_2 <X> T_6_17.wire_logic_cluster/lc_7/clk
 (2 2)  (290 274)  (290 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 276)  (289 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 277)  (288 277)  routing T_6_17.glb_netwk_3 <X> T_6_17.wire_logic_cluster/lc_7/cen
 (17 9)  (305 281)  (305 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 10)  (302 282)  (302 282)  routing T_6_17.sp4_h_r_44 <X> T_6_17.lc_trk_g2_4
 (22 10)  (310 282)  (310 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (311 282)  (311 282)  routing T_6_17.sp4_h_r_31 <X> T_6_17.lc_trk_g2_7
 (24 10)  (312 282)  (312 282)  routing T_6_17.sp4_h_r_31 <X> T_6_17.lc_trk_g2_7
 (28 10)  (316 282)  (316 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 282)  (320 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 282)  (321 282)  routing T_6_17.lc_trk_g2_0 <X> T_6_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 282)  (323 282)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_5
 (36 10)  (324 282)  (324 282)  LC_5 Logic Functioning bit
 (37 10)  (325 282)  (325 282)  LC_5 Logic Functioning bit
 (38 10)  (326 282)  (326 282)  LC_5 Logic Functioning bit
 (40 10)  (328 282)  (328 282)  LC_5 Logic Functioning bit
 (41 10)  (329 282)  (329 282)  LC_5 Logic Functioning bit
 (42 10)  (330 282)  (330 282)  LC_5 Logic Functioning bit
 (43 10)  (331 282)  (331 282)  LC_5 Logic Functioning bit
 (45 10)  (333 282)  (333 282)  LC_5 Logic Functioning bit
 (14 11)  (302 283)  (302 283)  routing T_6_17.sp4_h_r_44 <X> T_6_17.lc_trk_g2_4
 (15 11)  (303 283)  (303 283)  routing T_6_17.sp4_h_r_44 <X> T_6_17.lc_trk_g2_4
 (16 11)  (304 283)  (304 283)  routing T_6_17.sp4_h_r_44 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (309 283)  (309 283)  routing T_6_17.sp4_h_r_31 <X> T_6_17.lc_trk_g2_7
 (26 11)  (314 283)  (314 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 283)  (315 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 283)  (316 283)  routing T_6_17.lc_trk_g3_2 <X> T_6_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 283)  (317 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 283)  (321 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_5
 (35 11)  (323 283)  (323 283)  routing T_6_17.lc_trk_g2_7 <X> T_6_17.input_2_5
 (36 11)  (324 283)  (324 283)  LC_5 Logic Functioning bit
 (37 11)  (325 283)  (325 283)  LC_5 Logic Functioning bit
 (38 11)  (326 283)  (326 283)  LC_5 Logic Functioning bit
 (39 11)  (327 283)  (327 283)  LC_5 Logic Functioning bit
 (40 11)  (328 283)  (328 283)  LC_5 Logic Functioning bit
 (41 11)  (329 283)  (329 283)  LC_5 Logic Functioning bit
 (42 11)  (330 283)  (330 283)  LC_5 Logic Functioning bit
 (43 11)  (331 283)  (331 283)  LC_5 Logic Functioning bit
 (44 11)  (332 283)  (332 283)  LC_5 Logic Functioning bit
 (22 13)  (310 285)  (310 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 285)  (313 285)  routing T_6_17.sp4_r_v_b_42 <X> T_6_17.lc_trk_g3_2
 (0 14)  (288 286)  (288 286)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 286)  (289 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 287)  (288 287)  routing T_6_17.glb_netwk_6 <X> T_6_17.wire_logic_cluster/lc_7/s_r


LogicTile_7_17

 (11 0)  (353 272)  (353 272)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_v_b_2
 (13 0)  (355 272)  (355 272)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_v_b_2
 (9 1)  (351 273)  (351 273)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_1
 (8 5)  (350 277)  (350 277)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_4
 (10 5)  (352 277)  (352 277)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_4
 (4 12)  (346 284)  (346 284)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_9
 (6 12)  (348 284)  (348 284)  routing T_7_17.sp4_v_t_36 <X> T_7_17.sp4_v_b_9
 (5 14)  (347 286)  (347 286)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_l_44
 (11 14)  (353 286)  (353 286)  routing T_7_17.sp4_v_b_8 <X> T_7_17.sp4_v_t_46
 (6 15)  (348 287)  (348 287)  routing T_7_17.sp4_v_t_44 <X> T_7_17.sp4_h_l_44
 (12 15)  (354 287)  (354 287)  routing T_7_17.sp4_v_b_8 <X> T_7_17.sp4_v_t_46


RAM_Tile_8_17

 (8 10)  (404 282)  (404 282)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_l_42
 (9 10)  (405 282)  (405 282)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_l_42
 (10 10)  (406 282)  (406 282)  routing T_8_17.sp4_v_t_36 <X> T_8_17.sp4_h_l_42


LogicTile_10_17

 (14 5)  (506 277)  (506 277)  routing T_10_17.sp12_h_r_16 <X> T_10_17.lc_trk_g1_0
 (16 5)  (508 277)  (508 277)  routing T_10_17.sp12_h_r_16 <X> T_10_17.lc_trk_g1_0
 (17 5)  (509 277)  (509 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 6)  (513 278)  (513 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 278)  (515 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (24 6)  (516 278)  (516 278)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (47 6)  (539 278)  (539 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 279)  (513 279)  routing T_10_17.sp4_h_l_10 <X> T_10_17.lc_trk_g1_7
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g1_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 279)  (528 279)  LC_3 Logic Functioning bit
 (38 7)  (530 279)  (530 279)  LC_3 Logic Functioning bit
 (40 7)  (532 279)  (532 279)  LC_3 Logic Functioning bit
 (42 7)  (534 279)  (534 279)  LC_3 Logic Functioning bit
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5


LogicTile_13_17

 (11 10)  (665 282)  (665 282)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_t_45
 (13 10)  (667 282)  (667 282)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_t_45
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_v_t_45
 (8 14)  (662 286)  (662 286)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_h_l_47
 (10 14)  (664 286)  (664 286)  routing T_13_17.sp4_h_r_2 <X> T_13_17.sp4_h_l_47


LogicTile_15_17

 (3 13)  (765 285)  (765 285)  routing T_15_17.sp12_h_l_22 <X> T_15_17.sp12_h_r_1


LogicTile_16_17

 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 272)  (856 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (15 1)  (831 273)  (831 273)  routing T_16_17.bot_op_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (16 2)  (832 274)  (832 274)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 274)  (834 274)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g0_5
 (18 3)  (834 275)  (834 275)  routing T_16_17.sp4_v_b_13 <X> T_16_17.lc_trk_g0_5
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (14 7)  (830 279)  (830 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (15 7)  (831 279)  (831 279)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 279)  (849 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_3
 (34 7)  (850 279)  (850 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_3
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (51 7)  (867 279)  (867 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (21 8)  (837 280)  (837 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 280)  (840 280)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g2_3
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (825 281)  (825 281)  routing T_16_17.sp4_v_t_42 <X> T_16_17.sp4_v_b_7
 (14 9)  (830 281)  (830 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g2_7
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g3_3
 (21 13)  (837 285)  (837 285)  routing T_16_17.tnl_op_3 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 285)  (839 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2


LogicTile_17_17

 (21 0)  (895 272)  (895 272)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_2 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (13 3)  (887 275)  (887 275)  routing T_17_17.sp4_v_b_9 <X> T_17_17.sp4_h_l_39
 (14 4)  (888 276)  (888 276)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g1_0
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_v_b_17 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (48 6)  (922 278)  (922 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.input_2_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (51 7)  (925 279)  (925 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.bnl_op_1 <X> T_17_17.lc_trk_g3_1
 (10 13)  (884 285)  (884 285)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_b_10
 (18 13)  (892 285)  (892 285)  routing T_17_17.bnl_op_1 <X> T_17_17.lc_trk_g3_1
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (878 286)  (878 286)  routing T_17_17.sp4_v_b_9 <X> T_17_17.sp4_v_t_44
 (0 15)  (874 287)  (874 287)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (2 0)  (930 272)  (930 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 3)  (939 275)  (939 275)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_h_l_39


LogicTile_22_17

 (12 2)  (1156 274)  (1156 274)  routing T_22_17.sp4_v_b_2 <X> T_22_17.sp4_h_l_39


LogicTile_24_17

 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_v_t_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23


LogicTile_27_17

 (3 9)  (1405 281)  (1405 281)  routing T_27_17.sp12_h_l_22 <X> T_27_17.sp12_v_b_1


LogicTile_28_17

 (6 4)  (1462 276)  (1462 276)  routing T_28_17.sp4_v_t_37 <X> T_28_17.sp4_v_b_3
 (5 5)  (1461 277)  (1461 277)  routing T_28_17.sp4_v_t_37 <X> T_28_17.sp4_v_b_3


LogicTile_29_17

 (5 0)  (1515 272)  (1515 272)  routing T_29_17.sp4_v_t_37 <X> T_29_17.sp4_h_r_0
 (9 1)  (1519 273)  (1519 273)  routing T_29_17.sp4_v_t_40 <X> T_29_17.sp4_v_b_1
 (10 1)  (1520 273)  (1520 273)  routing T_29_17.sp4_v_t_40 <X> T_29_17.sp4_v_b_1
 (13 4)  (1523 276)  (1523 276)  routing T_29_17.sp4_v_t_40 <X> T_29_17.sp4_v_b_5


LogicTile_30_17

 (3 6)  (1567 278)  (1567 278)  routing T_30_17.sp12_v_b_0 <X> T_30_17.sp12_v_t_23


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_3 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 7)  (1739 279)  (1739 279)  routing T_33_17.span4_horz_37 <X> T_33_17.span4_vert_b_2
 (5 10)  (1731 282)  (1731 282)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g1_3
 (7 10)  (1733 282)  (1733 282)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 282)  (1734 282)  routing T_33_17.span4_vert_b_11 <X> T_33_17.lc_trk_g1_3


IO_Tile_0_16

 (6 0)  (11 256)  (11 256)  routing T_0_16.span12_horz_9 <X> T_0_16.lc_trk_g0_1
 (7 0)  (10 256)  (10 256)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 2)  (11 258)  (11 258)  routing T_0_16.span12_horz_11 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (12 4)  (5 260)  (5 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 260)  (4 260)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 261)  (5 261)  routing T_0_16.lc_trk_g1_7 <X> T_0_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (6 6)  (11 262)  (11 262)  routing T_0_16.span12_horz_23 <X> T_0_16.lc_trk_g0_7
 (7 6)  (10 262)  (10 262)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (9 263)  (9 263)  routing T_0_16.span12_horz_23 <X> T_0_16.lc_trk_g0_7
 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_7 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (6 14)  (11 270)  (11 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (7 14)  (10 270)  (10 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 270)  (9 270)  routing T_0_16.span4_horz_7 <X> T_0_16.lc_trk_g1_7
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_1_16

 (3 2)  (21 258)  (21 258)  routing T_1_16.sp12_h_r_0 <X> T_1_16.sp12_h_l_23
 (3 3)  (21 259)  (21 259)  routing T_1_16.sp12_h_r_0 <X> T_1_16.sp12_h_l_23


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (10 10)  (190 266)  (190 266)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_l_42


LogicTile_5_16

 (26 0)  (260 256)  (260 256)  routing T_5_16.lc_trk_g0_4 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (265 256)  (265 256)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 256)  (266 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 256)  (268 256)  routing T_5_16.lc_trk_g1_4 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 256)  (270 256)  LC_0 Logic Functioning bit
 (37 0)  (271 256)  (271 256)  LC_0 Logic Functioning bit
 (38 0)  (272 256)  (272 256)  LC_0 Logic Functioning bit
 (39 0)  (273 256)  (273 256)  LC_0 Logic Functioning bit
 (41 0)  (275 256)  (275 256)  LC_0 Logic Functioning bit
 (43 0)  (277 256)  (277 256)  LC_0 Logic Functioning bit
 (29 1)  (263 257)  (263 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 257)  (270 257)  LC_0 Logic Functioning bit
 (37 1)  (271 257)  (271 257)  LC_0 Logic Functioning bit
 (38 1)  (272 257)  (272 257)  LC_0 Logic Functioning bit
 (39 1)  (273 257)  (273 257)  LC_0 Logic Functioning bit
 (40 1)  (274 257)  (274 257)  LC_0 Logic Functioning bit
 (42 1)  (276 257)  (276 257)  LC_0 Logic Functioning bit
 (48 1)  (282 257)  (282 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 3)  (251 259)  (251 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 4)  (256 260)  (256 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (257 260)  (257 260)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3
 (21 5)  (255 261)  (255 261)  routing T_5_16.sp12_h_l_16 <X> T_5_16.lc_trk_g1_3
 (0 6)  (234 262)  (234 262)  routing T_5_16.glb_netwk_6 <X> T_5_16.glb2local_0
 (1 6)  (235 262)  (235 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (14 6)  (248 262)  (248 262)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g1_4
 (1 7)  (235 263)  (235 263)  routing T_5_16.glb_netwk_6 <X> T_5_16.glb2local_0
 (15 7)  (249 263)  (249 263)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g1_4
 (16 7)  (250 263)  (250 263)  routing T_5_16.sp4_h_l_1 <X> T_5_16.lc_trk_g1_4
 (17 7)  (251 263)  (251 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (31 10)  (265 266)  (265 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 266)  (266 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 266)  (267 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 266)  (268 266)  routing T_5_16.lc_trk_g3_5 <X> T_5_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 266)  (274 266)  LC_5 Logic Functioning bit
 (41 10)  (275 266)  (275 266)  LC_5 Logic Functioning bit
 (42 10)  (276 266)  (276 266)  LC_5 Logic Functioning bit
 (43 10)  (277 266)  (277 266)  LC_5 Logic Functioning bit
 (48 10)  (282 266)  (282 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (40 11)  (274 267)  (274 267)  LC_5 Logic Functioning bit
 (41 11)  (275 267)  (275 267)  LC_5 Logic Functioning bit
 (42 11)  (276 267)  (276 267)  LC_5 Logic Functioning bit
 (43 11)  (277 267)  (277 267)  LC_5 Logic Functioning bit
 (37 12)  (271 268)  (271 268)  LC_6 Logic Functioning bit
 (39 12)  (273 268)  (273 268)  LC_6 Logic Functioning bit
 (40 12)  (274 268)  (274 268)  LC_6 Logic Functioning bit
 (42 12)  (276 268)  (276 268)  LC_6 Logic Functioning bit
 (48 12)  (282 268)  (282 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (260 269)  (260 269)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 269)  (261 269)  routing T_5_16.lc_trk_g1_3 <X> T_5_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 269)  (263 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 269)  (270 269)  LC_6 Logic Functioning bit
 (38 13)  (272 269)  (272 269)  LC_6 Logic Functioning bit
 (41 13)  (275 269)  (275 269)  LC_6 Logic Functioning bit
 (43 13)  (277 269)  (277 269)  LC_6 Logic Functioning bit
 (15 14)  (249 270)  (249 270)  routing T_5_16.rgt_op_5 <X> T_5_16.lc_trk_g3_5
 (17 14)  (251 270)  (251 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (252 270)  (252 270)  routing T_5_16.rgt_op_5 <X> T_5_16.lc_trk_g3_5


LogicTile_6_16

 (0 2)  (288 258)  (288 258)  routing T_6_16.glb_netwk_2 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 260)  (289 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 261)  (288 261)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (316 266)  (316 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 266)  (317 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 266)  (318 266)  routing T_6_16.lc_trk_g2_4 <X> T_6_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 266)  (322 266)  routing T_6_16.lc_trk_g3_5 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 266)  (323 266)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.input_2_5
 (36 10)  (324 266)  (324 266)  LC_5 Logic Functioning bit
 (37 10)  (325 266)  (325 266)  LC_5 Logic Functioning bit
 (38 10)  (326 266)  (326 266)  LC_5 Logic Functioning bit
 (40 10)  (328 266)  (328 266)  LC_5 Logic Functioning bit
 (41 10)  (329 266)  (329 266)  LC_5 Logic Functioning bit
 (42 10)  (330 266)  (330 266)  LC_5 Logic Functioning bit
 (43 10)  (331 266)  (331 266)  LC_5 Logic Functioning bit
 (45 10)  (333 266)  (333 266)  LC_5 Logic Functioning bit
 (8 11)  (296 267)  (296 267)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_t_42
 (9 11)  (297 267)  (297 267)  routing T_6_16.sp4_h_r_7 <X> T_6_16.sp4_v_t_42
 (17 11)  (305 267)  (305 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (314 267)  (314 267)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (315 267)  (315 267)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 267)  (316 267)  routing T_6_16.lc_trk_g3_2 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 267)  (320 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 267)  (321 267)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.input_2_5
 (35 11)  (323 267)  (323 267)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.input_2_5
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (37 11)  (325 267)  (325 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (39 11)  (327 267)  (327 267)  LC_5 Logic Functioning bit
 (40 11)  (328 267)  (328 267)  LC_5 Logic Functioning bit
 (41 11)  (329 267)  (329 267)  LC_5 Logic Functioning bit
 (42 11)  (330 267)  (330 267)  LC_5 Logic Functioning bit
 (43 11)  (331 267)  (331 267)  LC_5 Logic Functioning bit
 (44 11)  (332 267)  (332 267)  LC_5 Logic Functioning bit
 (25 12)  (313 268)  (313 268)  routing T_6_16.sp4_h_r_42 <X> T_6_16.lc_trk_g3_2
 (22 13)  (310 269)  (310 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (311 269)  (311 269)  routing T_6_16.sp4_h_r_42 <X> T_6_16.lc_trk_g3_2
 (24 13)  (312 269)  (312 269)  routing T_6_16.sp4_h_r_42 <X> T_6_16.lc_trk_g3_2
 (25 13)  (313 269)  (313 269)  routing T_6_16.sp4_h_r_42 <X> T_6_16.lc_trk_g3_2
 (0 14)  (288 270)  (288 270)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 270)  (289 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (305 270)  (305 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (288 271)  (288 271)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r


LogicTile_7_16

 (26 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (370 258)  (370 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 258)  (372 258)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 258)  (373 258)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 258)  (376 258)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (38 2)  (380 258)  (380 258)  LC_1 Logic Functioning bit
 (39 2)  (381 258)  (381 258)  LC_1 Logic Functioning bit
 (41 2)  (383 258)  (383 258)  LC_1 Logic Functioning bit
 (43 2)  (385 258)  (385 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (369 259)  (369 259)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 259)  (370 259)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 259)  (371 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 259)  (373 259)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 259)  (378 259)  LC_1 Logic Functioning bit
 (38 3)  (380 259)  (380 259)  LC_1 Logic Functioning bit
 (21 6)  (363 262)  (363 262)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (22 6)  (364 262)  (364 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 262)  (366 262)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (21 7)  (363 263)  (363 263)  routing T_7_16.sp12_h_l_4 <X> T_7_16.lc_trk_g1_7
 (8 10)  (350 266)  (350 266)  routing T_7_16.sp4_v_t_42 <X> T_7_16.sp4_h_l_42
 (9 10)  (351 266)  (351 266)  routing T_7_16.sp4_v_t_42 <X> T_7_16.sp4_h_l_42
 (15 11)  (357 267)  (357 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (8 13)  (350 269)  (350 269)  routing T_7_16.sp4_v_t_42 <X> T_7_16.sp4_v_b_10
 (10 13)  (352 269)  (352 269)  routing T_7_16.sp4_v_t_42 <X> T_7_16.sp4_v_b_10
 (14 15)  (356 271)  (356 271)  routing T_7_16.sp12_v_b_20 <X> T_7_16.lc_trk_g3_4
 (16 15)  (358 271)  (358 271)  routing T_7_16.sp12_v_b_20 <X> T_7_16.lc_trk_g3_4
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


RAM_Tile_8_16

 (8 2)  (404 258)  (404 258)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_h_l_36
 (3 3)  (399 259)  (399 259)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_l_23
 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (3 5)  (399 261)  (399 261)  routing T_8_16.sp12_v_b_0 <X> T_8_16.sp12_h_r_0
 (11 12)  (407 268)  (407 268)  routing T_8_16.sp4_v_t_45 <X> T_8_16.sp4_v_b_11
 (12 13)  (408 269)  (408 269)  routing T_8_16.sp4_v_t_45 <X> T_8_16.sp4_v_b_11


LogicTile_9_16

 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp12_h_l_16 <X> T_9_16.lc_trk_g0_3
 (25 0)  (463 256)  (463 256)  routing T_9_16.sp4_v_b_10 <X> T_9_16.lc_trk_g0_2
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 256)  (466 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 256)  (468 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (51 0)  (489 256)  (489 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (21 1)  (459 257)  (459 257)  routing T_9_16.sp12_h_l_16 <X> T_9_16.lc_trk_g0_3
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 257)  (461 257)  routing T_9_16.sp4_v_b_10 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp4_v_b_10 <X> T_9_16.lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (474 257)  (474 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (25 14)  (463 270)  (463 270)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 271)  (461 271)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6
 (25 15)  (463 271)  (463 271)  routing T_9_16.sp4_v_b_38 <X> T_9_16.lc_trk_g3_6


LogicTile_12_16

 (8 2)  (608 258)  (608 258)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_h_l_36


LogicTile_13_16

 (3 2)  (657 258)  (657 258)  routing T_13_16.sp12_h_r_0 <X> T_13_16.sp12_h_l_23
 (3 3)  (657 259)  (657 259)  routing T_13_16.sp12_h_r_0 <X> T_13_16.sp12_h_l_23


LogicTile_14_16

 (3 1)  (711 257)  (711 257)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_b_0
 (3 12)  (711 268)  (711 268)  routing T_14_16.sp12_v_t_22 <X> T_14_16.sp12_h_r_1


LogicTile_15_16

 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_2 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (777 258)  (777 258)  routing T_15_16.sp4_h_r_5 <X> T_15_16.lc_trk_g0_5
 (16 2)  (778 258)  (778 258)  routing T_15_16.sp4_h_r_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (780 259)  (780 259)  routing T_15_16.sp4_h_r_5 <X> T_15_16.lc_trk_g0_5
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_4 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (815 260)  (815 260)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (47 5)  (809 261)  (809 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (813 261)  (813 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 262)  (785 262)  routing T_15_16.sp12_h_l_12 <X> T_15_16.lc_trk_g1_7
 (26 8)  (788 264)  (788 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (15 9)  (777 265)  (777 265)  routing T_15_16.tnr_op_0 <X> T_15_16.lc_trk_g2_0
 (17 9)  (779 265)  (779 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_4
 (53 9)  (815 265)  (815 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (18 11)  (780 267)  (780 267)  routing T_15_16.sp4_r_v_b_37 <X> T_15_16.lc_trk_g2_5
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 267)  (785 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.sp4_h_r_30 <X> T_15_16.lc_trk_g2_6
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (52 11)  (814 267)  (814 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (776 268)  (776 268)  routing T_15_16.rgt_op_0 <X> T_15_16.lc_trk_g3_0
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (15 13)  (777 269)  (777 269)  routing T_15_16.rgt_op_0 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 270)  (785 270)  routing T_15_16.sp12_v_b_23 <X> T_15_16.lc_trk_g3_7
 (15 15)  (777 271)  (777 271)  routing T_15_16.tnr_op_4 <X> T_15_16.lc_trk_g3_4
 (17 15)  (779 271)  (779 271)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (21 15)  (783 271)  (783 271)  routing T_15_16.sp12_v_b_23 <X> T_15_16.lc_trk_g3_7


LogicTile_16_16

 (21 0)  (837 256)  (837 256)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 256)  (851 256)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_0
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (41 0)  (857 256)  (857 256)  LC_0 Logic Functioning bit
 (43 0)  (859 256)  (859 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 257)  (848 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (851 257)  (851 257)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.input_2_0
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (48 1)  (864 257)  (864 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_2 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (819 258)  (819 258)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23
 (4 2)  (820 258)  (820 258)  routing T_16_16.sp4_v_b_0 <X> T_16_16.sp4_v_t_37
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (42 2)  (858 258)  (858 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (3 3)  (819 259)  (819 259)  routing T_16_16.sp12_h_r_0 <X> T_16_16.sp12_h_l_23
 (15 3)  (831 259)  (831 259)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 259)  (839 259)  routing T_16_16.sp4_v_b_22 <X> T_16_16.lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.sp4_v_b_22 <X> T_16_16.lc_trk_g0_6
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.input_2_1
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (19 4)  (835 260)  (835 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (14 6)  (830 262)  (830 262)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g1_4
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.bot_op_7 <X> T_16_16.lc_trk_g1_7
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (50 6)  (866 262)  (866 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (831 263)  (831 263)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (53 7)  (869 263)  (869 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 264)  (834 264)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g2_1
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (816 271)  (816 271)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (6 0)  (880 256)  (880 256)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_v_t_44 <X> T_17_16.sp4_v_b_0
 (27 2)  (901 258)  (901 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (52 2)  (926 258)  (926 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g1_7 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (39 3)  (913 259)  (913 259)  LC_1 Logic Functioning bit
 (41 3)  (915 259)  (915 259)  LC_1 Logic Functioning bit
 (43 3)  (917 259)  (917 259)  LC_1 Logic Functioning bit
 (3 4)  (877 260)  (877 260)  routing T_17_16.sp12_v_t_23 <X> T_17_16.sp12_h_r_0
 (22 6)  (896 262)  (896 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 262)  (898 262)  routing T_17_16.bot_op_7 <X> T_17_16.lc_trk_g1_7
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_v_t_30 <X> T_17_16.lc_trk_g2_3
 (6 11)  (880 267)  (880 267)  routing T_17_16.sp4_h_r_6 <X> T_17_16.sp4_h_l_43
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1


LogicTile_19_16

 (4 6)  (986 262)  (986 262)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_38
 (12 6)  (994 262)  (994 262)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40
 (5 7)  (987 263)  (987 263)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_v_t_38
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_v_t_40 <X> T_19_16.sp4_h_l_40


LogicTile_20_16

 (3 6)  (1039 262)  (1039 262)  routing T_20_16.sp12_v_b_0 <X> T_20_16.sp12_v_t_23
 (19 15)  (1055 271)  (1055 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_16

 (4 11)  (1094 267)  (1094 267)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_h_l_43
 (6 11)  (1096 267)  (1096 267)  routing T_21_16.sp4_h_r_10 <X> T_21_16.sp4_h_l_43


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_16

 (2 10)  (1200 266)  (1200 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


RAM_Tile_25_16

 (3 2)  (1309 258)  (1309 258)  routing T_25_16.sp12_h_r_0 <X> T_25_16.sp12_h_l_23
 (3 3)  (1309 259)  (1309 259)  routing T_25_16.sp12_h_r_0 <X> T_25_16.sp12_h_l_23
 (8 14)  (1314 270)  (1314 270)  routing T_25_16.sp4_h_r_2 <X> T_25_16.sp4_h_l_47
 (10 14)  (1316 270)  (1316 270)  routing T_25_16.sp4_h_r_2 <X> T_25_16.sp4_h_l_47


LogicTile_26_16

 (8 4)  (1356 260)  (1356 260)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_h_r_4
 (10 4)  (1358 260)  (1358 260)  routing T_26_16.sp4_h_l_45 <X> T_26_16.sp4_h_r_4


LogicTile_27_16

 (22 2)  (1424 258)  (1424 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 12)  (1402 268)  (1402 268)  routing T_27_16.glb_netwk_2 <X> T_27_16.glb2local_3
 (1 12)  (1403 268)  (1403 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_2 glb2local_3
 (31 12)  (1433 268)  (1433 268)  routing T_27_16.lc_trk_g0_7 <X> T_27_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1434 268)  (1434 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1438 268)  (1438 268)  LC_6 Logic Functioning bit
 (37 12)  (1439 268)  (1439 268)  LC_6 Logic Functioning bit
 (38 12)  (1440 268)  (1440 268)  LC_6 Logic Functioning bit
 (39 12)  (1441 268)  (1441 268)  LC_6 Logic Functioning bit
 (47 12)  (1449 268)  (1449 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (1454 268)  (1454 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (31 13)  (1433 269)  (1433 269)  routing T_27_16.lc_trk_g0_7 <X> T_27_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1438 269)  (1438 269)  LC_6 Logic Functioning bit
 (37 13)  (1439 269)  (1439 269)  LC_6 Logic Functioning bit
 (38 13)  (1440 269)  (1440 269)  LC_6 Logic Functioning bit
 (39 13)  (1441 269)  (1441 269)  LC_6 Logic Functioning bit


LogicTile_28_16

 (0 2)  (1456 258)  (1456 258)  routing T_28_16.glb_netwk_2 <X> T_28_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 258)  (1458 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (1 4)  (1457 260)  (1457 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 261)  (1456 261)  routing T_28_16.glb_netwk_3 <X> T_28_16.wire_logic_cluster/lc_7/cen
 (9 5)  (1465 261)  (1465 261)  routing T_28_16.sp4_v_t_41 <X> T_28_16.sp4_v_b_4
 (28 8)  (1484 264)  (1484 264)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 264)  (1485 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 264)  (1486 264)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 264)  (1488 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 264)  (1489 264)  routing T_28_16.lc_trk_g3_0 <X> T_28_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 264)  (1490 264)  routing T_28_16.lc_trk_g3_0 <X> T_28_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 264)  (1492 264)  LC_4 Logic Functioning bit
 (37 8)  (1493 264)  (1493 264)  LC_4 Logic Functioning bit
 (38 8)  (1494 264)  (1494 264)  LC_4 Logic Functioning bit
 (39 8)  (1495 264)  (1495 264)  LC_4 Logic Functioning bit
 (40 8)  (1496 264)  (1496 264)  LC_4 Logic Functioning bit
 (41 8)  (1497 264)  (1497 264)  LC_4 Logic Functioning bit
 (42 8)  (1498 264)  (1498 264)  LC_4 Logic Functioning bit
 (43 8)  (1499 264)  (1499 264)  LC_4 Logic Functioning bit
 (45 8)  (1501 264)  (1501 264)  LC_4 Logic Functioning bit
 (22 9)  (1478 265)  (1478 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1479 265)  (1479 265)  routing T_28_16.sp4_v_b_42 <X> T_28_16.lc_trk_g2_2
 (24 9)  (1480 265)  (1480 265)  routing T_28_16.sp4_v_b_42 <X> T_28_16.lc_trk_g2_2
 (26 9)  (1482 265)  (1482 265)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1483 265)  (1483 265)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1484 265)  (1484 265)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 265)  (1485 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1486 265)  (1486 265)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1488 265)  (1488 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1489 265)  (1489 265)  routing T_28_16.lc_trk_g2_2 <X> T_28_16.input_2_4
 (35 9)  (1491 265)  (1491 265)  routing T_28_16.lc_trk_g2_2 <X> T_28_16.input_2_4
 (36 9)  (1492 265)  (1492 265)  LC_4 Logic Functioning bit
 (37 9)  (1493 265)  (1493 265)  LC_4 Logic Functioning bit
 (38 9)  (1494 265)  (1494 265)  LC_4 Logic Functioning bit
 (40 9)  (1496 265)  (1496 265)  LC_4 Logic Functioning bit
 (41 9)  (1497 265)  (1497 265)  LC_4 Logic Functioning bit
 (42 9)  (1498 265)  (1498 265)  LC_4 Logic Functioning bit
 (43 9)  (1499 265)  (1499 265)  LC_4 Logic Functioning bit
 (44 9)  (1500 265)  (1500 265)  LC_4 Logic Functioning bit
 (21 10)  (1477 266)  (1477 266)  routing T_28_16.sp4_h_r_39 <X> T_28_16.lc_trk_g2_7
 (22 10)  (1478 266)  (1478 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1479 266)  (1479 266)  routing T_28_16.sp4_h_r_39 <X> T_28_16.lc_trk_g2_7
 (24 10)  (1480 266)  (1480 266)  routing T_28_16.sp4_h_r_39 <X> T_28_16.lc_trk_g2_7
 (17 11)  (1473 267)  (1473 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (1478 268)  (1478 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 268)  (1479 268)  routing T_28_16.sp12_v_b_11 <X> T_28_16.lc_trk_g3_3
 (17 13)  (1473 269)  (1473 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1478 269)  (1478 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1479 269)  (1479 269)  routing T_28_16.sp4_v_b_42 <X> T_28_16.lc_trk_g3_2
 (24 13)  (1480 269)  (1480 269)  routing T_28_16.sp4_v_b_42 <X> T_28_16.lc_trk_g3_2
 (0 14)  (1456 270)  (1456 270)  routing T_28_16.glb_netwk_6 <X> T_28_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 270)  (1457 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (1482 270)  (1482 270)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (1484 270)  (1484 270)  routing T_28_16.lc_trk_g2_4 <X> T_28_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 270)  (1485 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 270)  (1486 270)  routing T_28_16.lc_trk_g2_4 <X> T_28_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 270)  (1488 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 270)  (1489 270)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 270)  (1490 270)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 270)  (1492 270)  LC_7 Logic Functioning bit
 (37 14)  (1493 270)  (1493 270)  LC_7 Logic Functioning bit
 (38 14)  (1494 270)  (1494 270)  LC_7 Logic Functioning bit
 (39 14)  (1495 270)  (1495 270)  LC_7 Logic Functioning bit
 (40 14)  (1496 270)  (1496 270)  LC_7 Logic Functioning bit
 (41 14)  (1497 270)  (1497 270)  LC_7 Logic Functioning bit
 (42 14)  (1498 270)  (1498 270)  LC_7 Logic Functioning bit
 (43 14)  (1499 270)  (1499 270)  LC_7 Logic Functioning bit
 (45 14)  (1501 270)  (1501 270)  LC_7 Logic Functioning bit
 (0 15)  (1456 271)  (1456 271)  routing T_28_16.glb_netwk_6 <X> T_28_16.wire_logic_cluster/lc_7/s_r
 (26 15)  (1482 271)  (1482 271)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 271)  (1484 271)  routing T_28_16.lc_trk_g2_7 <X> T_28_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 271)  (1485 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1487 271)  (1487 271)  routing T_28_16.lc_trk_g3_3 <X> T_28_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1488 271)  (1488 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1489 271)  (1489 271)  routing T_28_16.lc_trk_g3_2 <X> T_28_16.input_2_7
 (34 15)  (1490 271)  (1490 271)  routing T_28_16.lc_trk_g3_2 <X> T_28_16.input_2_7
 (35 15)  (1491 271)  (1491 271)  routing T_28_16.lc_trk_g3_2 <X> T_28_16.input_2_7
 (36 15)  (1492 271)  (1492 271)  LC_7 Logic Functioning bit
 (37 15)  (1493 271)  (1493 271)  LC_7 Logic Functioning bit
 (39 15)  (1495 271)  (1495 271)  LC_7 Logic Functioning bit
 (40 15)  (1496 271)  (1496 271)  LC_7 Logic Functioning bit
 (41 15)  (1497 271)  (1497 271)  LC_7 Logic Functioning bit
 (42 15)  (1498 271)  (1498 271)  LC_7 Logic Functioning bit
 (43 15)  (1499 271)  (1499 271)  LC_7 Logic Functioning bit
 (44 15)  (1500 271)  (1500 271)  LC_7 Logic Functioning bit


LogicTile_29_16

 (9 0)  (1519 256)  (1519 256)  routing T_29_16.sp4_v_t_36 <X> T_29_16.sp4_h_r_1
 (13 0)  (1523 256)  (1523 256)  routing T_29_16.sp4_v_t_39 <X> T_29_16.sp4_v_b_2
 (12 2)  (1522 258)  (1522 258)  routing T_29_16.sp4_v_t_39 <X> T_29_16.sp4_h_l_39
 (11 3)  (1521 259)  (1521 259)  routing T_29_16.sp4_v_t_39 <X> T_29_16.sp4_h_l_39
 (3 5)  (1513 261)  (1513 261)  routing T_29_16.sp12_h_l_23 <X> T_29_16.sp12_h_r_0


LogicTile_30_16

 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_v_b_0 <X> T_30_16.sp12_h_l_23
 (9 8)  (1573 264)  (1573 264)  routing T_30_16.sp4_h_l_41 <X> T_30_16.sp4_h_r_7
 (10 8)  (1574 264)  (1574 264)  routing T_30_16.sp4_h_l_41 <X> T_30_16.sp4_h_r_7


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (13 3)  (1739 259)  (1739 259)  routing T_33_16.span4_horz_31 <X> T_33_16.span4_vert_b_1
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (10 4)  (1736 260)  (1736 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 260)  (1738 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (6 6)  (1732 262)  (1732 262)  routing T_33_16.span12_horz_15 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 268)  (1730 268)  routing T_33_16.span4_horz_36 <X> T_33_16.lc_trk_g1_4
 (5 13)  (1731 269)  (1731 269)  routing T_33_16.span4_horz_36 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span4_horz_36 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span12_horz_7 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (1734 270)  (1734 270)  routing T_33_16.span12_horz_7 <X> T_33_16.lc_trk_g1_7
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit
 (8 15)  (1734 271)  (1734 271)  routing T_33_16.span12_horz_7 <X> T_33_16.lc_trk_g1_7


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (13 3)  (4 243)  (4 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (14 3)  (3 243)  (3 243)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_b_1
 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0

 (11 6)  (6 246)  (6 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (12 6)  (5 246)  (5 246)  routing T_0_15.span4_horz_13 <X> T_0_15.span4_vert_t_14
 (11 12)  (6 252)  (6 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15
 (12 12)  (5 252)  (5 252)  routing T_0_15.span4_horz_19 <X> T_0_15.span4_vert_t_15


LogicTile_3_15

 (4 3)  (130 243)  (130 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (6 3)  (132 243)  (132 243)  routing T_3_15.sp4_h_r_4 <X> T_3_15.sp4_h_l_37
 (5 10)  (131 250)  (131 250)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43
 (4 11)  (130 251)  (130 251)  routing T_3_15.sp4_h_r_3 <X> T_3_15.sp4_h_l_43


LogicTile_4_15

 (19 2)  (199 242)  (199 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (10 10)  (190 250)  (190 250)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_l_42
 (19 15)  (199 255)  (199 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_15

 (26 2)  (260 242)  (260 242)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (37 2)  (271 242)  (271 242)  LC_1 Logic Functioning bit
 (39 2)  (273 242)  (273 242)  LC_1 Logic Functioning bit
 (40 2)  (274 242)  (274 242)  LC_1 Logic Functioning bit
 (42 2)  (276 242)  (276 242)  LC_1 Logic Functioning bit
 (52 2)  (286 242)  (286 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (261 243)  (261 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 243)  (262 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 243)  (263 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 243)  (270 243)  LC_1 Logic Functioning bit
 (38 3)  (272 243)  (272 243)  LC_1 Logic Functioning bit
 (41 3)  (275 243)  (275 243)  LC_1 Logic Functioning bit
 (43 3)  (277 243)  (277 243)  LC_1 Logic Functioning bit
 (4 5)  (238 245)  (238 245)  routing T_5_15.sp4_v_t_47 <X> T_5_15.sp4_h_r_3
 (14 14)  (248 254)  (248 254)  routing T_5_15.rgt_op_4 <X> T_5_15.lc_trk_g3_4
 (15 15)  (249 255)  (249 255)  routing T_5_15.rgt_op_4 <X> T_5_15.lc_trk_g3_4
 (17 15)  (251 255)  (251 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_15

 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (309 241)  (309 241)  routing T_6_15.sp4_r_v_b_32 <X> T_6_15.lc_trk_g0_3
 (22 1)  (310 241)  (310 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (288 242)  (288 242)  routing T_6_15.glb_netwk_2 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (290 242)  (290 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 244)  (289 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 245)  (288 245)  routing T_6_15.glb_netwk_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (14 7)  (302 247)  (302 247)  routing T_6_15.sp4_r_v_b_28 <X> T_6_15.lc_trk_g1_4
 (17 7)  (305 247)  (305 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (314 248)  (314 248)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 248)  (317 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 248)  (319 248)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 248)  (320 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 248)  (322 248)  routing T_6_15.lc_trk_g1_4 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 248)  (324 248)  LC_4 Logic Functioning bit
 (37 8)  (325 248)  (325 248)  LC_4 Logic Functioning bit
 (38 8)  (326 248)  (326 248)  LC_4 Logic Functioning bit
 (39 8)  (327 248)  (327 248)  LC_4 Logic Functioning bit
 (40 8)  (328 248)  (328 248)  LC_4 Logic Functioning bit
 (41 8)  (329 248)  (329 248)  LC_4 Logic Functioning bit
 (42 8)  (330 248)  (330 248)  LC_4 Logic Functioning bit
 (43 8)  (331 248)  (331 248)  LC_4 Logic Functioning bit
 (45 8)  (333 248)  (333 248)  LC_4 Logic Functioning bit
 (26 9)  (314 249)  (314 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 249)  (315 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 249)  (316 249)  routing T_6_15.lc_trk_g3_7 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 249)  (317 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 249)  (318 249)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 249)  (320 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (323 249)  (323 249)  routing T_6_15.lc_trk_g0_2 <X> T_6_15.input_2_4
 (36 9)  (324 249)  (324 249)  LC_4 Logic Functioning bit
 (37 9)  (325 249)  (325 249)  LC_4 Logic Functioning bit
 (38 9)  (326 249)  (326 249)  LC_4 Logic Functioning bit
 (39 9)  (327 249)  (327 249)  LC_4 Logic Functioning bit
 (40 9)  (328 249)  (328 249)  LC_4 Logic Functioning bit
 (42 9)  (330 249)  (330 249)  LC_4 Logic Functioning bit
 (43 9)  (331 249)  (331 249)  LC_4 Logic Functioning bit
 (44 9)  (332 249)  (332 249)  LC_4 Logic Functioning bit
 (0 14)  (288 254)  (288 254)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 254)  (289 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 254)  (310 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (288 255)  (288 255)  routing T_6_15.glb_netwk_6 <X> T_6_15.wire_logic_cluster/lc_7/s_r


LogicTile_7_15

 (3 0)  (345 240)  (345 240)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_b_0
 (3 1)  (345 241)  (345 241)  routing T_7_15.sp12_h_r_0 <X> T_7_15.sp12_v_b_0
 (8 6)  (350 246)  (350 246)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_h_l_41
 (4 14)  (346 254)  (346 254)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44
 (6 14)  (348 254)  (348 254)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44
 (5 15)  (347 255)  (347 255)  routing T_7_15.sp4_h_r_3 <X> T_7_15.sp4_v_t_44


RAM_Tile_8_15

 (19 15)  (415 255)  (415 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_15

 (4 4)  (442 244)  (442 244)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_3
 (5 5)  (443 245)  (443 245)  routing T_9_15.sp4_h_l_38 <X> T_9_15.sp4_v_b_3


LogicTile_11_15

 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_v_t_23
 (9 6)  (555 246)  (555 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41
 (10 6)  (556 246)  (556 246)  routing T_11_15.sp4_h_r_1 <X> T_11_15.sp4_h_l_41


LogicTile_12_15

 (19 13)  (619 253)  (619 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_15

 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (19 15)  (673 255)  (673 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_15

 (3 0)  (711 240)  (711 240)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_v_b_0
 (3 2)  (711 242)  (711 242)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23
 (3 3)  (711 243)  (711 243)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_h_l_23


LogicTile_15_15

 (9 0)  (771 240)  (771 240)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_h_r_1
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp12_h_r_8 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_2 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (17 2)  (779 242)  (779 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 242)  (780 242)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (18 3)  (780 243)  (780 243)  routing T_15_15.bnr_op_5 <X> T_15_15.lc_trk_g0_5
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (765 245)  (765 245)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_h_r_0
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (53 5)  (815 245)  (815 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (765 246)  (765 246)  routing T_15_15.sp12_v_b_0 <X> T_15_15.sp12_v_t_23
 (19 9)  (781 249)  (781 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_r_v_b_47 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (14 0)  (830 240)  (830 240)  routing T_16_15.sp4_v_b_8 <X> T_16_15.lc_trk_g0_0
 (19 0)  (835 240)  (835 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 240)  (839 240)  routing T_16_15.sp12_h_r_11 <X> T_16_15.lc_trk_g0_3
 (25 0)  (841 240)  (841 240)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g0_2
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 240)  (856 240)  LC_0 Logic Functioning bit
 (42 0)  (858 240)  (858 240)  LC_0 Logic Functioning bit
 (14 1)  (830 241)  (830 241)  routing T_16_15.sp4_v_b_8 <X> T_16_15.lc_trk_g0_0
 (16 1)  (832 241)  (832 241)  routing T_16_15.sp4_v_b_8 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (840 241)  (840 241)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g0_2
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_2 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (6 2)  (822 242)  (822 242)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_v_t_37
 (5 3)  (821 243)  (821 243)  routing T_16_15.sp4_v_b_9 <X> T_16_15.sp4_v_t_37
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.sp4_r_v_b_30 <X> T_16_15.lc_trk_g0_6
 (14 5)  (830 245)  (830 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (26 7)  (842 247)  (842 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (11 8)  (827 248)  (827 248)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_v_b_8
 (21 8)  (837 248)  (837 248)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (840 248)  (840 248)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 249)  (837 249)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g2_3
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (53 9)  (869 249)  (869 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (829 250)  (829 250)  routing T_16_15.sp4_v_b_8 <X> T_16_15.sp4_v_t_45
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (4 12)  (820 252)  (820 252)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_9
 (6 12)  (822 252)  (822 252)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_9
 (21 12)  (837 252)  (837 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 252)  (840 252)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (5 13)  (821 253)  (821 253)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_b_9
 (21 13)  (837 253)  (837 253)  routing T_16_15.sp12_v_t_0 <X> T_16_15.lc_trk_g3_3
 (21 14)  (837 254)  (837 254)  routing T_16_15.sp4_v_t_18 <X> T_16_15.lc_trk_g3_7
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_t_18 <X> T_16_15.lc_trk_g3_7
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (14 15)  (830 255)  (830 255)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g3_4
 (15 15)  (831 255)  (831 255)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_7/in_3


LogicTile_17_15

 (14 0)  (888 240)  (888 240)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (21 0)  (895 240)  (895 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 240)  (898 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (15 1)  (889 241)  (889 241)  routing T_17_15.lft_op_0 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_2 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (21 2)  (895 242)  (895 242)  routing T_17_15.lft_op_7 <X> T_17_15.lc_trk_g0_7
 (22 2)  (896 242)  (896 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 242)  (898 242)  routing T_17_15.lft_op_7 <X> T_17_15.lc_trk_g0_7
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 248)  (897 248)  routing T_17_15.sp12_v_b_11 <X> T_17_15.lc_trk_g2_3
 (21 10)  (895 250)  (895 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 250)  (899 250)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g2_6
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (15 12)  (889 252)  (889 252)  routing T_17_15.sp4_h_r_25 <X> T_17_15.lc_trk_g3_1
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_h_r_25 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (900 252)  (900 252)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 252)  (910 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (41 12)  (915 252)  (915 252)  LC_6 Logic Functioning bit
 (43 12)  (917 252)  (917 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (48 12)  (922 252)  (922 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_h_r_25 <X> T_17_15.lc_trk_g3_1
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 253)  (902 253)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (40 13)  (914 253)  (914 253)  LC_6 Logic Functioning bit
 (41 13)  (915 253)  (915 253)  LC_6 Logic Functioning bit
 (42 13)  (916 253)  (916 253)  LC_6 Logic Functioning bit
 (43 13)  (917 253)  (917 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 254)  (907 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 254)  (909 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (45 14)  (919 254)  (919 254)  LC_7 Logic Functioning bit
 (51 14)  (925 254)  (925 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (926 254)  (926 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (874 255)  (874 255)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (19 15)  (893 255)  (893 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 255)  (906 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 255)  (907 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (35 15)  (909 255)  (909 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_7
 (36 15)  (910 255)  (910 255)  LC_7 Logic Functioning bit
 (40 15)  (914 255)  (914 255)  LC_7 Logic Functioning bit
 (42 15)  (916 255)  (916 255)  LC_7 Logic Functioning bit
 (43 15)  (917 255)  (917 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (3 3)  (931 243)  (931 243)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_h_l_23


LogicTile_22_15

 (14 2)  (1158 242)  (1158 242)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (15 3)  (1159 243)  (1159 243)  routing T_22_15.sp12_h_l_3 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (48 12)  (1192 252)  (1192 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (1159 253)  (1159 253)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g3_0
 (16 13)  (1160 253)  (1160 253)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g3_0
 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (42 13)  (1186 253)  (1186 253)  LC_6 Logic Functioning bit
 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp12_v_b_20 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp12_v_b_20 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 6)  (1351 246)  (1351 246)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23
 (3 7)  (1351 247)  (1351 247)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_v_t_23


LogicTile_28_15

 (31 2)  (1487 242)  (1487 242)  routing T_28_15.lc_trk_g0_4 <X> T_28_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 242)  (1488 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1496 242)  (1496 242)  LC_1 Logic Functioning bit
 (41 2)  (1497 242)  (1497 242)  LC_1 Logic Functioning bit
 (42 2)  (1498 242)  (1498 242)  LC_1 Logic Functioning bit
 (43 2)  (1499 242)  (1499 242)  LC_1 Logic Functioning bit
 (14 3)  (1470 243)  (1470 243)  routing T_28_15.top_op_4 <X> T_28_15.lc_trk_g0_4
 (15 3)  (1471 243)  (1471 243)  routing T_28_15.top_op_4 <X> T_28_15.lc_trk_g0_4
 (17 3)  (1473 243)  (1473 243)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (1496 243)  (1496 243)  LC_1 Logic Functioning bit
 (41 3)  (1497 243)  (1497 243)  LC_1 Logic Functioning bit
 (42 3)  (1498 243)  (1498 243)  LC_1 Logic Functioning bit
 (43 3)  (1499 243)  (1499 243)  LC_1 Logic Functioning bit
 (47 3)  (1503 243)  (1503 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (1460 244)  (1460 244)  routing T_28_15.sp4_v_t_42 <X> T_28_15.sp4_v_b_3
 (6 4)  (1462 244)  (1462 244)  routing T_28_15.sp4_v_t_42 <X> T_28_15.sp4_v_b_3
 (15 5)  (1471 245)  (1471 245)  routing T_28_15.bot_op_0 <X> T_28_15.lc_trk_g1_0
 (17 5)  (1473 245)  (1473 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 6)  (1478 246)  (1478 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1480 246)  (1480 246)  routing T_28_15.top_op_7 <X> T_28_15.lc_trk_g1_7
 (31 6)  (1487 246)  (1487 246)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 246)  (1488 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 246)  (1490 246)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 246)  (1496 246)  LC_3 Logic Functioning bit
 (41 6)  (1497 246)  (1497 246)  LC_3 Logic Functioning bit
 (42 6)  (1498 246)  (1498 246)  LC_3 Logic Functioning bit
 (43 6)  (1499 246)  (1499 246)  LC_3 Logic Functioning bit
 (47 6)  (1503 246)  (1503 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (1477 247)  (1477 247)  routing T_28_15.top_op_7 <X> T_28_15.lc_trk_g1_7
 (31 7)  (1487 247)  (1487 247)  routing T_28_15.lc_trk_g1_7 <X> T_28_15.wire_logic_cluster/lc_3/in_3
 (40 7)  (1496 247)  (1496 247)  LC_3 Logic Functioning bit
 (41 7)  (1497 247)  (1497 247)  LC_3 Logic Functioning bit
 (42 7)  (1498 247)  (1498 247)  LC_3 Logic Functioning bit
 (43 7)  (1499 247)  (1499 247)  LC_3 Logic Functioning bit
 (9 9)  (1465 249)  (1465 249)  routing T_28_15.sp4_v_t_42 <X> T_28_15.sp4_v_b_7
 (37 10)  (1493 250)  (1493 250)  LC_5 Logic Functioning bit
 (39 10)  (1495 250)  (1495 250)  LC_5 Logic Functioning bit
 (40 10)  (1496 250)  (1496 250)  LC_5 Logic Functioning bit
 (42 10)  (1498 250)  (1498 250)  LC_5 Logic Functioning bit
 (47 10)  (1503 250)  (1503 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (1483 251)  (1483 251)  routing T_28_15.lc_trk_g1_0 <X> T_28_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 251)  (1485 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1492 251)  (1492 251)  LC_5 Logic Functioning bit
 (38 11)  (1494 251)  (1494 251)  LC_5 Logic Functioning bit
 (41 11)  (1497 251)  (1497 251)  LC_5 Logic Functioning bit
 (43 11)  (1499 251)  (1499 251)  LC_5 Logic Functioning bit


LogicTile_30_15

 (9 0)  (1573 240)  (1573 240)  routing T_30_15.sp4_h_l_47 <X> T_30_15.sp4_h_r_1
 (10 0)  (1574 240)  (1574 240)  routing T_30_15.sp4_h_l_47 <X> T_30_15.sp4_h_r_1


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 241)  (1739 241)  routing T_33_15.span4_horz_25 <X> T_33_15.span4_vert_b_0
 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 3)  (1732 243)  (1732 243)  routing T_33_15.span12_horz_10 <X> T_33_15.lc_trk_g0_2
 (7 3)  (1733 243)  (1733 243)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (10 5)  (1736 245)  (1736 245)  routing T_33_15.lc_trk_g1_6 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_3 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 250)  (1730 250)  routing T_33_15.span4_vert_b_10 <X> T_33_15.lc_trk_g1_2
 (5 10)  (1731 250)  (1731 250)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g1_3
 (7 10)  (1733 250)  (1733 250)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 250)  (1734 250)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g1_3
 (12 10)  (1738 250)  (1738 250)  routing T_33_15.lc_trk_g1_2 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (5 11)  (1731 251)  (1731 251)  routing T_33_15.span4_vert_b_10 <X> T_33_15.lc_trk_g1_2
 (7 11)  (1733 251)  (1733 251)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 251)  (1736 251)  routing T_33_15.lc_trk_g0_2 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g1_2 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (4 15)  (1730 255)  (1730 255)  routing T_33_15.span12_horz_22 <X> T_33_15.lc_trk_g1_6
 (6 15)  (1732 255)  (1732 255)  routing T_33_15.span12_horz_22 <X> T_33_15.lc_trk_g1_6
 (7 15)  (1733 255)  (1733 255)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_6_14

 (28 0)  (316 224)  (316 224)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 224)  (317 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 224)  (318 224)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 224)  (319 224)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 224)  (320 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 224)  (321 224)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 224)  (322 224)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (323 224)  (323 224)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.input_2_0
 (36 0)  (324 224)  (324 224)  LC_0 Logic Functioning bit
 (37 0)  (325 224)  (325 224)  LC_0 Logic Functioning bit
 (38 0)  (326 224)  (326 224)  LC_0 Logic Functioning bit
 (39 0)  (327 224)  (327 224)  LC_0 Logic Functioning bit
 (40 0)  (328 224)  (328 224)  LC_0 Logic Functioning bit
 (41 0)  (329 224)  (329 224)  LC_0 Logic Functioning bit
 (43 0)  (331 224)  (331 224)  LC_0 Logic Functioning bit
 (45 0)  (333 224)  (333 224)  LC_0 Logic Functioning bit
 (26 1)  (314 225)  (314 225)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 225)  (316 225)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 225)  (317 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 225)  (318 225)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 225)  (320 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (321 225)  (321 225)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.input_2_0
 (34 1)  (322 225)  (322 225)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.input_2_0
 (36 1)  (324 225)  (324 225)  LC_0 Logic Functioning bit
 (37 1)  (325 225)  (325 225)  LC_0 Logic Functioning bit
 (38 1)  (326 225)  (326 225)  LC_0 Logic Functioning bit
 (39 1)  (327 225)  (327 225)  LC_0 Logic Functioning bit
 (40 1)  (328 225)  (328 225)  LC_0 Logic Functioning bit
 (41 1)  (329 225)  (329 225)  LC_0 Logic Functioning bit
 (42 1)  (330 225)  (330 225)  LC_0 Logic Functioning bit
 (43 1)  (331 225)  (331 225)  LC_0 Logic Functioning bit
 (44 1)  (332 225)  (332 225)  LC_0 Logic Functioning bit
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_2 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 228)  (289 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 229)  (288 229)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/cen
 (22 9)  (310 233)  (310 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 233)  (313 233)  routing T_6_14.sp4_r_v_b_34 <X> T_6_14.lc_trk_g2_2
 (22 10)  (310 234)  (310 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (309 235)  (309 235)  routing T_6_14.sp4_r_v_b_39 <X> T_6_14.lc_trk_g2_7
 (0 14)  (288 238)  (288 238)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 238)  (289 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (305 238)  (305 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (288 239)  (288 239)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 239)  (302 239)  routing T_6_14.sp4_r_v_b_44 <X> T_6_14.lc_trk_g3_4
 (17 15)  (305 239)  (305 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (306 239)  (306 239)  routing T_6_14.sp4_r_v_b_45 <X> T_6_14.lc_trk_g3_5


LogicTile_7_14

 (3 0)  (345 224)  (345 224)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_b_0
 (3 1)  (345 225)  (345 225)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_b_0
 (3 6)  (345 230)  (345 230)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_t_23
 (3 7)  (345 231)  (345 231)  routing T_7_14.sp12_h_r_0 <X> T_7_14.sp12_v_t_23


LogicTile_13_14

 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_5
 (13 4)  (667 228)  (667 228)  routing T_13_14.sp4_v_t_44 <X> T_13_14.sp4_v_b_5
 (11 12)  (665 236)  (665 236)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_11
 (13 12)  (667 236)  (667 236)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_11


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (3 0)  (765 224)  (765 224)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_b_0
 (3 1)  (765 225)  (765 225)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_b_0
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_2 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 228)  (797 228)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_2
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (3 6)  (765 230)  (765 230)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_t_23
 (3 7)  (765 231)  (765 231)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_t_23
 (15 8)  (777 232)  (777 232)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.rgt_op_1 <X> T_15_14.lc_trk_g2_1
 (25 8)  (787 232)  (787 232)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g2_2
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (15 13)  (777 237)  (777 237)  routing T_15_14.tnr_op_0 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 238)  (783 238)  routing T_15_14.rgt_op_7 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.rgt_op_7 <X> T_15_14.lc_trk_g3_7
 (0 15)  (762 239)  (762 239)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/s_r


LogicTile_16_14

 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (38 0)  (854 224)  (854 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (27 1)  (843 225)  (843 225)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_2 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g0_7
 (27 2)  (843 226)  (843 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 226)  (846 226)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 226)  (856 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (50 2)  (866 226)  (866 226)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (830 227)  (830 227)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g0_4
 (15 3)  (831 227)  (831 227)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (837 227)  (837 227)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g0_7
 (26 3)  (842 227)  (842 227)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 227)  (856 227)  LC_1 Logic Functioning bit
 (15 6)  (831 230)  (831 230)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g1_5
 (16 6)  (832 230)  (832 230)  routing T_16_14.sp4_v_b_21 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (15 7)  (831 231)  (831 231)  routing T_16_14.sp4_v_t_9 <X> T_16_14.lc_trk_g1_4
 (16 7)  (832 231)  (832 231)  routing T_16_14.sp4_v_t_9 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 8)  (837 232)  (837 232)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 232)  (839 232)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (15 9)  (831 233)  (831 233)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g2_0
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_v_t_29 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (837 233)  (837 233)  routing T_16_14.sp4_v_t_22 <X> T_16_14.lc_trk_g2_3
 (14 10)  (830 234)  (830 234)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g2_4
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g2_4
 (15 11)  (831 235)  (831 235)  routing T_16_14.sp12_v_t_3 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g2_6
 (26 11)  (842 235)  (842 235)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 235)  (853 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (840 237)  (840 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.tnl_op_2 <X> T_16_14.lc_trk_g3_2
 (15 14)  (831 238)  (831 238)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g3_5
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_v_t_32 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 238)  (851 238)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_7
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (9 15)  (825 239)  (825 239)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_v_t_47
 (10 15)  (826 239)  (826 239)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_v_t_47
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.input_2_7


LogicTile_17_14

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_2 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.tnl_op_7 <X> T_17_14.lc_trk_g2_7
 (25 10)  (899 234)  (899 234)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g2_6
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_r_v_b_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (895 235)  (895 235)  routing T_17_14.tnl_op_7 <X> T_17_14.lc_trk_g2_7
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 236)  (902 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 236)  (904 236)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 236)  (908 236)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_6
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (37 12)  (911 236)  (911 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (45 12)  (919 236)  (919 236)  LC_6 Logic Functioning bit
 (47 12)  (921 236)  (921 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (922 236)  (922 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (925 236)  (925 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 237)  (902 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.input_2_6
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (51 13)  (925 237)  (925 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 239)  (874 239)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (888 239)  (888 239)  routing T_17_14.tnl_op_4 <X> T_17_14.lc_trk_g3_4
 (15 15)  (889 239)  (889 239)  routing T_17_14.tnl_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_19_14

 (2 0)  (984 224)  (984 224)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_14

 (3 6)  (1039 230)  (1039 230)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_v_t_23


LogicTile_22_14

 (12 7)  (1156 231)  (1156 231)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_v_t_40


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_v_b_0 <X> T_26_14.sp12_v_t_23


LogicTile_28_14

 (26 0)  (1482 224)  (1482 224)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1483 224)  (1483 224)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 224)  (1485 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1487 224)  (1487 224)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1488 224)  (1488 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1489 224)  (1489 224)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1491 224)  (1491 224)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_0
 (36 0)  (1492 224)  (1492 224)  LC_0 Logic Functioning bit
 (38 0)  (1494 224)  (1494 224)  LC_0 Logic Functioning bit
 (39 0)  (1495 224)  (1495 224)  LC_0 Logic Functioning bit
 (40 0)  (1496 224)  (1496 224)  LC_0 Logic Functioning bit
 (41 0)  (1497 224)  (1497 224)  LC_0 Logic Functioning bit
 (42 0)  (1498 224)  (1498 224)  LC_0 Logic Functioning bit
 (43 0)  (1499 224)  (1499 224)  LC_0 Logic Functioning bit
 (45 0)  (1501 224)  (1501 224)  LC_0 Logic Functioning bit
 (26 1)  (1482 225)  (1482 225)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 225)  (1485 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1486 225)  (1486 225)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1487 225)  (1487 225)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 225)  (1488 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1489 225)  (1489 225)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_0
 (36 1)  (1492 225)  (1492 225)  LC_0 Logic Functioning bit
 (37 1)  (1493 225)  (1493 225)  LC_0 Logic Functioning bit
 (38 1)  (1494 225)  (1494 225)  LC_0 Logic Functioning bit
 (39 1)  (1495 225)  (1495 225)  LC_0 Logic Functioning bit
 (40 1)  (1496 225)  (1496 225)  LC_0 Logic Functioning bit
 (41 1)  (1497 225)  (1497 225)  LC_0 Logic Functioning bit
 (42 1)  (1498 225)  (1498 225)  LC_0 Logic Functioning bit
 (43 1)  (1499 225)  (1499 225)  LC_0 Logic Functioning bit
 (44 1)  (1500 225)  (1500 225)  LC_0 Logic Functioning bit
 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_2 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (1481 226)  (1481 226)  routing T_28_14.sp4_v_t_3 <X> T_28_14.lc_trk_g0_6
 (22 3)  (1478 227)  (1478 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1479 227)  (1479 227)  routing T_28_14.sp4_v_t_3 <X> T_28_14.lc_trk_g0_6
 (25 3)  (1481 227)  (1481 227)  routing T_28_14.sp4_v_t_3 <X> T_28_14.lc_trk_g0_6
 (1 4)  (1457 228)  (1457 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 229)  (1456 229)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/cen
 (22 5)  (1478 229)  (1478 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1481 229)  (1481 229)  routing T_28_14.sp4_r_v_b_26 <X> T_28_14.lc_trk_g1_2
 (28 6)  (1484 230)  (1484 230)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 230)  (1485 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 230)  (1486 230)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (1487 230)  (1487 230)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 230)  (1488 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1491 230)  (1491 230)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_3
 (36 6)  (1492 230)  (1492 230)  LC_3 Logic Functioning bit
 (37 6)  (1493 230)  (1493 230)  LC_3 Logic Functioning bit
 (38 6)  (1494 230)  (1494 230)  LC_3 Logic Functioning bit
 (39 6)  (1495 230)  (1495 230)  LC_3 Logic Functioning bit
 (40 6)  (1496 230)  (1496 230)  LC_3 Logic Functioning bit
 (41 6)  (1497 230)  (1497 230)  LC_3 Logic Functioning bit
 (42 6)  (1498 230)  (1498 230)  LC_3 Logic Functioning bit
 (43 6)  (1499 230)  (1499 230)  LC_3 Logic Functioning bit
 (45 6)  (1501 230)  (1501 230)  LC_3 Logic Functioning bit
 (26 7)  (1482 231)  (1482 231)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 231)  (1483 231)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 231)  (1485 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1487 231)  (1487 231)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1488 231)  (1488 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1489 231)  (1489 231)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_3
 (35 7)  (1491 231)  (1491 231)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_3
 (36 7)  (1492 231)  (1492 231)  LC_3 Logic Functioning bit
 (37 7)  (1493 231)  (1493 231)  LC_3 Logic Functioning bit
 (38 7)  (1494 231)  (1494 231)  LC_3 Logic Functioning bit
 (39 7)  (1495 231)  (1495 231)  LC_3 Logic Functioning bit
 (40 7)  (1496 231)  (1496 231)  LC_3 Logic Functioning bit
 (41 7)  (1497 231)  (1497 231)  LC_3 Logic Functioning bit
 (42 7)  (1498 231)  (1498 231)  LC_3 Logic Functioning bit
 (44 7)  (1500 231)  (1500 231)  LC_3 Logic Functioning bit
 (48 7)  (1504 231)  (1504 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1482 232)  (1482 232)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1487 232)  (1487 232)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 232)  (1489 232)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1491 232)  (1491 232)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_4
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (38 8)  (1494 232)  (1494 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (40 8)  (1496 232)  (1496 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (42 8)  (1498 232)  (1498 232)  LC_4 Logic Functioning bit
 (43 8)  (1499 232)  (1499 232)  LC_4 Logic Functioning bit
 (45 8)  (1501 232)  (1501 232)  LC_4 Logic Functioning bit
 (26 9)  (1482 233)  (1482 233)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 233)  (1485 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1486 233)  (1486 233)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1487 233)  (1487 233)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1488 233)  (1488 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1489 233)  (1489 233)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_4
 (36 9)  (1492 233)  (1492 233)  LC_4 Logic Functioning bit
 (37 9)  (1493 233)  (1493 233)  LC_4 Logic Functioning bit
 (38 9)  (1494 233)  (1494 233)  LC_4 Logic Functioning bit
 (39 9)  (1495 233)  (1495 233)  LC_4 Logic Functioning bit
 (40 9)  (1496 233)  (1496 233)  LC_4 Logic Functioning bit
 (41 9)  (1497 233)  (1497 233)  LC_4 Logic Functioning bit
 (42 9)  (1498 233)  (1498 233)  LC_4 Logic Functioning bit
 (43 9)  (1499 233)  (1499 233)  LC_4 Logic Functioning bit
 (44 9)  (1500 233)  (1500 233)  LC_4 Logic Functioning bit
 (22 10)  (1478 234)  (1478 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1479 234)  (1479 234)  routing T_28_14.sp12_v_t_12 <X> T_28_14.lc_trk_g2_7
 (28 10)  (1484 234)  (1484 234)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 234)  (1485 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 234)  (1486 234)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 234)  (1487 234)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 234)  (1488 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1491 234)  (1491 234)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_5
 (36 10)  (1492 234)  (1492 234)  LC_5 Logic Functioning bit
 (37 10)  (1493 234)  (1493 234)  LC_5 Logic Functioning bit
 (38 10)  (1494 234)  (1494 234)  LC_5 Logic Functioning bit
 (39 10)  (1495 234)  (1495 234)  LC_5 Logic Functioning bit
 (40 10)  (1496 234)  (1496 234)  LC_5 Logic Functioning bit
 (41 10)  (1497 234)  (1497 234)  LC_5 Logic Functioning bit
 (42 10)  (1498 234)  (1498 234)  LC_5 Logic Functioning bit
 (43 10)  (1499 234)  (1499 234)  LC_5 Logic Functioning bit
 (45 10)  (1501 234)  (1501 234)  LC_5 Logic Functioning bit
 (14 11)  (1470 235)  (1470 235)  routing T_28_14.sp4_r_v_b_36 <X> T_28_14.lc_trk_g2_4
 (17 11)  (1473 235)  (1473 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (1482 235)  (1482 235)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1483 235)  (1483 235)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 235)  (1485 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1487 235)  (1487 235)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1488 235)  (1488 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1489 235)  (1489 235)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_5
 (35 11)  (1491 235)  (1491 235)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.input_2_5
 (36 11)  (1492 235)  (1492 235)  LC_5 Logic Functioning bit
 (37 11)  (1493 235)  (1493 235)  LC_5 Logic Functioning bit
 (38 11)  (1494 235)  (1494 235)  LC_5 Logic Functioning bit
 (39 11)  (1495 235)  (1495 235)  LC_5 Logic Functioning bit
 (40 11)  (1496 235)  (1496 235)  LC_5 Logic Functioning bit
 (41 11)  (1497 235)  (1497 235)  LC_5 Logic Functioning bit
 (42 11)  (1498 235)  (1498 235)  LC_5 Logic Functioning bit
 (44 11)  (1500 235)  (1500 235)  LC_5 Logic Functioning bit
 (26 12)  (1482 236)  (1482 236)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 236)  (1483 236)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 236)  (1487 236)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 236)  (1489 236)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 236)  (1491 236)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_6
 (36 12)  (1492 236)  (1492 236)  LC_6 Logic Functioning bit
 (38 12)  (1494 236)  (1494 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (40 12)  (1496 236)  (1496 236)  LC_6 Logic Functioning bit
 (41 12)  (1497 236)  (1497 236)  LC_6 Logic Functioning bit
 (42 12)  (1498 236)  (1498 236)  LC_6 Logic Functioning bit
 (43 12)  (1499 236)  (1499 236)  LC_6 Logic Functioning bit
 (45 12)  (1501 236)  (1501 236)  LC_6 Logic Functioning bit
 (26 13)  (1482 237)  (1482 237)  routing T_28_14.lc_trk_g0_6 <X> T_28_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 237)  (1485 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 237)  (1486 237)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 237)  (1487 237)  routing T_28_14.lc_trk_g2_7 <X> T_28_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 237)  (1488 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1489 237)  (1489 237)  routing T_28_14.lc_trk_g2_4 <X> T_28_14.input_2_6
 (36 13)  (1492 237)  (1492 237)  LC_6 Logic Functioning bit
 (37 13)  (1493 237)  (1493 237)  LC_6 Logic Functioning bit
 (38 13)  (1494 237)  (1494 237)  LC_6 Logic Functioning bit
 (39 13)  (1495 237)  (1495 237)  LC_6 Logic Functioning bit
 (40 13)  (1496 237)  (1496 237)  LC_6 Logic Functioning bit
 (41 13)  (1497 237)  (1497 237)  LC_6 Logic Functioning bit
 (42 13)  (1498 237)  (1498 237)  LC_6 Logic Functioning bit
 (43 13)  (1499 237)  (1499 237)  LC_6 Logic Functioning bit
 (44 13)  (1500 237)  (1500 237)  LC_6 Logic Functioning bit
 (48 13)  (1504 237)  (1504 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1456 238)  (1456 238)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 238)  (1457 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1456 239)  (1456 239)  routing T_28_14.glb_netwk_6 <X> T_28_14.wire_logic_cluster/lc_7/s_r


LogicTile_30_14

 (3 6)  (1567 230)  (1567 230)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_v_t_23
 (3 7)  (1567 231)  (1567 231)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_v_t_23


IO_Tile_33_14

 (5 0)  (1731 224)  (1731 224)  routing T_33_14.span4_vert_b_9 <X> T_33_14.lc_trk_g0_1
 (7 0)  (1733 224)  (1733 224)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 224)  (1734 224)  routing T_33_14.span4_vert_b_9 <X> T_33_14.lc_trk_g0_1
 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (4 5)  (1730 229)  (1730 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (5 5)  (1731 229)  (1731 229)  routing T_33_14.span4_vert_b_4 <X> T_33_14.lc_trk_g0_4
 (7 5)  (1733 229)  (1733 229)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 234)  (1736 234)  routing T_33_14.lc_trk_g0_4 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 209)  (4 209)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_b_0
 (14 1)  (3 209)  (3 209)  routing T_0_13.span4_horz_1 <X> T_0_13.span4_vert_b_0
 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (8 2)  (188 210)  (188 210)  routing T_4_13.sp4_h_r_1 <X> T_4_13.sp4_h_l_36


LogicTile_5_13

 (31 8)  (265 216)  (265 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 216)  (266 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 216)  (267 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 216)  (268 216)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 216)  (274 216)  LC_4 Logic Functioning bit
 (41 8)  (275 216)  (275 216)  LC_4 Logic Functioning bit
 (42 8)  (276 216)  (276 216)  LC_4 Logic Functioning bit
 (43 8)  (277 216)  (277 216)  LC_4 Logic Functioning bit
 (51 8)  (285 216)  (285 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (31 9)  (265 217)  (265 217)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (274 217)  (274 217)  LC_4 Logic Functioning bit
 (41 9)  (275 217)  (275 217)  LC_4 Logic Functioning bit
 (42 9)  (276 217)  (276 217)  LC_4 Logic Functioning bit
 (43 9)  (277 217)  (277 217)  LC_4 Logic Functioning bit
 (32 12)  (266 220)  (266 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 220)  (267 220)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 220)  (268 220)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 220)  (274 220)  LC_6 Logic Functioning bit
 (41 12)  (275 220)  (275 220)  LC_6 Logic Functioning bit
 (42 12)  (276 220)  (276 220)  LC_6 Logic Functioning bit
 (43 12)  (277 220)  (277 220)  LC_6 Logic Functioning bit
 (15 13)  (249 221)  (249 221)  routing T_5_13.tnr_op_0 <X> T_5_13.lc_trk_g3_0
 (17 13)  (251 221)  (251 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (40 13)  (274 221)  (274 221)  LC_6 Logic Functioning bit
 (41 13)  (275 221)  (275 221)  LC_6 Logic Functioning bit
 (42 13)  (276 221)  (276 221)  LC_6 Logic Functioning bit
 (43 13)  (277 221)  (277 221)  LC_6 Logic Functioning bit
 (46 13)  (280 221)  (280 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (259 222)  (259 222)  routing T_5_13.rgt_op_6 <X> T_5_13.lc_trk_g3_6
 (22 15)  (256 223)  (256 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 223)  (258 223)  routing T_5_13.rgt_op_6 <X> T_5_13.lc_trk_g3_6


LogicTile_6_13

 (0 2)  (288 210)  (288 210)  routing T_6_13.glb_netwk_2 <X> T_6_13.wire_logic_cluster/lc_7/clk
 (2 2)  (290 210)  (290 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 212)  (289 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 213)  (288 213)  routing T_6_13.glb_netwk_3 <X> T_6_13.wire_logic_cluster/lc_7/cen
 (17 6)  (305 214)  (305 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 10)  (309 218)  (309 218)  routing T_6_13.sp4_h_r_39 <X> T_6_13.lc_trk_g2_7
 (22 10)  (310 218)  (310 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (311 218)  (311 218)  routing T_6_13.sp4_h_r_39 <X> T_6_13.lc_trk_g2_7
 (24 10)  (312 218)  (312 218)  routing T_6_13.sp4_h_r_39 <X> T_6_13.lc_trk_g2_7
 (26 12)  (314 220)  (314 220)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 220)  (316 220)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 220)  (317 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 220)  (318 220)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 220)  (319 220)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 220)  (320 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 220)  (321 220)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 220)  (322 220)  routing T_6_13.lc_trk_g3_4 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 220)  (323 220)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.input_2_6
 (36 12)  (324 220)  (324 220)  LC_6 Logic Functioning bit
 (37 12)  (325 220)  (325 220)  LC_6 Logic Functioning bit
 (38 12)  (326 220)  (326 220)  LC_6 Logic Functioning bit
 (39 12)  (327 220)  (327 220)  LC_6 Logic Functioning bit
 (40 12)  (328 220)  (328 220)  LC_6 Logic Functioning bit
 (41 12)  (329 220)  (329 220)  LC_6 Logic Functioning bit
 (43 12)  (331 220)  (331 220)  LC_6 Logic Functioning bit
 (45 12)  (333 220)  (333 220)  LC_6 Logic Functioning bit
 (26 13)  (314 221)  (314 221)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 221)  (315 221)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 221)  (316 221)  routing T_6_13.lc_trk_g3_7 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 221)  (317 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 221)  (318 221)  routing T_6_13.lc_trk_g2_7 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 221)  (320 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (322 221)  (322 221)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.input_2_6
 (36 13)  (324 221)  (324 221)  LC_6 Logic Functioning bit
 (37 13)  (325 221)  (325 221)  LC_6 Logic Functioning bit
 (38 13)  (326 221)  (326 221)  LC_6 Logic Functioning bit
 (39 13)  (327 221)  (327 221)  LC_6 Logic Functioning bit
 (40 13)  (328 221)  (328 221)  LC_6 Logic Functioning bit
 (41 13)  (329 221)  (329 221)  LC_6 Logic Functioning bit
 (42 13)  (330 221)  (330 221)  LC_6 Logic Functioning bit
 (43 13)  (331 221)  (331 221)  LC_6 Logic Functioning bit
 (44 13)  (332 221)  (332 221)  LC_6 Logic Functioning bit
 (0 14)  (288 222)  (288 222)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 222)  (289 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 222)  (302 222)  routing T_6_13.sp4_h_r_44 <X> T_6_13.lc_trk_g3_4
 (22 14)  (310 222)  (310 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (288 223)  (288 223)  routing T_6_13.glb_netwk_6 <X> T_6_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (302 223)  (302 223)  routing T_6_13.sp4_h_r_44 <X> T_6_13.lc_trk_g3_4
 (15 15)  (303 223)  (303 223)  routing T_6_13.sp4_h_r_44 <X> T_6_13.lc_trk_g3_4
 (16 15)  (304 223)  (304 223)  routing T_6_13.sp4_h_r_44 <X> T_6_13.lc_trk_g3_4
 (17 15)  (305 223)  (305 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (309 223)  (309 223)  routing T_6_13.sp4_r_v_b_47 <X> T_6_13.lc_trk_g3_7


LogicTile_7_13

 (27 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 208)  (370 208)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 208)  (372 208)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 208)  (375 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 208)  (376 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 208)  (378 208)  LC_0 Logic Functioning bit
 (37 0)  (379 208)  (379 208)  LC_0 Logic Functioning bit
 (38 0)  (380 208)  (380 208)  LC_0 Logic Functioning bit
 (39 0)  (381 208)  (381 208)  LC_0 Logic Functioning bit
 (41 0)  (383 208)  (383 208)  LC_0 Logic Functioning bit
 (43 0)  (385 208)  (385 208)  LC_0 Logic Functioning bit
 (52 0)  (394 208)  (394 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (368 209)  (368 209)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 209)  (369 209)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 209)  (370 209)  routing T_7_13.lc_trk_g3_3 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 209)  (371 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 209)  (372 209)  routing T_7_13.lc_trk_g3_6 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (378 209)  (378 209)  LC_0 Logic Functioning bit
 (38 1)  (380 209)  (380 209)  LC_0 Logic Functioning bit
 (12 2)  (354 210)  (354 210)  routing T_7_13.sp4_v_t_39 <X> T_7_13.sp4_h_l_39
 (11 3)  (353 211)  (353 211)  routing T_7_13.sp4_v_t_39 <X> T_7_13.sp4_h_l_39
 (9 5)  (351 213)  (351 213)  routing T_7_13.sp4_v_t_41 <X> T_7_13.sp4_v_b_4
 (11 10)  (353 218)  (353 218)  routing T_7_13.sp4_v_b_5 <X> T_7_13.sp4_v_t_45
 (12 11)  (354 219)  (354 219)  routing T_7_13.sp4_v_b_5 <X> T_7_13.sp4_v_t_45
 (21 12)  (363 220)  (363 220)  routing T_7_13.sp12_v_t_0 <X> T_7_13.lc_trk_g3_3
 (22 12)  (364 220)  (364 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (366 220)  (366 220)  routing T_7_13.sp12_v_t_0 <X> T_7_13.lc_trk_g3_3
 (9 13)  (351 221)  (351 221)  routing T_7_13.sp4_v_t_39 <X> T_7_13.sp4_v_b_10
 (10 13)  (352 221)  (352 221)  routing T_7_13.sp4_v_t_39 <X> T_7_13.sp4_v_b_10
 (15 13)  (357 221)  (357 221)  routing T_7_13.sp4_v_t_29 <X> T_7_13.lc_trk_g3_0
 (16 13)  (358 221)  (358 221)  routing T_7_13.sp4_v_t_29 <X> T_7_13.lc_trk_g3_0
 (17 13)  (359 221)  (359 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (363 221)  (363 221)  routing T_7_13.sp12_v_t_0 <X> T_7_13.lc_trk_g3_3
 (5 14)  (347 222)  (347 222)  routing T_7_13.sp4_v_t_44 <X> T_7_13.sp4_h_l_44
 (6 15)  (348 223)  (348 223)  routing T_7_13.sp4_v_t_44 <X> T_7_13.sp4_h_l_44
 (22 15)  (364 223)  (364 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 223)  (367 223)  routing T_7_13.sp4_r_v_b_46 <X> T_7_13.lc_trk_g3_6


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0


LogicTile_12_13

 (3 8)  (603 216)  (603 216)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_b_1
 (3 9)  (603 217)  (603 217)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_b_1


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.sp4_h_r_9 <X> T_13_13.lc_trk_g0_1
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 218)  (685 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (52 10)  (706 218)  (706 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.sp4_v_t_16 <X> T_13_13.lc_trk_g3_5
 (21 14)  (675 222)  (675 222)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (677 222)  (677 222)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g3_7
 (21 15)  (675 223)  (675 223)  routing T_13_13.sp4_v_t_26 <X> T_13_13.lc_trk_g3_7


LogicTile_14_13

 (2 4)  (710 212)  (710 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g0_2
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_2 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp12_h_l_12 <X> T_15_13.lc_trk_g1_7
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (26 13)  (788 221)  (788 221)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (46 13)  (808 221)  (808 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (40 14)  (802 222)  (802 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (47 14)  (809 222)  (809 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (41 15)  (803 223)  (803 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (19 2)  (835 210)  (835 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 4)  (819 212)  (819 212)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_h_r_0
 (3 5)  (819 213)  (819 213)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_h_r_0
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (11 14)  (827 222)  (827 222)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46
 (13 14)  (829 222)  (829 222)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46
 (12 15)  (828 223)  (828 223)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_v_t_46


LogicTile_17_13

 (2 0)  (876 208)  (876 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 0)  (880 208)  (880 208)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_v_b_0
 (5 1)  (879 209)  (879 209)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_v_b_0
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_h_l_42 <X> T_17_13.sp4_v_t_37
 (3 12)  (877 220)  (877 220)  routing T_17_13.sp12_v_t_22 <X> T_17_13.sp12_h_r_1
 (5 14)  (879 222)  (879 222)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44
 (6 15)  (880 223)  (880 223)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_l_44


LogicTile_18_13

 (8 3)  (936 211)  (936 211)  routing T_18_13.sp4_h_l_36 <X> T_18_13.sp4_v_t_36


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_22_13

 (3 6)  (1147 214)  (1147 214)  routing T_22_13.sp12_v_b_0 <X> T_22_13.sp12_v_t_23


LogicTile_24_13

 (3 6)  (1255 214)  (1255 214)  routing T_24_13.sp12_v_b_0 <X> T_24_13.sp12_v_t_23


RAM_Tile_25_13

 (3 2)  (1309 210)  (1309 210)  routing T_25_13.sp12_v_t_23 <X> T_25_13.sp12_h_l_23


LogicTile_26_13

 (19 6)  (1367 214)  (1367 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_13

 (19 5)  (1421 213)  (1421 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_28_13

 (14 3)  (1470 211)  (1470 211)  routing T_28_13.top_op_4 <X> T_28_13.lc_trk_g0_4
 (15 3)  (1471 211)  (1471 211)  routing T_28_13.top_op_4 <X> T_28_13.lc_trk_g0_4
 (17 3)  (1473 211)  (1473 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 4)  (1482 212)  (1482 212)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_2/in_0
 (37 4)  (1493 212)  (1493 212)  LC_2 Logic Functioning bit
 (39 4)  (1495 212)  (1495 212)  LC_2 Logic Functioning bit
 (40 4)  (1496 212)  (1496 212)  LC_2 Logic Functioning bit
 (42 4)  (1498 212)  (1498 212)  LC_2 Logic Functioning bit
 (53 4)  (1509 212)  (1509 212)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (1483 213)  (1483 213)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 213)  (1485 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1492 213)  (1492 213)  LC_2 Logic Functioning bit
 (38 5)  (1494 213)  (1494 213)  LC_2 Logic Functioning bit
 (41 5)  (1497 213)  (1497 213)  LC_2 Logic Functioning bit
 (43 5)  (1499 213)  (1499 213)  LC_2 Logic Functioning bit
 (15 6)  (1471 214)  (1471 214)  routing T_28_13.top_op_5 <X> T_28_13.lc_trk_g1_5
 (17 6)  (1473 214)  (1473 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (3 7)  (1459 215)  (1459 215)  routing T_28_13.sp12_h_l_23 <X> T_28_13.sp12_v_t_23
 (18 7)  (1474 215)  (1474 215)  routing T_28_13.top_op_5 <X> T_28_13.lc_trk_g1_5
 (11 12)  (1467 220)  (1467 220)  routing T_28_13.sp4_v_t_38 <X> T_28_13.sp4_v_b_11
 (13 12)  (1469 220)  (1469 220)  routing T_28_13.sp4_v_t_38 <X> T_28_13.sp4_v_b_11
 (2 14)  (1458 222)  (1458 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (31 14)  (1487 222)  (1487 222)  routing T_28_13.lc_trk_g0_4 <X> T_28_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 222)  (1488 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (1496 222)  (1496 222)  LC_7 Logic Functioning bit
 (41 14)  (1497 222)  (1497 222)  LC_7 Logic Functioning bit
 (42 14)  (1498 222)  (1498 222)  LC_7 Logic Functioning bit
 (43 14)  (1499 222)  (1499 222)  LC_7 Logic Functioning bit
 (40 15)  (1496 223)  (1496 223)  LC_7 Logic Functioning bit
 (41 15)  (1497 223)  (1497 223)  LC_7 Logic Functioning bit
 (42 15)  (1498 223)  (1498 223)  LC_7 Logic Functioning bit
 (43 15)  (1499 223)  (1499 223)  LC_7 Logic Functioning bit
 (52 15)  (1508 223)  (1508 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_31_13

 (4 9)  (1622 217)  (1622 217)  routing T_31_13.sp4_h_l_47 <X> T_31_13.sp4_h_r_6
 (6 9)  (1624 217)  (1624 217)  routing T_31_13.sp4_h_l_47 <X> T_31_13.sp4_h_r_6


LogicTile_32_13

 (3 6)  (1675 214)  (1675 214)  routing T_32_13.sp12_v_b_0 <X> T_32_13.sp12_v_t_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0

 (11 12)  (1737 220)  (1737 220)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_t_15
 (12 12)  (1738 220)  (1738 220)  routing T_33_13.span4_horz_19 <X> T_33_13.span4_vert_t_15


IO_Tile_0_12

 (0 0)  (17 192)  (17 192)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (4 2)  (13 194)  (13 194)  routing T_0_12.span4_horz_42 <X> T_0_12.lc_trk_g0_2
 (4 3)  (13 195)  (13 195)  routing T_0_12.span4_horz_42 <X> T_0_12.lc_trk_g0_2
 (5 3)  (12 195)  (12 195)  routing T_0_12.span4_horz_42 <X> T_0_12.lc_trk_g0_2
 (6 3)  (11 195)  (11 195)  routing T_0_12.span4_horz_42 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (10 4)  (7 196)  (7 196)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (10 5)  (7 197)  (7 197)  routing T_0_12.lc_trk_g1_6 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (10 11)  (7 203)  (7 203)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 204)  (12 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.span4_vert_b_13 <X> T_0_12.lc_trk_g1_5
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit
 (6 15)  (11 207)  (11 207)  routing T_0_12.span12_horz_14 <X> T_0_12.lc_trk_g1_6
 (7 15)  (10 207)  (10 207)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_1_12

 (8 10)  (26 202)  (26 202)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_42
 (10 10)  (28 202)  (28 202)  routing T_1_12.sp4_h_r_11 <X> T_1_12.sp4_h_l_42


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_3_12

 (11 5)  (137 197)  (137 197)  routing T_3_12.sp4_h_l_40 <X> T_3_12.sp4_h_r_5


LogicTile_5_12

 (3 10)  (237 202)  (237 202)  routing T_5_12.sp12_v_t_22 <X> T_5_12.sp12_h_l_22
 (25 10)  (259 202)  (259 202)  routing T_5_12.rgt_op_6 <X> T_5_12.lc_trk_g2_6
 (31 10)  (265 202)  (265 202)  routing T_5_12.lc_trk_g2_6 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 202)  (266 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 202)  (267 202)  routing T_5_12.lc_trk_g2_6 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 202)  (274 202)  LC_5 Logic Functioning bit
 (41 10)  (275 202)  (275 202)  LC_5 Logic Functioning bit
 (42 10)  (276 202)  (276 202)  LC_5 Logic Functioning bit
 (43 10)  (277 202)  (277 202)  LC_5 Logic Functioning bit
 (51 10)  (285 202)  (285 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (256 203)  (256 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (258 203)  (258 203)  routing T_5_12.rgt_op_6 <X> T_5_12.lc_trk_g2_6
 (31 11)  (265 203)  (265 203)  routing T_5_12.lc_trk_g2_6 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (274 203)  (274 203)  LC_5 Logic Functioning bit
 (41 11)  (275 203)  (275 203)  LC_5 Logic Functioning bit
 (42 11)  (276 203)  (276 203)  LC_5 Logic Functioning bit
 (43 11)  (277 203)  (277 203)  LC_5 Logic Functioning bit
 (12 14)  (246 206)  (246 206)  routing T_5_12.sp4_v_t_40 <X> T_5_12.sp4_h_l_46
 (11 15)  (245 207)  (245 207)  routing T_5_12.sp4_v_t_40 <X> T_5_12.sp4_h_l_46
 (13 15)  (247 207)  (247 207)  routing T_5_12.sp4_v_t_40 <X> T_5_12.sp4_h_l_46


LogicTile_6_12

 (0 2)  (288 194)  (288 194)  routing T_6_12.glb_netwk_2 <X> T_6_12.wire_logic_cluster/lc_7/clk
 (2 2)  (290 194)  (290 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 196)  (289 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 197)  (288 197)  routing T_6_12.glb_netwk_3 <X> T_6_12.wire_logic_cluster/lc_7/cen
 (21 10)  (309 202)  (309 202)  routing T_6_12.sp4_h_l_34 <X> T_6_12.lc_trk_g2_7
 (22 10)  (310 202)  (310 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (311 202)  (311 202)  routing T_6_12.sp4_h_l_34 <X> T_6_12.lc_trk_g2_7
 (24 10)  (312 202)  (312 202)  routing T_6_12.sp4_h_l_34 <X> T_6_12.lc_trk_g2_7
 (21 11)  (309 203)  (309 203)  routing T_6_12.sp4_h_l_34 <X> T_6_12.lc_trk_g2_7
 (17 12)  (305 204)  (305 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (314 204)  (314 204)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 204)  (316 204)  routing T_6_12.lc_trk_g2_7 <X> T_6_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 204)  (317 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 204)  (318 204)  routing T_6_12.lc_trk_g2_7 <X> T_6_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 204)  (319 204)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 204)  (320 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 204)  (321 204)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 204)  (322 204)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 204)  (324 204)  LC_6 Logic Functioning bit
 (37 12)  (325 204)  (325 204)  LC_6 Logic Functioning bit
 (38 12)  (326 204)  (326 204)  LC_6 Logic Functioning bit
 (40 12)  (328 204)  (328 204)  LC_6 Logic Functioning bit
 (41 12)  (329 204)  (329 204)  LC_6 Logic Functioning bit
 (42 12)  (330 204)  (330 204)  LC_6 Logic Functioning bit
 (43 12)  (331 204)  (331 204)  LC_6 Logic Functioning bit
 (45 12)  (333 204)  (333 204)  LC_6 Logic Functioning bit
 (26 13)  (314 205)  (314 205)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 205)  (315 205)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 205)  (316 205)  routing T_6_12.lc_trk_g3_7 <X> T_6_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 205)  (317 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 205)  (318 205)  routing T_6_12.lc_trk_g2_7 <X> T_6_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (319 205)  (319 205)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 205)  (320 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (321 205)  (321 205)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.input_2_6
 (34 13)  (322 205)  (322 205)  routing T_6_12.lc_trk_g3_1 <X> T_6_12.input_2_6
 (36 13)  (324 205)  (324 205)  LC_6 Logic Functioning bit
 (37 13)  (325 205)  (325 205)  LC_6 Logic Functioning bit
 (38 13)  (326 205)  (326 205)  LC_6 Logic Functioning bit
 (39 13)  (327 205)  (327 205)  LC_6 Logic Functioning bit
 (40 13)  (328 205)  (328 205)  LC_6 Logic Functioning bit
 (41 13)  (329 205)  (329 205)  LC_6 Logic Functioning bit
 (42 13)  (330 205)  (330 205)  LC_6 Logic Functioning bit
 (43 13)  (331 205)  (331 205)  LC_6 Logic Functioning bit
 (44 13)  (332 205)  (332 205)  LC_6 Logic Functioning bit
 (0 14)  (288 206)  (288 206)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 206)  (289 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 206)  (310 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (288 207)  (288 207)  routing T_6_12.glb_netwk_6 <X> T_6_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (310 207)  (310 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_12

 (8 1)  (350 193)  (350 193)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_v_b_1
 (10 1)  (352 193)  (352 193)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_v_b_1
 (12 7)  (354 199)  (354 199)  routing T_7_12.sp4_h_l_40 <X> T_7_12.sp4_v_t_40
 (4 8)  (346 200)  (346 200)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_v_b_6
 (6 8)  (348 200)  (348 200)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_v_b_6
 (8 14)  (350 206)  (350 206)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_47
 (9 14)  (351 206)  (351 206)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_47


LogicTile_9_12

 (26 4)  (464 196)  (464 196)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 196)  (465 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 196)  (466 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 196)  (468 196)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (41 4)  (479 196)  (479 196)  LC_2 Logic Functioning bit
 (43 4)  (481 196)  (481 196)  LC_2 Logic Functioning bit
 (47 4)  (485 196)  (485 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (466 197)  (466 197)  routing T_9_12.lc_trk_g2_4 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (40 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (42 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (14 7)  (452 199)  (452 199)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g1_4
 (15 7)  (453 199)  (453 199)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g1_4
 (16 7)  (454 199)  (454 199)  routing T_9_12.sp4_h_r_4 <X> T_9_12.lc_trk_g1_4
 (17 7)  (455 199)  (455 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (15 11)  (453 203)  (453 203)  routing T_9_12.sp4_v_t_33 <X> T_9_12.lc_trk_g2_4
 (16 11)  (454 203)  (454 203)  routing T_9_12.sp4_v_t_33 <X> T_9_12.lc_trk_g2_4
 (17 11)  (455 203)  (455 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (25 14)  (463 206)  (463 206)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6
 (8 15)  (446 207)  (446 207)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_t_47
 (9 15)  (447 207)  (447 207)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_t_47
 (10 15)  (448 207)  (448 207)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_t_47
 (22 15)  (460 207)  (460 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 207)  (461 207)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6
 (25 15)  (463 207)  (463 207)  routing T_9_12.sp4_v_b_38 <X> T_9_12.lc_trk_g3_6


LogicTile_10_12

 (2 8)  (494 200)  (494 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_12

 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (47 0)  (701 192)  (701 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (11 2)  (665 194)  (665 194)  routing T_13_12.sp4_h_l_44 <X> T_13_12.sp4_v_t_39
 (8 6)  (662 198)  (662 198)  routing T_13_12.sp4_h_r_4 <X> T_13_12.sp4_h_l_41
 (14 7)  (668 199)  (668 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (16 7)  (670 199)  (670 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (15 8)  (669 200)  (669 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 12)  (675 204)  (675 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (22 12)  (676 204)  (676 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (677 204)  (677 204)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3
 (21 13)  (675 205)  (675 205)  routing T_13_12.sp4_v_t_22 <X> T_13_12.lc_trk_g3_3


LogicTile_15_12

 (6 0)  (768 192)  (768 192)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_v_b_0
 (5 1)  (767 193)  (767 193)  routing T_15_12.sp4_v_t_44 <X> T_15_12.sp4_v_b_0
 (3 5)  (765 197)  (765 197)  routing T_15_12.sp12_h_l_23 <X> T_15_12.sp12_h_r_0


LogicTile_16_12

 (19 6)  (835 198)  (835 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_17_12

 (8 6)  (882 198)  (882 198)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_l_41
 (9 6)  (883 198)  (883 198)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_l_41
 (11 8)  (885 200)  (885 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (13 8)  (887 200)  (887 200)  routing T_17_12.sp4_v_t_37 <X> T_17_12.sp4_v_b_8
 (8 9)  (882 201)  (882 201)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_v_b_7
 (10 9)  (884 201)  (884 201)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_v_b_7


LogicTile_21_12

 (3 5)  (1093 197)  (1093 197)  routing T_21_12.sp12_h_l_23 <X> T_21_12.sp12_h_r_0


LogicTile_27_12

 (3 1)  (1405 193)  (1405 193)  routing T_27_12.sp12_h_l_23 <X> T_27_12.sp12_v_b_0
 (0 2)  (1402 194)  (1402 194)  routing T_27_12.glb_netwk_2 <X> T_27_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 194)  (1404 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 3)  (1417 195)  (1417 195)  routing T_27_12.sp4_v_t_9 <X> T_27_12.lc_trk_g0_4
 (16 3)  (1418 195)  (1418 195)  routing T_27_12.sp4_v_t_9 <X> T_27_12.lc_trk_g0_4
 (17 3)  (1419 195)  (1419 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (1 4)  (1403 196)  (1403 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1404 196)  (1404 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (1402 197)  (1402 197)  routing T_27_12.glb_netwk_3 <X> T_27_12.wire_logic_cluster/lc_7/cen
 (27 8)  (1429 200)  (1429 200)  routing T_27_12.lc_trk_g3_2 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1430 200)  (1430 200)  routing T_27_12.lc_trk_g3_2 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1431 200)  (1431 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1433 200)  (1433 200)  routing T_27_12.lc_trk_g3_6 <X> T_27_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1434 200)  (1434 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1435 200)  (1435 200)  routing T_27_12.lc_trk_g3_6 <X> T_27_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1436 200)  (1436 200)  routing T_27_12.lc_trk_g3_6 <X> T_27_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (1437 200)  (1437 200)  routing T_27_12.lc_trk_g0_4 <X> T_27_12.input_2_4
 (36 8)  (1438 200)  (1438 200)  LC_4 Logic Functioning bit
 (38 8)  (1440 200)  (1440 200)  LC_4 Logic Functioning bit
 (39 8)  (1441 200)  (1441 200)  LC_4 Logic Functioning bit
 (40 8)  (1442 200)  (1442 200)  LC_4 Logic Functioning bit
 (41 8)  (1443 200)  (1443 200)  LC_4 Logic Functioning bit
 (42 8)  (1444 200)  (1444 200)  LC_4 Logic Functioning bit
 (43 8)  (1445 200)  (1445 200)  LC_4 Logic Functioning bit
 (45 8)  (1447 200)  (1447 200)  LC_4 Logic Functioning bit
 (22 9)  (1424 201)  (1424 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1425 201)  (1425 201)  routing T_27_12.sp4_h_l_15 <X> T_27_12.lc_trk_g2_2
 (24 9)  (1426 201)  (1426 201)  routing T_27_12.sp4_h_l_15 <X> T_27_12.lc_trk_g2_2
 (25 9)  (1427 201)  (1427 201)  routing T_27_12.sp4_h_l_15 <X> T_27_12.lc_trk_g2_2
 (26 9)  (1428 201)  (1428 201)  routing T_27_12.lc_trk_g2_2 <X> T_27_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1430 201)  (1430 201)  routing T_27_12.lc_trk_g2_2 <X> T_27_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1431 201)  (1431 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1432 201)  (1432 201)  routing T_27_12.lc_trk_g3_2 <X> T_27_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (1433 201)  (1433 201)  routing T_27_12.lc_trk_g3_6 <X> T_27_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1434 201)  (1434 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1438 201)  (1438 201)  LC_4 Logic Functioning bit
 (37 9)  (1439 201)  (1439 201)  LC_4 Logic Functioning bit
 (38 9)  (1440 201)  (1440 201)  LC_4 Logic Functioning bit
 (39 9)  (1441 201)  (1441 201)  LC_4 Logic Functioning bit
 (40 9)  (1442 201)  (1442 201)  LC_4 Logic Functioning bit
 (41 9)  (1443 201)  (1443 201)  LC_4 Logic Functioning bit
 (42 9)  (1444 201)  (1444 201)  LC_4 Logic Functioning bit
 (43 9)  (1445 201)  (1445 201)  LC_4 Logic Functioning bit
 (44 9)  (1446 201)  (1446 201)  LC_4 Logic Functioning bit
 (22 13)  (1424 205)  (1424 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1427 205)  (1427 205)  routing T_27_12.sp4_r_v_b_42 <X> T_27_12.lc_trk_g3_2
 (0 14)  (1402 206)  (1402 206)  routing T_27_12.glb_netwk_6 <X> T_27_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 206)  (1403 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 207)  (1402 207)  routing T_27_12.glb_netwk_6 <X> T_27_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (1424 207)  (1424 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_28_12

 (26 2)  (1482 194)  (1482 194)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_1/in_0
 (37 2)  (1493 194)  (1493 194)  LC_1 Logic Functioning bit
 (39 2)  (1495 194)  (1495 194)  LC_1 Logic Functioning bit
 (40 2)  (1496 194)  (1496 194)  LC_1 Logic Functioning bit
 (42 2)  (1498 194)  (1498 194)  LC_1 Logic Functioning bit
 (27 3)  (1483 195)  (1483 195)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1484 195)  (1484 195)  routing T_28_12.lc_trk_g3_4 <X> T_28_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1485 195)  (1485 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1492 195)  (1492 195)  LC_1 Logic Functioning bit
 (38 3)  (1494 195)  (1494 195)  LC_1 Logic Functioning bit
 (41 3)  (1497 195)  (1497 195)  LC_1 Logic Functioning bit
 (43 3)  (1499 195)  (1499 195)  LC_1 Logic Functioning bit
 (53 3)  (1509 195)  (1509 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 5)  (1465 197)  (1465 197)  routing T_28_12.sp4_v_t_41 <X> T_28_12.sp4_v_b_4
 (31 8)  (1487 200)  (1487 200)  routing T_28_12.lc_trk_g3_6 <X> T_28_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1488 200)  (1488 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1489 200)  (1489 200)  routing T_28_12.lc_trk_g3_6 <X> T_28_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1490 200)  (1490 200)  routing T_28_12.lc_trk_g3_6 <X> T_28_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (1496 200)  (1496 200)  LC_4 Logic Functioning bit
 (41 8)  (1497 200)  (1497 200)  LC_4 Logic Functioning bit
 (42 8)  (1498 200)  (1498 200)  LC_4 Logic Functioning bit
 (43 8)  (1499 200)  (1499 200)  LC_4 Logic Functioning bit
 (31 9)  (1487 201)  (1487 201)  routing T_28_12.lc_trk_g3_6 <X> T_28_12.wire_logic_cluster/lc_4/in_3
 (40 9)  (1496 201)  (1496 201)  LC_4 Logic Functioning bit
 (41 9)  (1497 201)  (1497 201)  LC_4 Logic Functioning bit
 (42 9)  (1498 201)  (1498 201)  LC_4 Logic Functioning bit
 (43 9)  (1499 201)  (1499 201)  LC_4 Logic Functioning bit
 (46 9)  (1502 201)  (1502 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 14)  (1470 206)  (1470 206)  routing T_28_12.sp4_v_b_36 <X> T_28_12.lc_trk_g3_4
 (14 15)  (1470 207)  (1470 207)  routing T_28_12.sp4_v_b_36 <X> T_28_12.lc_trk_g3_4
 (16 15)  (1472 207)  (1472 207)  routing T_28_12.sp4_v_b_36 <X> T_28_12.lc_trk_g3_4
 (17 15)  (1473 207)  (1473 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (1478 207)  (1478 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1479 207)  (1479 207)  routing T_28_12.sp4_v_b_46 <X> T_28_12.lc_trk_g3_6
 (24 15)  (1480 207)  (1480 207)  routing T_28_12.sp4_v_b_46 <X> T_28_12.lc_trk_g3_6


LogicTile_29_12

 (12 2)  (1522 194)  (1522 194)  routing T_29_12.sp4_v_t_39 <X> T_29_12.sp4_h_l_39
 (11 3)  (1521 195)  (1521 195)  routing T_29_12.sp4_v_t_39 <X> T_29_12.sp4_h_l_39
 (9 13)  (1519 205)  (1519 205)  routing T_29_12.sp4_v_t_39 <X> T_29_12.sp4_v_b_10
 (10 13)  (1520 205)  (1520 205)  routing T_29_12.sp4_v_t_39 <X> T_29_12.sp4_v_b_10


LogicTile_30_12

 (8 1)  (1572 193)  (1572 193)  routing T_30_12.sp4_h_l_42 <X> T_30_12.sp4_v_b_1
 (9 1)  (1573 193)  (1573 193)  routing T_30_12.sp4_h_l_42 <X> T_30_12.sp4_v_b_1
 (10 1)  (1574 193)  (1574 193)  routing T_30_12.sp4_h_l_42 <X> T_30_12.sp4_v_b_1


LogicTile_32_12

 (13 8)  (1685 200)  (1685 200)  routing T_32_12.sp4_h_l_45 <X> T_32_12.sp4_v_b_8
 (12 9)  (1684 201)  (1684 201)  routing T_32_12.sp4_h_l_45 <X> T_32_12.sp4_v_b_8


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (4 0)  (13 176)  (13 176)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g0_0
 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 177)  (12 177)  routing T_0_11.span4_vert_b_8 <X> T_0_11.lc_trk_g0_0
 (7 1)  (10 177)  (10 177)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (10 5)  (7 181)  (7 181)  routing T_0_11.lc_trk_g0_7 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 182)  (12 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (6 6)  (11 182)  (11 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (7 6)  (10 182)  (10 182)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
 (8 6)  (9 182)  (9 182)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (8 7)  (9 183)  (9 183)  routing T_0_11.span4_horz_47 <X> T_0_11.lc_trk_g0_7
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 187)  (5 187)  routing T_0_11.lc_trk_g1_6 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (4 15)  (13 191)  (13 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (5 15)  (12 191)  (12 191)  routing T_0_11.span4_vert_b_6 <X> T_0_11.lc_trk_g1_6
 (7 15)  (10 191)  (10 191)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_1_11

 (9 14)  (27 190)  (27 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47
 (10 14)  (28 190)  (28 190)  routing T_1_11.sp4_h_r_7 <X> T_1_11.sp4_h_l_47


LogicTile_5_11

 (8 10)  (242 186)  (242 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42
 (9 10)  (243 186)  (243 186)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_42


LogicTile_6_11

 (17 0)  (305 176)  (305 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (14 1)  (302 177)  (302 177)  routing T_6_11.sp4_r_v_b_35 <X> T_6_11.lc_trk_g0_0
 (17 1)  (305 177)  (305 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (306 177)  (306 177)  routing T_6_11.sp4_r_v_b_34 <X> T_6_11.lc_trk_g0_1
 (0 2)  (288 178)  (288 178)  routing T_6_11.glb_netwk_2 <X> T_6_11.wire_logic_cluster/lc_7/clk
 (2 2)  (290 178)  (290 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 180)  (289 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 181)  (288 181)  routing T_6_11.glb_netwk_3 <X> T_6_11.wire_logic_cluster/lc_7/cen
 (14 7)  (302 183)  (302 183)  routing T_6_11.sp4_r_v_b_28 <X> T_6_11.lc_trk_g1_4
 (17 7)  (305 183)  (305 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 11)  (305 187)  (305 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (314 188)  (314 188)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 188)  (317 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 188)  (319 188)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 188)  (320 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (322 188)  (322 188)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (324 188)  (324 188)  LC_6 Logic Functioning bit
 (37 12)  (325 188)  (325 188)  LC_6 Logic Functioning bit
 (38 12)  (326 188)  (326 188)  LC_6 Logic Functioning bit
 (39 12)  (327 188)  (327 188)  LC_6 Logic Functioning bit
 (40 12)  (328 188)  (328 188)  LC_6 Logic Functioning bit
 (41 12)  (329 188)  (329 188)  LC_6 Logic Functioning bit
 (43 12)  (331 188)  (331 188)  LC_6 Logic Functioning bit
 (45 12)  (333 188)  (333 188)  LC_6 Logic Functioning bit
 (52 12)  (340 188)  (340 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (316 189)  (316 189)  routing T_6_11.lc_trk_g2_4 <X> T_6_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 189)  (317 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 189)  (320 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (324 189)  (324 189)  LC_6 Logic Functioning bit
 (37 13)  (325 189)  (325 189)  LC_6 Logic Functioning bit
 (38 13)  (326 189)  (326 189)  LC_6 Logic Functioning bit
 (39 13)  (327 189)  (327 189)  LC_6 Logic Functioning bit
 (40 13)  (328 189)  (328 189)  LC_6 Logic Functioning bit
 (41 13)  (329 189)  (329 189)  LC_6 Logic Functioning bit
 (42 13)  (330 189)  (330 189)  LC_6 Logic Functioning bit
 (43 13)  (331 189)  (331 189)  LC_6 Logic Functioning bit
 (44 13)  (332 189)  (332 189)  LC_6 Logic Functioning bit
 (0 14)  (288 190)  (288 190)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 190)  (289 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 191)  (288 191)  routing T_6_11.glb_netwk_6 <X> T_6_11.wire_logic_cluster/lc_7/s_r


LogicTile_9_11

 (5 15)  (443 191)  (443 191)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_v_t_44


LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_11

 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_41


LogicTile_19_11

 (3 4)  (985 180)  (985 180)  routing T_19_11.sp12_v_t_23 <X> T_19_11.sp12_h_r_0


LogicTile_27_11

 (31 4)  (1433 180)  (1433 180)  routing T_27_11.lc_trk_g1_4 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1434 180)  (1434 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1436 180)  (1436 180)  routing T_27_11.lc_trk_g1_4 <X> T_27_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (1442 180)  (1442 180)  LC_2 Logic Functioning bit
 (41 4)  (1443 180)  (1443 180)  LC_2 Logic Functioning bit
 (42 4)  (1444 180)  (1444 180)  LC_2 Logic Functioning bit
 (43 4)  (1445 180)  (1445 180)  LC_2 Logic Functioning bit
 (40 5)  (1442 181)  (1442 181)  LC_2 Logic Functioning bit
 (41 5)  (1443 181)  (1443 181)  LC_2 Logic Functioning bit
 (42 5)  (1444 181)  (1444 181)  LC_2 Logic Functioning bit
 (43 5)  (1445 181)  (1445 181)  LC_2 Logic Functioning bit
 (46 5)  (1448 181)  (1448 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 7)  (1416 183)  (1416 183)  routing T_27_11.top_op_4 <X> T_27_11.lc_trk_g1_4
 (15 7)  (1417 183)  (1417 183)  routing T_27_11.top_op_4 <X> T_27_11.lc_trk_g1_4
 (17 7)  (1419 183)  (1419 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4


LogicTile_28_11

 (22 0)  (1478 176)  (1478 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1479 176)  (1479 176)  routing T_28_11.sp12_h_l_16 <X> T_28_11.lc_trk_g0_3
 (21 1)  (1477 177)  (1477 177)  routing T_28_11.sp12_h_l_16 <X> T_28_11.lc_trk_g0_3
 (0 2)  (1456 178)  (1456 178)  routing T_28_11.glb_netwk_2 <X> T_28_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 178)  (1458 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1457 180)  (1457 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1456 181)  (1456 181)  routing T_28_11.glb_netwk_3 <X> T_28_11.wire_logic_cluster/lc_7/cen
 (21 8)  (1477 184)  (1477 184)  routing T_28_11.sp4_v_t_22 <X> T_28_11.lc_trk_g2_3
 (22 8)  (1478 184)  (1478 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1479 184)  (1479 184)  routing T_28_11.sp4_v_t_22 <X> T_28_11.lc_trk_g2_3
 (9 9)  (1465 185)  (1465 185)  routing T_28_11.sp4_v_t_42 <X> T_28_11.sp4_v_b_7
 (21 9)  (1477 185)  (1477 185)  routing T_28_11.sp4_v_t_22 <X> T_28_11.lc_trk_g2_3
 (27 10)  (1483 186)  (1483 186)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1484 186)  (1484 186)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 186)  (1485 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 186)  (1486 186)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (1487 186)  (1487 186)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 186)  (1488 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1489 186)  (1489 186)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 186)  (1492 186)  LC_5 Logic Functioning bit
 (37 10)  (1493 186)  (1493 186)  LC_5 Logic Functioning bit
 (38 10)  (1494 186)  (1494 186)  LC_5 Logic Functioning bit
 (39 10)  (1495 186)  (1495 186)  LC_5 Logic Functioning bit
 (40 10)  (1496 186)  (1496 186)  LC_5 Logic Functioning bit
 (41 10)  (1497 186)  (1497 186)  LC_5 Logic Functioning bit
 (42 10)  (1498 186)  (1498 186)  LC_5 Logic Functioning bit
 (43 10)  (1499 186)  (1499 186)  LC_5 Logic Functioning bit
 (45 10)  (1501 186)  (1501 186)  LC_5 Logic Functioning bit
 (14 11)  (1470 187)  (1470 187)  routing T_28_11.sp12_v_b_20 <X> T_28_11.lc_trk_g2_4
 (16 11)  (1472 187)  (1472 187)  routing T_28_11.sp12_v_b_20 <X> T_28_11.lc_trk_g2_4
 (17 11)  (1473 187)  (1473 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1482 187)  (1482 187)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1484 187)  (1484 187)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1485 187)  (1485 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1486 187)  (1486 187)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (1488 187)  (1488 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1491 187)  (1491 187)  routing T_28_11.lc_trk_g0_3 <X> T_28_11.input_2_5
 (36 11)  (1492 187)  (1492 187)  LC_5 Logic Functioning bit
 (37 11)  (1493 187)  (1493 187)  LC_5 Logic Functioning bit
 (38 11)  (1494 187)  (1494 187)  LC_5 Logic Functioning bit
 (40 11)  (1496 187)  (1496 187)  LC_5 Logic Functioning bit
 (41 11)  (1497 187)  (1497 187)  LC_5 Logic Functioning bit
 (42 11)  (1498 187)  (1498 187)  LC_5 Logic Functioning bit
 (43 11)  (1499 187)  (1499 187)  LC_5 Logic Functioning bit
 (44 11)  (1500 187)  (1500 187)  LC_5 Logic Functioning bit
 (26 12)  (1482 188)  (1482 188)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (1485 188)  (1485 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 188)  (1488 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 188)  (1489 188)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (1491 188)  (1491 188)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.input_2_6
 (36 12)  (1492 188)  (1492 188)  LC_6 Logic Functioning bit
 (38 12)  (1494 188)  (1494 188)  LC_6 Logic Functioning bit
 (39 12)  (1495 188)  (1495 188)  LC_6 Logic Functioning bit
 (40 12)  (1496 188)  (1496 188)  LC_6 Logic Functioning bit
 (41 12)  (1497 188)  (1497 188)  LC_6 Logic Functioning bit
 (42 12)  (1498 188)  (1498 188)  LC_6 Logic Functioning bit
 (43 12)  (1499 188)  (1499 188)  LC_6 Logic Functioning bit
 (45 12)  (1501 188)  (1501 188)  LC_6 Logic Functioning bit
 (26 13)  (1482 189)  (1482 189)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (1483 189)  (1483 189)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (1484 189)  (1484 189)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 189)  (1485 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 189)  (1486 189)  routing T_28_11.lc_trk_g0_3 <X> T_28_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (1487 189)  (1487 189)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 189)  (1488 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1489 189)  (1489 189)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.input_2_6
 (36 13)  (1492 189)  (1492 189)  LC_6 Logic Functioning bit
 (37 13)  (1493 189)  (1493 189)  LC_6 Logic Functioning bit
 (38 13)  (1494 189)  (1494 189)  LC_6 Logic Functioning bit
 (39 13)  (1495 189)  (1495 189)  LC_6 Logic Functioning bit
 (40 13)  (1496 189)  (1496 189)  LC_6 Logic Functioning bit
 (41 13)  (1497 189)  (1497 189)  LC_6 Logic Functioning bit
 (42 13)  (1498 189)  (1498 189)  LC_6 Logic Functioning bit
 (43 13)  (1499 189)  (1499 189)  LC_6 Logic Functioning bit
 (44 13)  (1500 189)  (1500 189)  LC_6 Logic Functioning bit
 (0 14)  (1456 190)  (1456 190)  routing T_28_11.glb_netwk_6 <X> T_28_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 190)  (1457 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1478 190)  (1478 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (1483 190)  (1483 190)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 190)  (1484 190)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 190)  (1485 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 190)  (1486 190)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (1487 190)  (1487 190)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1488 190)  (1488 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1489 190)  (1489 190)  routing T_28_11.lc_trk_g2_4 <X> T_28_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 190)  (1492 190)  LC_7 Logic Functioning bit
 (37 14)  (1493 190)  (1493 190)  LC_7 Logic Functioning bit
 (38 14)  (1494 190)  (1494 190)  LC_7 Logic Functioning bit
 (39 14)  (1495 190)  (1495 190)  LC_7 Logic Functioning bit
 (40 14)  (1496 190)  (1496 190)  LC_7 Logic Functioning bit
 (41 14)  (1497 190)  (1497 190)  LC_7 Logic Functioning bit
 (42 14)  (1498 190)  (1498 190)  LC_7 Logic Functioning bit
 (43 14)  (1499 190)  (1499 190)  LC_7 Logic Functioning bit
 (45 14)  (1501 190)  (1501 190)  LC_7 Logic Functioning bit
 (0 15)  (1456 191)  (1456 191)  routing T_28_11.glb_netwk_6 <X> T_28_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (1482 191)  (1482 191)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 191)  (1484 191)  routing T_28_11.lc_trk_g2_3 <X> T_28_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 191)  (1485 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1486 191)  (1486 191)  routing T_28_11.lc_trk_g3_7 <X> T_28_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (1488 191)  (1488 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1491 191)  (1491 191)  routing T_28_11.lc_trk_g0_3 <X> T_28_11.input_2_7
 (36 15)  (1492 191)  (1492 191)  LC_7 Logic Functioning bit
 (37 15)  (1493 191)  (1493 191)  LC_7 Logic Functioning bit
 (38 15)  (1494 191)  (1494 191)  LC_7 Logic Functioning bit
 (40 15)  (1496 191)  (1496 191)  LC_7 Logic Functioning bit
 (41 15)  (1497 191)  (1497 191)  LC_7 Logic Functioning bit
 (42 15)  (1498 191)  (1498 191)  LC_7 Logic Functioning bit
 (43 15)  (1499 191)  (1499 191)  LC_7 Logic Functioning bit
 (44 15)  (1500 191)  (1500 191)  LC_7 Logic Functioning bit


LogicTile_31_11

 (4 1)  (1622 177)  (1622 177)  routing T_31_11.sp4_h_l_41 <X> T_31_11.sp4_h_r_0
 (6 1)  (1624 177)  (1624 177)  routing T_31_11.sp4_h_l_41 <X> T_31_11.sp4_h_r_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 183)  (1739 183)  routing T_33_11.span4_horz_13 <X> T_33_11.span4_vert_b_2
 (14 7)  (1740 183)  (1740 183)  routing T_33_11.span4_horz_13 <X> T_33_11.span4_vert_b_2


IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_10

 (17 0)  (305 160)  (305 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (288 162)  (288 162)  routing T_6_10.glb_netwk_2 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (290 162)  (290 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (289 164)  (289 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (3 4)  (291 164)  (291 164)  routing T_6_10.sp12_v_t_23 <X> T_6_10.sp12_h_r_0
 (26 4)  (314 164)  (314 164)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 164)  (317 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (319 164)  (319 164)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 164)  (320 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 164)  (321 164)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 164)  (322 164)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 164)  (324 164)  LC_2 Logic Functioning bit
 (37 4)  (325 164)  (325 164)  LC_2 Logic Functioning bit
 (38 4)  (326 164)  (326 164)  LC_2 Logic Functioning bit
 (40 4)  (328 164)  (328 164)  LC_2 Logic Functioning bit
 (41 4)  (329 164)  (329 164)  LC_2 Logic Functioning bit
 (42 4)  (330 164)  (330 164)  LC_2 Logic Functioning bit
 (43 4)  (331 164)  (331 164)  LC_2 Logic Functioning bit
 (45 4)  (333 164)  (333 164)  LC_2 Logic Functioning bit
 (0 5)  (288 165)  (288 165)  routing T_6_10.glb_netwk_3 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (26 5)  (314 165)  (314 165)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (315 165)  (315 165)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 165)  (316 165)  routing T_6_10.lc_trk_g3_7 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 165)  (317 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 165)  (319 165)  routing T_6_10.lc_trk_g3_6 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (320 165)  (320 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (321 165)  (321 165)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.input_2_2
 (34 5)  (322 165)  (322 165)  routing T_6_10.lc_trk_g3_1 <X> T_6_10.input_2_2
 (36 5)  (324 165)  (324 165)  LC_2 Logic Functioning bit
 (37 5)  (325 165)  (325 165)  LC_2 Logic Functioning bit
 (38 5)  (326 165)  (326 165)  LC_2 Logic Functioning bit
 (39 5)  (327 165)  (327 165)  LC_2 Logic Functioning bit
 (40 5)  (328 165)  (328 165)  LC_2 Logic Functioning bit
 (41 5)  (329 165)  (329 165)  LC_2 Logic Functioning bit
 (42 5)  (330 165)  (330 165)  LC_2 Logic Functioning bit
 (43 5)  (331 165)  (331 165)  LC_2 Logic Functioning bit
 (44 5)  (332 165)  (332 165)  LC_2 Logic Functioning bit
 (48 5)  (336 165)  (336 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 12)  (305 172)  (305 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (306 173)  (306 173)  routing T_6_10.sp4_r_v_b_41 <X> T_6_10.lc_trk_g3_1
 (0 14)  (288 174)  (288 174)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 174)  (289 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 174)  (310 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (288 175)  (288 175)  routing T_6_10.glb_netwk_6 <X> T_6_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (309 175)  (309 175)  routing T_6_10.sp4_r_v_b_47 <X> T_6_10.lc_trk_g3_7
 (22 15)  (310 175)  (310 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 175)  (313 175)  routing T_6_10.sp4_r_v_b_46 <X> T_6_10.lc_trk_g3_6


LogicTile_12_10

 (2 4)  (602 164)  (602 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_10

 (13 4)  (667 164)  (667 164)  routing T_13_10.sp4_v_t_40 <X> T_13_10.sp4_v_b_5


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (8 9)  (770 169)  (770 169)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_7
 (9 9)  (771 169)  (771 169)  routing T_15_10.sp4_h_l_42 <X> T_15_10.sp4_v_b_7


LogicTile_22_10

 (3 6)  (1147 166)  (1147 166)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23
 (3 7)  (1147 167)  (1147 167)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_v_t_23


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (13 13)  (1361 173)  (1361 173)  routing T_26_10.sp4_v_t_43 <X> T_26_10.sp4_h_r_11


LogicTile_27_10

 (3 0)  (1405 160)  (1405 160)  routing T_27_10.sp12_v_t_23 <X> T_27_10.sp12_v_b_0
 (0 2)  (1402 162)  (1402 162)  routing T_27_10.glb_netwk_2 <X> T_27_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 162)  (1404 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (25 2)  (1427 162)  (1427 162)  routing T_27_10.sp4_h_l_11 <X> T_27_10.lc_trk_g0_6
 (22 3)  (1424 163)  (1424 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1425 163)  (1425 163)  routing T_27_10.sp4_h_l_11 <X> T_27_10.lc_trk_g0_6
 (24 3)  (1426 163)  (1426 163)  routing T_27_10.sp4_h_l_11 <X> T_27_10.lc_trk_g0_6
 (25 3)  (1427 163)  (1427 163)  routing T_27_10.sp4_h_l_11 <X> T_27_10.lc_trk_g0_6
 (1 4)  (1403 164)  (1403 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (12 4)  (1414 164)  (1414 164)  routing T_27_10.sp4_v_t_40 <X> T_27_10.sp4_h_r_5
 (0 5)  (1402 165)  (1402 165)  routing T_27_10.glb_netwk_3 <X> T_27_10.wire_logic_cluster/lc_7/cen
 (26 6)  (1428 166)  (1428 166)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (1431 166)  (1431 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1432 166)  (1432 166)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (1433 166)  (1433 166)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1434 166)  (1434 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1435 166)  (1435 166)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (1438 166)  (1438 166)  LC_3 Logic Functioning bit
 (37 6)  (1439 166)  (1439 166)  LC_3 Logic Functioning bit
 (38 6)  (1440 166)  (1440 166)  LC_3 Logic Functioning bit
 (39 6)  (1441 166)  (1441 166)  LC_3 Logic Functioning bit
 (40 6)  (1442 166)  (1442 166)  LC_3 Logic Functioning bit
 (41 6)  (1443 166)  (1443 166)  LC_3 Logic Functioning bit
 (42 6)  (1444 166)  (1444 166)  LC_3 Logic Functioning bit
 (43 6)  (1445 166)  (1445 166)  LC_3 Logic Functioning bit
 (45 6)  (1447 166)  (1447 166)  LC_3 Logic Functioning bit
 (26 7)  (1428 167)  (1428 167)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (1429 167)  (1429 167)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (1430 167)  (1430 167)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (1431 167)  (1431 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1432 167)  (1432 167)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (1434 167)  (1434 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1435 167)  (1435 167)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.input_2_3
 (34 7)  (1436 167)  (1436 167)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.input_2_3
 (35 7)  (1437 167)  (1437 167)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.input_2_3
 (36 7)  (1438 167)  (1438 167)  LC_3 Logic Functioning bit
 (37 7)  (1439 167)  (1439 167)  LC_3 Logic Functioning bit
 (38 7)  (1440 167)  (1440 167)  LC_3 Logic Functioning bit
 (40 7)  (1442 167)  (1442 167)  LC_3 Logic Functioning bit
 (41 7)  (1443 167)  (1443 167)  LC_3 Logic Functioning bit
 (42 7)  (1444 167)  (1444 167)  LC_3 Logic Functioning bit
 (43 7)  (1445 167)  (1445 167)  LC_3 Logic Functioning bit
 (44 7)  (1446 167)  (1446 167)  LC_3 Logic Functioning bit
 (48 7)  (1450 167)  (1450 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 11)  (1417 171)  (1417 171)  routing T_27_10.sp4_v_t_33 <X> T_27_10.lc_trk_g2_4
 (16 11)  (1418 171)  (1418 171)  routing T_27_10.sp4_v_t_33 <X> T_27_10.lc_trk_g2_4
 (17 11)  (1419 171)  (1419 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 12)  (1428 172)  (1428 172)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (1429 172)  (1429 172)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1430 172)  (1430 172)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1431 172)  (1431 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1433 172)  (1433 172)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1434 172)  (1434 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1435 172)  (1435 172)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1436 172)  (1436 172)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 172)  (1437 172)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.input_2_6
 (36 12)  (1438 172)  (1438 172)  LC_6 Logic Functioning bit
 (38 12)  (1440 172)  (1440 172)  LC_6 Logic Functioning bit
 (39 12)  (1441 172)  (1441 172)  LC_6 Logic Functioning bit
 (40 12)  (1442 172)  (1442 172)  LC_6 Logic Functioning bit
 (41 12)  (1443 172)  (1443 172)  LC_6 Logic Functioning bit
 (42 12)  (1444 172)  (1444 172)  LC_6 Logic Functioning bit
 (43 12)  (1445 172)  (1445 172)  LC_6 Logic Functioning bit
 (45 12)  (1447 172)  (1447 172)  LC_6 Logic Functioning bit
 (22 13)  (1424 173)  (1424 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1428 173)  (1428 173)  routing T_27_10.lc_trk_g0_6 <X> T_27_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1431 173)  (1431 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1432 173)  (1432 173)  routing T_27_10.lc_trk_g3_2 <X> T_27_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (1433 173)  (1433 173)  routing T_27_10.lc_trk_g3_6 <X> T_27_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (1434 173)  (1434 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1435 173)  (1435 173)  routing T_27_10.lc_trk_g2_4 <X> T_27_10.input_2_6
 (36 13)  (1438 173)  (1438 173)  LC_6 Logic Functioning bit
 (37 13)  (1439 173)  (1439 173)  LC_6 Logic Functioning bit
 (38 13)  (1440 173)  (1440 173)  LC_6 Logic Functioning bit
 (39 13)  (1441 173)  (1441 173)  LC_6 Logic Functioning bit
 (40 13)  (1442 173)  (1442 173)  LC_6 Logic Functioning bit
 (41 13)  (1443 173)  (1443 173)  LC_6 Logic Functioning bit
 (42 13)  (1444 173)  (1444 173)  LC_6 Logic Functioning bit
 (43 13)  (1445 173)  (1445 173)  LC_6 Logic Functioning bit
 (44 13)  (1446 173)  (1446 173)  LC_6 Logic Functioning bit
 (0 14)  (1402 174)  (1402 174)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 174)  (1403 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 175)  (1402 175)  routing T_27_10.glb_netwk_6 <X> T_27_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (1424 175)  (1424 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1427 175)  (1427 175)  routing T_27_10.sp4_r_v_b_46 <X> T_27_10.lc_trk_g3_6


LogicTile_28_10

 (31 2)  (1487 162)  (1487 162)  routing T_28_10.lc_trk_g0_6 <X> T_28_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (1488 162)  (1488 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1496 162)  (1496 162)  LC_1 Logic Functioning bit
 (41 2)  (1497 162)  (1497 162)  LC_1 Logic Functioning bit
 (42 2)  (1498 162)  (1498 162)  LC_1 Logic Functioning bit
 (43 2)  (1499 162)  (1499 162)  LC_1 Logic Functioning bit
 (22 3)  (1478 163)  (1478 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1480 163)  (1480 163)  routing T_28_10.top_op_6 <X> T_28_10.lc_trk_g0_6
 (25 3)  (1481 163)  (1481 163)  routing T_28_10.top_op_6 <X> T_28_10.lc_trk_g0_6
 (31 3)  (1487 163)  (1487 163)  routing T_28_10.lc_trk_g0_6 <X> T_28_10.wire_logic_cluster/lc_1/in_3
 (40 3)  (1496 163)  (1496 163)  LC_1 Logic Functioning bit
 (41 3)  (1497 163)  (1497 163)  LC_1 Logic Functioning bit
 (42 3)  (1498 163)  (1498 163)  LC_1 Logic Functioning bit
 (43 3)  (1499 163)  (1499 163)  LC_1 Logic Functioning bit
 (53 3)  (1509 163)  (1509 163)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (31 4)  (1487 164)  (1487 164)  routing T_28_10.lc_trk_g1_6 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (1488 164)  (1488 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 164)  (1490 164)  routing T_28_10.lc_trk_g1_6 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (1496 164)  (1496 164)  LC_2 Logic Functioning bit
 (41 4)  (1497 164)  (1497 164)  LC_2 Logic Functioning bit
 (42 4)  (1498 164)  (1498 164)  LC_2 Logic Functioning bit
 (43 4)  (1499 164)  (1499 164)  LC_2 Logic Functioning bit
 (46 4)  (1502 164)  (1502 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (1487 165)  (1487 165)  routing T_28_10.lc_trk_g1_6 <X> T_28_10.wire_logic_cluster/lc_2/in_3
 (40 5)  (1496 165)  (1496 165)  LC_2 Logic Functioning bit
 (41 5)  (1497 165)  (1497 165)  LC_2 Logic Functioning bit
 (42 5)  (1498 165)  (1498 165)  LC_2 Logic Functioning bit
 (43 5)  (1499 165)  (1499 165)  LC_2 Logic Functioning bit
 (15 6)  (1471 166)  (1471 166)  routing T_28_10.top_op_5 <X> T_28_10.lc_trk_g1_5
 (17 6)  (1473 166)  (1473 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1478 166)  (1478 166)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1480 166)  (1480 166)  routing T_28_10.top_op_7 <X> T_28_10.lc_trk_g1_7
 (25 6)  (1481 166)  (1481 166)  routing T_28_10.lft_op_6 <X> T_28_10.lc_trk_g1_6
 (31 6)  (1487 166)  (1487 166)  routing T_28_10.lc_trk_g1_7 <X> T_28_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 166)  (1488 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 166)  (1490 166)  routing T_28_10.lc_trk_g1_7 <X> T_28_10.wire_logic_cluster/lc_3/in_3
 (40 6)  (1496 166)  (1496 166)  LC_3 Logic Functioning bit
 (41 6)  (1497 166)  (1497 166)  LC_3 Logic Functioning bit
 (42 6)  (1498 166)  (1498 166)  LC_3 Logic Functioning bit
 (43 6)  (1499 166)  (1499 166)  LC_3 Logic Functioning bit
 (53 6)  (1509 166)  (1509 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (1474 167)  (1474 167)  routing T_28_10.top_op_5 <X> T_28_10.lc_trk_g1_5
 (21 7)  (1477 167)  (1477 167)  routing T_28_10.top_op_7 <X> T_28_10.lc_trk_g1_7
 (22 7)  (1478 167)  (1478 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1480 167)  (1480 167)  routing T_28_10.lft_op_6 <X> T_28_10.lc_trk_g1_6
 (31 7)  (1487 167)  (1487 167)  routing T_28_10.lc_trk_g1_7 <X> T_28_10.wire_logic_cluster/lc_3/in_3
 (40 7)  (1496 167)  (1496 167)  LC_3 Logic Functioning bit
 (41 7)  (1497 167)  (1497 167)  LC_3 Logic Functioning bit
 (42 7)  (1498 167)  (1498 167)  LC_3 Logic Functioning bit
 (43 7)  (1499 167)  (1499 167)  LC_3 Logic Functioning bit
 (31 10)  (1487 170)  (1487 170)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 170)  (1488 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1490 170)  (1490 170)  routing T_28_10.lc_trk_g1_5 <X> T_28_10.wire_logic_cluster/lc_5/in_3
 (40 10)  (1496 170)  (1496 170)  LC_5 Logic Functioning bit
 (41 10)  (1497 170)  (1497 170)  LC_5 Logic Functioning bit
 (42 10)  (1498 170)  (1498 170)  LC_5 Logic Functioning bit
 (43 10)  (1499 170)  (1499 170)  LC_5 Logic Functioning bit
 (53 10)  (1509 170)  (1509 170)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (40 11)  (1496 171)  (1496 171)  LC_5 Logic Functioning bit
 (41 11)  (1497 171)  (1497 171)  LC_5 Logic Functioning bit
 (42 11)  (1498 171)  (1498 171)  LC_5 Logic Functioning bit
 (43 11)  (1499 171)  (1499 171)  LC_5 Logic Functioning bit


LogicTile_29_10

 (10 8)  (1520 168)  (1520 168)  routing T_29_10.sp4_v_t_39 <X> T_29_10.sp4_h_r_7
 (13 8)  (1523 168)  (1523 168)  routing T_29_10.sp4_v_t_45 <X> T_29_10.sp4_v_b_8
 (13 12)  (1523 172)  (1523 172)  routing T_29_10.sp4_v_t_46 <X> T_29_10.sp4_v_b_11


LogicTile_31_10

 (5 0)  (1623 160)  (1623 160)  routing T_31_10.sp4_h_l_44 <X> T_31_10.sp4_h_r_0
 (4 1)  (1622 161)  (1622 161)  routing T_31_10.sp4_h_l_44 <X> T_31_10.sp4_h_r_0
 (12 8)  (1630 168)  (1630 168)  routing T_31_10.sp4_h_l_40 <X> T_31_10.sp4_h_r_8
 (13 9)  (1631 169)  (1631 169)  routing T_31_10.sp4_h_l_40 <X> T_31_10.sp4_h_r_8


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 162)  (1730 162)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (4 3)  (1730 163)  (1730 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (5 3)  (1731 163)  (1731 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (6 3)  (1732 163)  (1732 163)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g0_2
 (7 3)  (1733 163)  (1733 163)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
 (5 4)  (1731 164)  (1731 164)  routing T_33_10.span4_horz_21 <X> T_33_10.lc_trk_g0_5
 (6 4)  (1732 164)  (1732 164)  routing T_33_10.span4_horz_21 <X> T_33_10.lc_trk_g0_5
 (7 4)  (1733 164)  (1733 164)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 167)  (1739 167)  routing T_33_10.span4_horz_13 <X> T_33_10.span4_vert_b_2
 (14 7)  (1740 167)  (1740 167)  routing T_33_10.span4_horz_13 <X> T_33_10.span4_vert_b_2
 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g0_5 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g0_2 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 147)  (4 147)  routing T_0_9.span4_horz_31 <X> T_0_9.span4_vert_b_1
 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9

 (8 10)  (80 154)  (80 154)  routing T_2_9.sp4_h_r_7 <X> T_2_9.sp4_h_l_42


LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (26 2)  (260 146)  (260 146)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (37 2)  (271 146)  (271 146)  LC_1 Logic Functioning bit
 (39 2)  (273 146)  (273 146)  LC_1 Logic Functioning bit
 (40 2)  (274 146)  (274 146)  LC_1 Logic Functioning bit
 (42 2)  (276 146)  (276 146)  LC_1 Logic Functioning bit
 (52 2)  (286 146)  (286 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (261 147)  (261 147)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 147)  (262 147)  routing T_5_9.lc_trk_g3_4 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 147)  (263 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 147)  (270 147)  LC_1 Logic Functioning bit
 (38 3)  (272 147)  (272 147)  LC_1 Logic Functioning bit
 (41 3)  (275 147)  (275 147)  LC_1 Logic Functioning bit
 (43 3)  (277 147)  (277 147)  LC_1 Logic Functioning bit
 (31 10)  (265 154)  (265 154)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 154)  (266 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 154)  (267 154)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 154)  (268 154)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (40 10)  (274 154)  (274 154)  LC_5 Logic Functioning bit
 (41 10)  (275 154)  (275 154)  LC_5 Logic Functioning bit
 (42 10)  (276 154)  (276 154)  LC_5 Logic Functioning bit
 (43 10)  (277 154)  (277 154)  LC_5 Logic Functioning bit
 (31 11)  (265 155)  (265 155)  routing T_5_9.lc_trk_g3_7 <X> T_5_9.wire_logic_cluster/lc_5/in_3
 (40 11)  (274 155)  (274 155)  LC_5 Logic Functioning bit
 (41 11)  (275 155)  (275 155)  LC_5 Logic Functioning bit
 (42 11)  (276 155)  (276 155)  LC_5 Logic Functioning bit
 (43 11)  (277 155)  (277 155)  LC_5 Logic Functioning bit
 (47 11)  (281 155)  (281 155)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 14)  (248 158)  (248 158)  routing T_5_9.rgt_op_4 <X> T_5_9.lc_trk_g3_4
 (21 14)  (255 158)  (255 158)  routing T_5_9.rgt_op_7 <X> T_5_9.lc_trk_g3_7
 (22 14)  (256 158)  (256 158)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 158)  (258 158)  routing T_5_9.rgt_op_7 <X> T_5_9.lc_trk_g3_7
 (7 15)  (241 159)  (241 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (249 159)  (249 159)  routing T_5_9.rgt_op_4 <X> T_5_9.lc_trk_g3_4
 (17 15)  (251 159)  (251 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_9

 (0 2)  (288 146)  (288 146)  routing T_6_9.glb_netwk_2 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (290 146)  (290 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (302 146)  (302 146)  routing T_6_9.sp12_h_l_3 <X> T_6_9.lc_trk_g0_4
 (14 3)  (302 147)  (302 147)  routing T_6_9.sp12_h_l_3 <X> T_6_9.lc_trk_g0_4
 (15 3)  (303 147)  (303 147)  routing T_6_9.sp12_h_l_3 <X> T_6_9.lc_trk_g0_4
 (17 3)  (305 147)  (305 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (289 148)  (289 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 149)  (288 149)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/cen
 (26 6)  (314 150)  (314 150)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 150)  (315 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 150)  (316 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 150)  (317 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 150)  (319 150)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 150)  (320 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 150)  (324 150)  LC_3 Logic Functioning bit
 (37 6)  (325 150)  (325 150)  LC_3 Logic Functioning bit
 (38 6)  (326 150)  (326 150)  LC_3 Logic Functioning bit
 (40 6)  (328 150)  (328 150)  LC_3 Logic Functioning bit
 (41 6)  (329 150)  (329 150)  LC_3 Logic Functioning bit
 (42 6)  (330 150)  (330 150)  LC_3 Logic Functioning bit
 (43 6)  (331 150)  (331 150)  LC_3 Logic Functioning bit
 (45 6)  (333 150)  (333 150)  LC_3 Logic Functioning bit
 (16 7)  (304 151)  (304 151)  routing T_6_9.sp12_h_r_12 <X> T_6_9.lc_trk_g1_4
 (17 7)  (305 151)  (305 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 7)  (315 151)  (315 151)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 151)  (317 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 151)  (318 151)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 151)  (320 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 151)  (321 151)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.input_2_3
 (36 7)  (324 151)  (324 151)  LC_3 Logic Functioning bit
 (37 7)  (325 151)  (325 151)  LC_3 Logic Functioning bit
 (38 7)  (326 151)  (326 151)  LC_3 Logic Functioning bit
 (39 7)  (327 151)  (327 151)  LC_3 Logic Functioning bit
 (40 7)  (328 151)  (328 151)  LC_3 Logic Functioning bit
 (41 7)  (329 151)  (329 151)  LC_3 Logic Functioning bit
 (42 7)  (330 151)  (330 151)  LC_3 Logic Functioning bit
 (43 7)  (331 151)  (331 151)  LC_3 Logic Functioning bit
 (44 7)  (332 151)  (332 151)  LC_3 Logic Functioning bit
 (48 7)  (336 151)  (336 151)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (303 152)  (303 152)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g2_1
 (16 8)  (304 152)  (304 152)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g2_1
 (17 8)  (305 152)  (305 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (306 152)  (306 152)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g2_1
 (26 8)  (314 152)  (314 152)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (316 152)  (316 152)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 152)  (317 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 152)  (318 152)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (319 152)  (319 152)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 152)  (320 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 152)  (322 152)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 152)  (324 152)  LC_4 Logic Functioning bit
 (37 8)  (325 152)  (325 152)  LC_4 Logic Functioning bit
 (38 8)  (326 152)  (326 152)  LC_4 Logic Functioning bit
 (39 8)  (327 152)  (327 152)  LC_4 Logic Functioning bit
 (40 8)  (328 152)  (328 152)  LC_4 Logic Functioning bit
 (41 8)  (329 152)  (329 152)  LC_4 Logic Functioning bit
 (42 8)  (330 152)  (330 152)  LC_4 Logic Functioning bit
 (43 8)  (331 152)  (331 152)  LC_4 Logic Functioning bit
 (45 8)  (333 152)  (333 152)  LC_4 Logic Functioning bit
 (18 9)  (306 153)  (306 153)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g2_1
 (29 9)  (317 153)  (317 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 153)  (318 153)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 153)  (320 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (321 153)  (321 153)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.input_2_4
 (34 9)  (322 153)  (322 153)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.input_2_4
 (36 9)  (324 153)  (324 153)  LC_4 Logic Functioning bit
 (37 9)  (325 153)  (325 153)  LC_4 Logic Functioning bit
 (38 9)  (326 153)  (326 153)  LC_4 Logic Functioning bit
 (39 9)  (327 153)  (327 153)  LC_4 Logic Functioning bit
 (41 9)  (329 153)  (329 153)  LC_4 Logic Functioning bit
 (42 9)  (330 153)  (330 153)  LC_4 Logic Functioning bit
 (43 9)  (331 153)  (331 153)  LC_4 Logic Functioning bit
 (44 9)  (332 153)  (332 153)  LC_4 Logic Functioning bit
 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (310 154)  (310 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (311 154)  (311 154)  routing T_6_9.sp12_v_b_23 <X> T_6_9.lc_trk_g2_7
 (7 11)  (295 155)  (295 155)  Column buffer control bit: LH_colbuf_cntl_2

 (21 11)  (309 155)  (309 155)  routing T_6_9.sp12_v_b_23 <X> T_6_9.lc_trk_g2_7
 (15 12)  (303 156)  (303 156)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g3_1
 (16 12)  (304 156)  (304 156)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g3_1
 (17 12)  (305 156)  (305 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (306 156)  (306 156)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g3_1
 (22 12)  (310 156)  (310 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (306 157)  (306 157)  routing T_6_9.sp4_h_r_41 <X> T_6_9.lc_trk_g3_1
 (21 13)  (309 157)  (309 157)  routing T_6_9.sp4_r_v_b_43 <X> T_6_9.lc_trk_g3_3
 (0 14)  (288 158)  (288 158)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 158)  (289 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (314 158)  (314 158)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (315 158)  (315 158)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 158)  (316 158)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 158)  (317 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 158)  (319 158)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 158)  (320 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 158)  (323 158)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.input_2_7
 (36 14)  (324 158)  (324 158)  LC_7 Logic Functioning bit
 (37 14)  (325 158)  (325 158)  LC_7 Logic Functioning bit
 (38 14)  (326 158)  (326 158)  LC_7 Logic Functioning bit
 (40 14)  (328 158)  (328 158)  LC_7 Logic Functioning bit
 (41 14)  (329 158)  (329 158)  LC_7 Logic Functioning bit
 (42 14)  (330 158)  (330 158)  LC_7 Logic Functioning bit
 (43 14)  (331 158)  (331 158)  LC_7 Logic Functioning bit
 (45 14)  (333 158)  (333 158)  LC_7 Logic Functioning bit
 (0 15)  (288 159)  (288 159)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6

 (27 15)  (315 159)  (315 159)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 159)  (317 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (320 159)  (320 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (321 159)  (321 159)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.input_2_7
 (35 15)  (323 159)  (323 159)  routing T_6_9.lc_trk_g2_7 <X> T_6_9.input_2_7
 (36 15)  (324 159)  (324 159)  LC_7 Logic Functioning bit
 (37 15)  (325 159)  (325 159)  LC_7 Logic Functioning bit
 (38 15)  (326 159)  (326 159)  LC_7 Logic Functioning bit
 (39 15)  (327 159)  (327 159)  LC_7 Logic Functioning bit
 (40 15)  (328 159)  (328 159)  LC_7 Logic Functioning bit
 (41 15)  (329 159)  (329 159)  LC_7 Logic Functioning bit
 (42 15)  (330 159)  (330 159)  LC_7 Logic Functioning bit
 (43 15)  (331 159)  (331 159)  LC_7 Logic Functioning bit
 (44 15)  (332 159)  (332 159)  LC_7 Logic Functioning bit


LogicTile_7_9

 (3 4)  (345 148)  (345 148)  routing T_7_9.sp12_v_t_23 <X> T_7_9.sp12_h_r_0
 (8 6)  (350 150)  (350 150)  routing T_7_9.sp4_v_t_47 <X> T_7_9.sp4_h_l_41
 (9 6)  (351 150)  (351 150)  routing T_7_9.sp4_v_t_47 <X> T_7_9.sp4_h_l_41
 (10 6)  (352 150)  (352 150)  routing T_7_9.sp4_v_t_47 <X> T_7_9.sp4_h_l_41
 (13 6)  (355 150)  (355 150)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_40
 (12 7)  (354 151)  (354 151)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_40
 (11 14)  (353 158)  (353 158)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46
 (13 14)  (355 158)  (355 158)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46
 (12 15)  (354 159)  (354 159)  routing T_7_9.sp4_h_r_5 <X> T_7_9.sp4_v_t_46


RAM_Tile_8_9

 (2 0)  (398 144)  (398 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (3 2)  (603 146)  (603 146)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_h_l_23
 (3 3)  (603 147)  (603 147)  routing T_12_9.sp12_h_r_0 <X> T_12_9.sp12_h_l_23


LogicTile_13_9

 (5 9)  (659 153)  (659 153)  routing T_13_9.sp4_h_r_6 <X> T_13_9.sp4_v_b_6


LogicTile_14_9

 (21 4)  (729 148)  (729 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (22 4)  (730 148)  (730 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 148)  (731 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (24 4)  (732 148)  (732 148)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (21 5)  (729 149)  (729 149)  routing T_14_9.sp4_h_r_19 <X> T_14_9.lc_trk_g1_3
 (22 10)  (730 154)  (730 154)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (731 154)  (731 154)  routing T_14_9.sp12_v_t_12 <X> T_14_9.lc_trk_g2_7
 (26 10)  (734 154)  (734 154)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 154)  (735 154)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 154)  (736 154)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 154)  (737 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 154)  (738 154)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 154)  (740 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 154)  (742 154)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 154)  (744 154)  LC_5 Logic Functioning bit
 (38 10)  (746 154)  (746 154)  LC_5 Logic Functioning bit
 (41 10)  (749 154)  (749 154)  LC_5 Logic Functioning bit
 (43 10)  (751 154)  (751 154)  LC_5 Logic Functioning bit
 (52 10)  (760 154)  (760 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (734 155)  (734 155)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 155)  (736 155)  routing T_14_9.lc_trk_g2_7 <X> T_14_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 155)  (737 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 155)  (738 155)  routing T_14_9.lc_trk_g3_7 <X> T_14_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 155)  (739 155)  routing T_14_9.lc_trk_g1_3 <X> T_14_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 155)  (745 155)  LC_5 Logic Functioning bit
 (39 11)  (747 155)  (747 155)  LC_5 Logic Functioning bit
 (41 11)  (749 155)  (749 155)  LC_5 Logic Functioning bit
 (43 11)  (751 155)  (751 155)  LC_5 Logic Functioning bit
 (22 14)  (730 158)  (730 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_15_9

 (29 0)  (791 144)  (791 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 144)  (792 144)  routing T_15_9.lc_trk_g0_5 <X> T_15_9.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 144)  (794 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 144)  (796 144)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 144)  (798 144)  LC_0 Logic Functioning bit
 (38 0)  (800 144)  (800 144)  LC_0 Logic Functioning bit
 (47 0)  (809 144)  (809 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (788 145)  (788 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 145)  (789 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 145)  (790 145)  routing T_15_9.lc_trk_g3_3 <X> T_15_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 145)  (791 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 145)  (793 145)  routing T_15_9.lc_trk_g1_2 <X> T_15_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 145)  (798 145)  LC_0 Logic Functioning bit
 (37 1)  (799 145)  (799 145)  LC_0 Logic Functioning bit
 (38 1)  (800 145)  (800 145)  LC_0 Logic Functioning bit
 (39 1)  (801 145)  (801 145)  LC_0 Logic Functioning bit
 (41 1)  (803 145)  (803 145)  LC_0 Logic Functioning bit
 (43 1)  (805 145)  (805 145)  LC_0 Logic Functioning bit
 (16 2)  (778 146)  (778 146)  routing T_15_9.sp4_v_b_13 <X> T_15_9.lc_trk_g0_5
 (17 2)  (779 146)  (779 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 146)  (780 146)  routing T_15_9.sp4_v_b_13 <X> T_15_9.lc_trk_g0_5
 (18 3)  (780 147)  (780 147)  routing T_15_9.sp4_v_b_13 <X> T_15_9.lc_trk_g0_5
 (22 5)  (784 149)  (784 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 149)  (785 149)  routing T_15_9.sp4_v_b_18 <X> T_15_9.lc_trk_g1_2
 (24 5)  (786 149)  (786 149)  routing T_15_9.sp4_v_b_18 <X> T_15_9.lc_trk_g1_2
 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 12)  (784 156)  (784 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 156)  (785 156)  routing T_15_9.sp12_v_b_11 <X> T_15_9.lc_trk_g3_3
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 3)  (819 147)  (819 147)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_l_23
 (3 4)  (819 148)  (819 148)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 5)  (819 149)  (819 149)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_h_r_0
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (17 6)  (833 150)  (833 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (27 10)  (843 154)  (843 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 154)  (844 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 154)  (845 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 154)  (846 154)  routing T_16_9.lc_trk_g3_5 <X> T_16_9.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 154)  (847 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 154)  (850 154)  routing T_16_9.lc_trk_g1_5 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (37 10)  (853 154)  (853 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (41 10)  (857 154)  (857 154)  LC_5 Logic Functioning bit
 (43 10)  (859 154)  (859 154)  LC_5 Logic Functioning bit
 (47 10)  (863 154)  (863 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (26 11)  (842 155)  (842 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 155)  (843 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 155)  (844 155)  routing T_16_9.lc_trk_g3_2 <X> T_16_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 155)  (845 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (22 13)  (838 157)  (838 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 157)  (841 157)  routing T_16_9.sp4_r_v_b_42 <X> T_16_9.lc_trk_g3_2
 (17 14)  (833 158)  (833 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (834 159)  (834 159)  routing T_16_9.sp4_r_v_b_45 <X> T_16_9.lc_trk_g3_5


LogicTile_17_9

 (5 10)  (879 154)  (879 154)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (4 11)  (878 155)  (878 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (6 11)  (880 155)  (880 155)  routing T_17_9.sp4_v_t_37 <X> T_17_9.sp4_h_l_43
 (7 11)  (881 155)  (881 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9



LogicTile_19_9

 (3 5)  (985 149)  (985 149)  routing T_19_9.sp12_h_l_23 <X> T_19_9.sp12_h_r_0


LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9

 (3 5)  (1201 149)  (1201 149)  routing T_23_9.sp12_h_l_23 <X> T_23_9.sp12_h_r_0


LogicTile_24_9

 (3 2)  (1255 146)  (1255 146)  routing T_24_9.sp12_v_t_23 <X> T_24_9.sp12_h_l_23
 (2 8)  (1254 152)  (1254 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_9



LogicTile_26_9

 (2 14)  (1350 158)  (1350 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_9

 (2 0)  (1404 144)  (1404 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (1402 146)  (1402 146)  routing T_27_9.glb_netwk_2 <X> T_27_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 146)  (1404 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (22 2)  (1424 146)  (1424 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (1423 147)  (1423 147)  routing T_27_9.sp4_r_v_b_31 <X> T_27_9.lc_trk_g0_7
 (1 4)  (1403 148)  (1403 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1402 149)  (1402 149)  routing T_27_9.glb_netwk_3 <X> T_27_9.wire_logic_cluster/lc_7/cen
 (22 6)  (1424 150)  (1424 150)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1425 150)  (1425 150)  routing T_27_9.sp12_h_r_23 <X> T_27_9.lc_trk_g1_7
 (21 7)  (1423 151)  (1423 151)  routing T_27_9.sp12_h_r_23 <X> T_27_9.lc_trk_g1_7
 (2 8)  (1404 152)  (1404 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (7 10)  (1409 154)  (1409 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 11)  (1409 155)  (1409 155)  Column buffer control bit: LH_colbuf_cntl_2

 (17 12)  (1419 156)  (1419 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1427 156)  (1427 156)  routing T_27_9.sp4_h_r_42 <X> T_27_9.lc_trk_g3_2
 (29 12)  (1431 156)  (1431 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1432 156)  (1432 156)  routing T_27_9.lc_trk_g0_7 <X> T_27_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (1434 156)  (1434 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1435 156)  (1435 156)  routing T_27_9.lc_trk_g3_2 <X> T_27_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (1436 156)  (1436 156)  routing T_27_9.lc_trk_g3_2 <X> T_27_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (1437 156)  (1437 156)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_6
 (36 12)  (1438 156)  (1438 156)  LC_6 Logic Functioning bit
 (38 12)  (1440 156)  (1440 156)  LC_6 Logic Functioning bit
 (39 12)  (1441 156)  (1441 156)  LC_6 Logic Functioning bit
 (40 12)  (1442 156)  (1442 156)  LC_6 Logic Functioning bit
 (41 12)  (1443 156)  (1443 156)  LC_6 Logic Functioning bit
 (42 12)  (1444 156)  (1444 156)  LC_6 Logic Functioning bit
 (43 12)  (1445 156)  (1445 156)  LC_6 Logic Functioning bit
 (45 12)  (1447 156)  (1447 156)  LC_6 Logic Functioning bit
 (18 13)  (1420 157)  (1420 157)  routing T_27_9.sp4_r_v_b_41 <X> T_27_9.lc_trk_g3_1
 (22 13)  (1424 157)  (1424 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1425 157)  (1425 157)  routing T_27_9.sp4_h_r_42 <X> T_27_9.lc_trk_g3_2
 (24 13)  (1426 157)  (1426 157)  routing T_27_9.sp4_h_r_42 <X> T_27_9.lc_trk_g3_2
 (25 13)  (1427 157)  (1427 157)  routing T_27_9.sp4_h_r_42 <X> T_27_9.lc_trk_g3_2
 (27 13)  (1429 157)  (1429 157)  routing T_27_9.lc_trk_g3_1 <X> T_27_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (1430 157)  (1430 157)  routing T_27_9.lc_trk_g3_1 <X> T_27_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (1431 157)  (1431 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1432 157)  (1432 157)  routing T_27_9.lc_trk_g0_7 <X> T_27_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (1433 157)  (1433 157)  routing T_27_9.lc_trk_g3_2 <X> T_27_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (1434 157)  (1434 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1436 157)  (1436 157)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_6
 (35 13)  (1437 157)  (1437 157)  routing T_27_9.lc_trk_g1_7 <X> T_27_9.input_2_6
 (36 13)  (1438 157)  (1438 157)  LC_6 Logic Functioning bit
 (37 13)  (1439 157)  (1439 157)  LC_6 Logic Functioning bit
 (38 13)  (1440 157)  (1440 157)  LC_6 Logic Functioning bit
 (39 13)  (1441 157)  (1441 157)  LC_6 Logic Functioning bit
 (40 13)  (1442 157)  (1442 157)  LC_6 Logic Functioning bit
 (41 13)  (1443 157)  (1443 157)  LC_6 Logic Functioning bit
 (42 13)  (1444 157)  (1444 157)  LC_6 Logic Functioning bit
 (43 13)  (1445 157)  (1445 157)  LC_6 Logic Functioning bit
 (44 13)  (1446 157)  (1446 157)  LC_6 Logic Functioning bit
 (0 14)  (1402 158)  (1402 158)  routing T_27_9.glb_netwk_6 <X> T_27_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 158)  (1403 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1402 159)  (1402 159)  routing T_27_9.glb_netwk_6 <X> T_27_9.wire_logic_cluster/lc_7/s_r
 (5 15)  (1407 159)  (1407 159)  routing T_27_9.sp4_h_l_44 <X> T_27_9.sp4_v_t_44
 (7 15)  (1409 159)  (1409 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_9

 (3 1)  (1459 145)  (1459 145)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_b_0
 (0 2)  (1456 146)  (1456 146)  routing T_28_9.glb_netwk_2 <X> T_28_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 146)  (1458 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (1457 148)  (1457 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1477 148)  (1477 148)  routing T_28_9.sp4_h_r_11 <X> T_28_9.lc_trk_g1_3
 (22 4)  (1478 148)  (1478 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1479 148)  (1479 148)  routing T_28_9.sp4_h_r_11 <X> T_28_9.lc_trk_g1_3
 (24 4)  (1480 148)  (1480 148)  routing T_28_9.sp4_h_r_11 <X> T_28_9.lc_trk_g1_3
 (26 4)  (1482 148)  (1482 148)  routing T_28_9.lc_trk_g3_7 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (1484 148)  (1484 148)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 148)  (1485 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1486 148)  (1486 148)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 148)  (1488 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 148)  (1489 148)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 148)  (1490 148)  routing T_28_9.lc_trk_g3_0 <X> T_28_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 148)  (1492 148)  LC_2 Logic Functioning bit
 (38 4)  (1494 148)  (1494 148)  LC_2 Logic Functioning bit
 (39 4)  (1495 148)  (1495 148)  LC_2 Logic Functioning bit
 (40 4)  (1496 148)  (1496 148)  LC_2 Logic Functioning bit
 (41 4)  (1497 148)  (1497 148)  LC_2 Logic Functioning bit
 (42 4)  (1498 148)  (1498 148)  LC_2 Logic Functioning bit
 (43 4)  (1499 148)  (1499 148)  LC_2 Logic Functioning bit
 (45 4)  (1501 148)  (1501 148)  LC_2 Logic Functioning bit
 (0 5)  (1456 149)  (1456 149)  routing T_28_9.glb_netwk_3 <X> T_28_9.wire_logic_cluster/lc_7/cen
 (26 5)  (1482 149)  (1482 149)  routing T_28_9.lc_trk_g3_7 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (1483 149)  (1483 149)  routing T_28_9.lc_trk_g3_7 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (1484 149)  (1484 149)  routing T_28_9.lc_trk_g3_7 <X> T_28_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (1485 149)  (1485 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1486 149)  (1486 149)  routing T_28_9.lc_trk_g2_7 <X> T_28_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (1488 149)  (1488 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1490 149)  (1490 149)  routing T_28_9.lc_trk_g1_3 <X> T_28_9.input_2_2
 (35 5)  (1491 149)  (1491 149)  routing T_28_9.lc_trk_g1_3 <X> T_28_9.input_2_2
 (36 5)  (1492 149)  (1492 149)  LC_2 Logic Functioning bit
 (37 5)  (1493 149)  (1493 149)  LC_2 Logic Functioning bit
 (38 5)  (1494 149)  (1494 149)  LC_2 Logic Functioning bit
 (39 5)  (1495 149)  (1495 149)  LC_2 Logic Functioning bit
 (40 5)  (1496 149)  (1496 149)  LC_2 Logic Functioning bit
 (41 5)  (1497 149)  (1497 149)  LC_2 Logic Functioning bit
 (42 5)  (1498 149)  (1498 149)  LC_2 Logic Functioning bit
 (43 5)  (1499 149)  (1499 149)  LC_2 Logic Functioning bit
 (44 5)  (1500 149)  (1500 149)  LC_2 Logic Functioning bit
 (3 7)  (1459 151)  (1459 151)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_t_23
 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3

 (8 10)  (1464 154)  (1464 154)  routing T_28_9.sp4_h_r_11 <X> T_28_9.sp4_h_l_42
 (10 10)  (1466 154)  (1466 154)  routing T_28_9.sp4_h_r_11 <X> T_28_9.sp4_h_l_42
 (21 10)  (1477 154)  (1477 154)  routing T_28_9.sp4_v_t_18 <X> T_28_9.lc_trk_g2_7
 (22 10)  (1478 154)  (1478 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1479 154)  (1479 154)  routing T_28_9.sp4_v_t_18 <X> T_28_9.lc_trk_g2_7
 (7 11)  (1463 155)  (1463 155)  Column buffer control bit: LH_colbuf_cntl_2

 (12 12)  (1468 156)  (1468 156)  routing T_28_9.sp4_v_t_46 <X> T_28_9.sp4_h_r_11
 (14 12)  (1470 156)  (1470 156)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (14 13)  (1470 157)  (1470 157)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (15 13)  (1471 157)  (1471 157)  routing T_28_9.sp12_v_b_0 <X> T_28_9.lc_trk_g3_0
 (17 13)  (1473 157)  (1473 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (0 14)  (1456 158)  (1456 158)  routing T_28_9.glb_netwk_6 <X> T_28_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1457 158)  (1457 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1478 158)  (1478 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (1456 159)  (1456 159)  routing T_28_9.glb_netwk_6 <X> T_28_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (1463 159)  (1463 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1477 159)  (1477 159)  routing T_28_9.sp4_r_v_b_47 <X> T_28_9.lc_trk_g3_7


LogicTile_29_9

 (4 9)  (1514 153)  (1514 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6
 (6 9)  (1516 153)  (1516 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6


LogicTile_30_9

 (8 0)  (1572 144)  (1572 144)  routing T_30_9.sp4_h_l_40 <X> T_30_9.sp4_h_r_1
 (10 0)  (1574 144)  (1574 144)  routing T_30_9.sp4_h_l_40 <X> T_30_9.sp4_h_r_1
 (4 4)  (1568 148)  (1568 148)  routing T_30_9.sp4_h_l_44 <X> T_30_9.sp4_v_b_3
 (6 4)  (1570 148)  (1570 148)  routing T_30_9.sp4_h_l_44 <X> T_30_9.sp4_v_b_3
 (5 5)  (1569 149)  (1569 149)  routing T_30_9.sp4_h_l_44 <X> T_30_9.sp4_v_b_3


LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_25 <X> T_33_9.span4_vert_b_0
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 131)  (4 131)  routing T_0_8.span4_horz_31 <X> T_0_8.span4_vert_b_1
 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 6)  (6 134)  (6 134)  routing T_0_8.span4_horz_13 <X> T_0_8.span4_vert_t_14
 (12 6)  (5 134)  (5 134)  routing T_0_8.span4_horz_13 <X> T_0_8.span4_vert_t_14
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8

 (9 10)  (81 138)  (81 138)  routing T_2_8.sp4_h_r_4 <X> T_2_8.sp4_h_l_42
 (10 10)  (82 138)  (82 138)  routing T_2_8.sp4_h_r_4 <X> T_2_8.sp4_h_l_42


LogicTile_3_8

 (6 3)  (132 131)  (132 131)  routing T_3_8.sp4_h_r_0 <X> T_3_8.sp4_h_l_37


LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (3 6)  (291 134)  (291 134)  routing T_6_8.sp12_h_r_0 <X> T_6_8.sp12_v_t_23
 (8 6)  (296 134)  (296 134)  routing T_6_8.sp4_h_r_8 <X> T_6_8.sp4_h_l_41
 (10 6)  (298 134)  (298 134)  routing T_6_8.sp4_h_r_8 <X> T_6_8.sp4_h_l_41
 (3 7)  (291 135)  (291 135)  routing T_6_8.sp12_h_r_0 <X> T_6_8.sp12_v_t_23
 (31 8)  (319 136)  (319 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 136)  (320 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 136)  (321 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 136)  (322 136)  routing T_6_8.lc_trk_g3_4 <X> T_6_8.wire_logic_cluster/lc_4/in_3
 (40 8)  (328 136)  (328 136)  LC_4 Logic Functioning bit
 (41 8)  (329 136)  (329 136)  LC_4 Logic Functioning bit
 (42 8)  (330 136)  (330 136)  LC_4 Logic Functioning bit
 (43 8)  (331 136)  (331 136)  LC_4 Logic Functioning bit
 (40 9)  (328 137)  (328 137)  LC_4 Logic Functioning bit
 (41 9)  (329 137)  (329 137)  LC_4 Logic Functioning bit
 (42 9)  (330 137)  (330 137)  LC_4 Logic Functioning bit
 (43 9)  (331 137)  (331 137)  LC_4 Logic Functioning bit
 (46 9)  (334 137)  (334 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (32 10)  (320 138)  (320 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 138)  (321 138)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 138)  (322 138)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 138)  (328 138)  LC_5 Logic Functioning bit
 (41 10)  (329 138)  (329 138)  LC_5 Logic Functioning bit
 (42 10)  (330 138)  (330 138)  LC_5 Logic Functioning bit
 (43 10)  (331 138)  (331 138)  LC_5 Logic Functioning bit
 (51 10)  (339 138)  (339 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (319 139)  (319 139)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 139)  (328 139)  LC_5 Logic Functioning bit
 (41 11)  (329 139)  (329 139)  LC_5 Logic Functioning bit
 (42 11)  (330 139)  (330 139)  LC_5 Logic Functioning bit
 (43 11)  (331 139)  (331 139)  LC_5 Logic Functioning bit
 (22 12)  (310 140)  (310 140)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (311 140)  (311 140)  routing T_6_8.sp12_v_b_19 <X> T_6_8.lc_trk_g3_3
 (21 13)  (309 141)  (309 141)  routing T_6_8.sp12_v_b_19 <X> T_6_8.lc_trk_g3_3
 (15 15)  (303 143)  (303 143)  routing T_6_8.sp4_v_t_33 <X> T_6_8.lc_trk_g3_4
 (16 15)  (304 143)  (304 143)  routing T_6_8.sp4_v_t_33 <X> T_6_8.lc_trk_g3_4
 (17 15)  (305 143)  (305 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_7_8

 (4 3)  (346 131)  (346 131)  routing T_7_8.sp4_v_b_7 <X> T_7_8.sp4_h_l_37


RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8

 (25 0)  (733 128)  (733 128)  routing T_14_8.sp4_h_l_7 <X> T_14_8.lc_trk_g0_2
 (22 1)  (730 129)  (730 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 129)  (731 129)  routing T_14_8.sp4_h_l_7 <X> T_14_8.lc_trk_g0_2
 (24 1)  (732 129)  (732 129)  routing T_14_8.sp4_h_l_7 <X> T_14_8.lc_trk_g0_2
 (25 1)  (733 129)  (733 129)  routing T_14_8.sp4_h_l_7 <X> T_14_8.lc_trk_g0_2
 (27 2)  (735 130)  (735 130)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 130)  (736 130)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 130)  (737 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 130)  (738 130)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 130)  (740 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 130)  (744 130)  LC_1 Logic Functioning bit
 (38 2)  (746 130)  (746 130)  LC_1 Logic Functioning bit
 (41 2)  (749 130)  (749 130)  LC_1 Logic Functioning bit
 (43 2)  (751 130)  (751 130)  LC_1 Logic Functioning bit
 (52 2)  (760 130)  (760 130)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (735 131)  (735 131)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 131)  (736 131)  routing T_14_8.lc_trk_g3_0 <X> T_14_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 131)  (737 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 131)  (738 131)  routing T_14_8.lc_trk_g3_7 <X> T_14_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 131)  (739 131)  routing T_14_8.lc_trk_g0_2 <X> T_14_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 131)  (744 131)  LC_1 Logic Functioning bit
 (38 3)  (746 131)  (746 131)  LC_1 Logic Functioning bit
 (40 3)  (748 131)  (748 131)  LC_1 Logic Functioning bit
 (42 3)  (750 131)  (750 131)  LC_1 Logic Functioning bit
 (17 13)  (725 141)  (725 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 14)  (730 142)  (730 142)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 142)  (731 142)  routing T_14_8.sp12_v_t_12 <X> T_14_8.lc_trk_g3_7


LogicTile_15_8

 (4 0)  (766 128)  (766 128)  routing T_15_8.sp4_v_t_37 <X> T_15_8.sp4_v_b_0


LogicTile_16_8



LogicTile_17_8

 (8 10)  (882 138)  (882 138)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_42
 (9 10)  (883 138)  (883 138)  routing T_17_8.sp4_v_t_42 <X> T_17_8.sp4_h_l_42


LogicTile_18_8

 (3 2)  (931 130)  (931 130)  routing T_18_8.sp12_h_r_0 <X> T_18_8.sp12_h_l_23
 (3 3)  (931 131)  (931 131)  routing T_18_8.sp12_h_r_0 <X> T_18_8.sp12_h_l_23


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (22 3)  (1424 131)  (1424 131)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1426 131)  (1426 131)  routing T_27_8.top_op_6 <X> T_27_8.lc_trk_g0_6
 (25 3)  (1427 131)  (1427 131)  routing T_27_8.top_op_6 <X> T_27_8.lc_trk_g0_6
 (26 4)  (1428 132)  (1428 132)  routing T_27_8.lc_trk_g0_6 <X> T_27_8.wire_logic_cluster/lc_2/in_0
 (37 4)  (1439 132)  (1439 132)  LC_2 Logic Functioning bit
 (39 4)  (1441 132)  (1441 132)  LC_2 Logic Functioning bit
 (40 4)  (1442 132)  (1442 132)  LC_2 Logic Functioning bit
 (42 4)  (1444 132)  (1444 132)  LC_2 Logic Functioning bit
 (46 4)  (1448 132)  (1448 132)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1428 133)  (1428 133)  routing T_27_8.lc_trk_g0_6 <X> T_27_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1431 133)  (1431 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1438 133)  (1438 133)  LC_2 Logic Functioning bit
 (38 5)  (1440 133)  (1440 133)  LC_2 Logic Functioning bit
 (41 5)  (1443 133)  (1443 133)  LC_2 Logic Functioning bit
 (43 5)  (1445 133)  (1445 133)  LC_2 Logic Functioning bit
 (22 11)  (1424 139)  (1424 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1425 139)  (1425 139)  routing T_27_8.sp4_v_b_46 <X> T_27_8.lc_trk_g2_6
 (24 11)  (1426 139)  (1426 139)  routing T_27_8.sp4_v_b_46 <X> T_27_8.lc_trk_g2_6
 (31 14)  (1433 142)  (1433 142)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (1434 142)  (1434 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1435 142)  (1435 142)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (40 14)  (1442 142)  (1442 142)  LC_7 Logic Functioning bit
 (41 14)  (1443 142)  (1443 142)  LC_7 Logic Functioning bit
 (42 14)  (1444 142)  (1444 142)  LC_7 Logic Functioning bit
 (43 14)  (1445 142)  (1445 142)  LC_7 Logic Functioning bit
 (31 15)  (1433 143)  (1433 143)  routing T_27_8.lc_trk_g2_6 <X> T_27_8.wire_logic_cluster/lc_7/in_3
 (40 15)  (1442 143)  (1442 143)  LC_7 Logic Functioning bit
 (41 15)  (1443 143)  (1443 143)  LC_7 Logic Functioning bit
 (42 15)  (1444 143)  (1444 143)  LC_7 Logic Functioning bit
 (43 15)  (1445 143)  (1445 143)  LC_7 Logic Functioning bit
 (46 15)  (1448 143)  (1448 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_28_8

 (22 1)  (1478 129)  (1478 129)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1480 129)  (1480 129)  routing T_28_8.top_op_2 <X> T_28_8.lc_trk_g0_2
 (25 1)  (1481 129)  (1481 129)  routing T_28_8.top_op_2 <X> T_28_8.lc_trk_g0_2
 (37 8)  (1493 136)  (1493 136)  LC_4 Logic Functioning bit
 (39 8)  (1495 136)  (1495 136)  LC_4 Logic Functioning bit
 (40 8)  (1496 136)  (1496 136)  LC_4 Logic Functioning bit
 (42 8)  (1498 136)  (1498 136)  LC_4 Logic Functioning bit
 (53 8)  (1509 136)  (1509 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (1482 137)  (1482 137)  routing T_28_8.lc_trk_g0_2 <X> T_28_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1485 137)  (1485 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (1492 137)  (1492 137)  LC_4 Logic Functioning bit
 (38 9)  (1494 137)  (1494 137)  LC_4 Logic Functioning bit
 (41 9)  (1497 137)  (1497 137)  LC_4 Logic Functioning bit
 (43 9)  (1499 137)  (1499 137)  LC_4 Logic Functioning bit


LogicTile_29_8

 (6 8)  (1516 136)  (1516 136)  routing T_29_8.sp4_v_t_38 <X> T_29_8.sp4_v_b_6
 (5 9)  (1515 137)  (1515 137)  routing T_29_8.sp4_v_t_38 <X> T_29_8.sp4_v_b_6
 (9 9)  (1519 137)  (1519 137)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_7
 (10 9)  (1520 137)  (1520 137)  routing T_29_8.sp4_v_t_46 <X> T_29_8.sp4_v_b_7


LogicTile_30_8

 (9 1)  (1573 129)  (1573 129)  routing T_30_8.sp4_v_t_36 <X> T_30_8.sp4_v_b_1
 (3 2)  (1567 130)  (1567 130)  routing T_30_8.sp12_v_t_23 <X> T_30_8.sp12_h_l_23
 (4 4)  (1568 132)  (1568 132)  routing T_30_8.sp4_h_l_38 <X> T_30_8.sp4_v_b_3
 (5 5)  (1569 133)  (1569 133)  routing T_30_8.sp4_h_l_38 <X> T_30_8.sp4_v_b_3
 (4 12)  (1568 140)  (1568 140)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_9
 (5 13)  (1569 141)  (1569 141)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_9


LogicTile_31_8



LogicTile_32_8

 (10 0)  (1682 128)  (1682 128)  routing T_32_8.sp4_v_t_45 <X> T_32_8.sp4_h_r_1


IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_1 <X> T_33_8.span4_vert_b_0
 (14 1)  (1740 129)  (1740 129)  routing T_33_8.span4_horz_1 <X> T_33_8.span4_vert_b_0
 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (13 1)  (4 113)  (4 113)  routing T_0_7.span4_horz_25 <X> T_0_7.span4_vert_b_0
 (13 3)  (4 115)  (4 115)  routing T_0_7.span4_horz_7 <X> T_0_7.span4_vert_b_1
 (14 3)  (3 115)  (3 115)  routing T_0_7.span4_horz_7 <X> T_0_7.span4_vert_b_1
 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_2_7

 (8 2)  (80 114)  (80 114)  routing T_2_7.sp4_h_r_1 <X> T_2_7.sp4_h_l_36


LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (12 8)  (192 120)  (192 120)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (11 9)  (191 121)  (191 121)  routing T_4_7.sp4_v_b_8 <X> T_4_7.sp4_h_r_8
 (9 10)  (189 122)  (189 122)  routing T_4_7.sp4_h_r_4 <X> T_4_7.sp4_h_l_42
 (10 10)  (190 122)  (190 122)  routing T_4_7.sp4_h_r_4 <X> T_4_7.sp4_h_l_42


LogicTile_5_7

 (11 4)  (245 116)  (245 116)  routing T_5_7.sp4_h_r_0 <X> T_5_7.sp4_v_b_5


LogicTile_6_7

 (8 2)  (296 114)  (296 114)  routing T_6_7.sp4_v_t_42 <X> T_6_7.sp4_h_l_36
 (9 2)  (297 114)  (297 114)  routing T_6_7.sp4_v_t_42 <X> T_6_7.sp4_h_l_36
 (10 2)  (298 114)  (298 114)  routing T_6_7.sp4_v_t_42 <X> T_6_7.sp4_h_l_36
 (31 12)  (319 124)  (319 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 124)  (320 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 124)  (321 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 124)  (322 124)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (328 124)  (328 124)  LC_6 Logic Functioning bit
 (41 12)  (329 124)  (329 124)  LC_6 Logic Functioning bit
 (42 12)  (330 124)  (330 124)  LC_6 Logic Functioning bit
 (43 12)  (331 124)  (331 124)  LC_6 Logic Functioning bit
 (46 12)  (334 124)  (334 124)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (31 13)  (319 125)  (319 125)  routing T_6_7.lc_trk_g3_6 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (40 13)  (328 125)  (328 125)  LC_6 Logic Functioning bit
 (41 13)  (329 125)  (329 125)  LC_6 Logic Functioning bit
 (42 13)  (330 125)  (330 125)  LC_6 Logic Functioning bit
 (43 13)  (331 125)  (331 125)  LC_6 Logic Functioning bit
 (22 15)  (310 127)  (310 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (311 127)  (311 127)  routing T_6_7.sp4_v_b_46 <X> T_6_7.lc_trk_g3_6
 (24 15)  (312 127)  (312 127)  routing T_6_7.sp4_v_b_46 <X> T_6_7.lc_trk_g3_6


LogicTile_7_7

 (21 2)  (363 114)  (363 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (22 2)  (364 114)  (364 114)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (366 114)  (366 114)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (21 3)  (363 115)  (363 115)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g0_7
 (29 4)  (371 116)  (371 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 116)  (372 116)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 116)  (374 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 116)  (375 116)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 116)  (376 116)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 116)  (378 116)  LC_2 Logic Functioning bit
 (37 4)  (379 116)  (379 116)  LC_2 Logic Functioning bit
 (38 4)  (380 116)  (380 116)  LC_2 Logic Functioning bit
 (39 4)  (381 116)  (381 116)  LC_2 Logic Functioning bit
 (41 4)  (383 116)  (383 116)  LC_2 Logic Functioning bit
 (43 4)  (385 116)  (385 116)  LC_2 Logic Functioning bit
 (51 4)  (393 116)  (393 116)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (30 5)  (372 117)  (372 117)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 117)  (378 117)  LC_2 Logic Functioning bit
 (37 5)  (379 117)  (379 117)  LC_2 Logic Functioning bit
 (38 5)  (380 117)  (380 117)  LC_2 Logic Functioning bit
 (39 5)  (381 117)  (381 117)  LC_2 Logic Functioning bit
 (41 5)  (383 117)  (383 117)  LC_2 Logic Functioning bit
 (43 5)  (385 117)  (385 117)  LC_2 Logic Functioning bit
 (26 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (32 8)  (374 120)  (374 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 120)  (375 120)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 120)  (376 120)  routing T_7_7.lc_trk_g3_0 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 120)  (383 120)  LC_4 Logic Functioning bit
 (43 8)  (385 120)  (385 120)  LC_4 Logic Functioning bit
 (46 8)  (388 120)  (388 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (369 121)  (369 121)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 121)  (370 121)  routing T_7_7.lc_trk_g3_5 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 121)  (371 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (40 9)  (382 121)  (382 121)  LC_4 Logic Functioning bit
 (42 9)  (384 121)  (384 121)  LC_4 Logic Functioning bit
 (14 13)  (356 125)  (356 125)  routing T_7_7.sp12_v_b_16 <X> T_7_7.lc_trk_g3_0
 (16 13)  (358 125)  (358 125)  routing T_7_7.sp12_v_b_16 <X> T_7_7.lc_trk_g3_0
 (17 13)  (359 125)  (359 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (15 14)  (357 126)  (357 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (16 14)  (358 126)  (358 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (17 14)  (359 126)  (359 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (360 126)  (360 126)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5
 (18 15)  (360 127)  (360 127)  routing T_7_7.sp4_h_r_45 <X> T_7_7.lc_trk_g3_5


LogicTile_12_7

 (26 0)  (626 112)  (626 112)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 112)  (627 112)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 112)  (629 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 112)  (632 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 112)  (633 112)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 112)  (634 112)  routing T_12_7.lc_trk_g3_0 <X> T_12_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 112)  (636 112)  LC_0 Logic Functioning bit
 (38 0)  (638 112)  (638 112)  LC_0 Logic Functioning bit
 (47 0)  (647 112)  (647 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (626 113)  (626 113)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 113)  (629 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 113)  (630 113)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 113)  (636 113)  LC_0 Logic Functioning bit
 (37 1)  (637 113)  (637 113)  LC_0 Logic Functioning bit
 (38 1)  (638 113)  (638 113)  LC_0 Logic Functioning bit
 (39 1)  (639 113)  (639 113)  LC_0 Logic Functioning bit
 (41 1)  (641 113)  (641 113)  LC_0 Logic Functioning bit
 (43 1)  (643 113)  (643 113)  LC_0 Logic Functioning bit
 (22 3)  (622 115)  (622 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 115)  (625 115)  routing T_12_7.sp4_r_v_b_30 <X> T_12_7.lc_trk_g0_6
 (22 5)  (622 117)  (622 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 117)  (623 117)  routing T_12_7.sp4_v_b_18 <X> T_12_7.lc_trk_g1_2
 (24 5)  (624 117)  (624 117)  routing T_12_7.sp4_v_b_18 <X> T_12_7.lc_trk_g1_2
 (14 13)  (614 125)  (614 125)  routing T_12_7.sp4_r_v_b_40 <X> T_12_7.lc_trk_g3_0
 (17 13)  (617 125)  (617 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_15_7

 (26 2)  (788 114)  (788 114)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (37 2)  (799 114)  (799 114)  LC_1 Logic Functioning bit
 (39 2)  (801 114)  (801 114)  LC_1 Logic Functioning bit
 (40 2)  (802 114)  (802 114)  LC_1 Logic Functioning bit
 (42 2)  (804 114)  (804 114)  LC_1 Logic Functioning bit
 (51 2)  (813 114)  (813 114)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (789 115)  (789 115)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 115)  (791 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 115)  (798 115)  LC_1 Logic Functioning bit
 (38 3)  (800 115)  (800 115)  LC_1 Logic Functioning bit
 (41 3)  (803 115)  (803 115)  LC_1 Logic Functioning bit
 (43 3)  (805 115)  (805 115)  LC_1 Logic Functioning bit
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4


LogicTile_16_7

 (3 7)  (819 119)  (819 119)  routing T_16_7.sp12_h_l_23 <X> T_16_7.sp12_v_t_23


LogicTile_20_7

 (3 5)  (1039 117)  (1039 117)  routing T_20_7.sp12_h_l_23 <X> T_20_7.sp12_h_r_0


LogicTile_22_7

 (3 6)  (1147 118)  (1147 118)  routing T_22_7.sp12_v_b_0 <X> T_22_7.sp12_v_t_23


LogicTile_27_7

 (19 4)  (1421 116)  (1421 116)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_29_7

 (4 8)  (1514 120)  (1514 120)  routing T_29_7.sp4_v_t_47 <X> T_29_7.sp4_v_b_6
 (6 8)  (1516 120)  (1516 120)  routing T_29_7.sp4_v_t_47 <X> T_29_7.sp4_v_b_6


LogicTile_32_7

 (3 1)  (1675 113)  (1675 113)  routing T_32_7.sp12_h_l_23 <X> T_32_7.sp12_v_b_0


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 119)  (1740 119)  routing T_33_7.span4_vert_t_14 <X> T_33_7.span4_vert_b_2


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 98)  (0 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 100)  (9 100)  routing T_0_6.span4_vert_b_13 <X> T_0_6.lc_trk_g0_5
 (10 4)  (7 100)  (7 100)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g1_5 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (6 7)  (11 103)  (11 103)  routing T_0_6.span12_horz_14 <X> T_0_6.lc_trk_g0_6
 (7 7)  (10 103)  (10 103)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (4 8)  (13 104)  (13 104)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (6 9)  (11 105)  (11 105)  routing T_0_6.span4_horz_8 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 106)  (7 106)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 106)  (5 106)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (10 11)  (7 107)  (7 107)  routing T_0_6.lc_trk_g0_6 <X> T_0_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 108)  (12 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (6 12)  (11 108)  (11 108)  routing T_0_6.span4_horz_21 <X> T_0_6.lc_trk_g1_5
 (7 12)  (10 108)  (10 108)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_3_6

 (13 11)  (139 107)  (139 107)  routing T_3_6.sp4_v_b_3 <X> T_3_6.sp4_h_l_45


LogicTile_4_6

 (3 6)  (183 102)  (183 102)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (3 7)  (183 103)  (183 103)  routing T_4_6.sp12_h_r_0 <X> T_4_6.sp12_v_t_23
 (12 10)  (192 106)  (192 106)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_45


LogicTile_5_6

 (3 10)  (237 106)  (237 106)  routing T_5_6.sp12_v_t_22 <X> T_5_6.sp12_h_l_22


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


RAM_Tile_8_6

 (3 5)  (399 101)  (399 101)  routing T_8_6.sp12_h_l_23 <X> T_8_6.sp12_h_r_0


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23


LogicTile_12_6

 (2 0)  (602 96)  (602 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_6

 (3 12)  (657 108)  (657 108)  routing T_13_6.sp12_v_t_22 <X> T_13_6.sp12_h_r_1


LogicTile_15_6

 (6 2)  (768 98)  (768 98)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_37
 (10 15)  (772 111)  (772 111)  routing T_15_6.sp4_h_l_40 <X> T_15_6.sp4_v_t_47


LogicTile_16_6

 (3 2)  (819 98)  (819 98)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23
 (3 3)  (819 99)  (819 99)  routing T_16_6.sp12_h_r_0 <X> T_16_6.sp12_h_l_23


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 6)  (1147 102)  (1147 102)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23
 (3 7)  (1147 103)  (1147 103)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_v_t_23


LogicTile_24_6

 (3 4)  (1255 100)  (1255 100)  routing T_24_6.sp12_v_t_23 <X> T_24_6.sp12_h_r_0


RAM_Tile_25_6

 (3 13)  (1309 109)  (1309 109)  routing T_25_6.sp12_h_l_22 <X> T_25_6.sp12_h_r_1


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 6)  (1459 102)  (1459 102)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_v_t_23
 (3 7)  (1459 103)  (1459 103)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_v_t_23


LogicTile_29_6

 (10 0)  (1520 96)  (1520 96)  routing T_29_6.sp4_v_t_45 <X> T_29_6.sp4_h_r_1
 (9 1)  (1519 97)  (1519 97)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_v_b_1
 (10 4)  (1520 100)  (1520 100)  routing T_29_6.sp4_v_t_46 <X> T_29_6.sp4_h_r_4


LogicTile_32_6

 (2 6)  (1674 102)  (1674 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_6

 (5 0)  (1731 96)  (1731 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (6 0)  (1732 96)  (1732 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (7 0)  (1733 96)  (1733 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 96)  (1734 96)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 97)  (1734 97)  routing T_33_6.span4_horz_41 <X> T_33_6.lc_trk_g0_1
 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_1 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (6 5)  (1732 101)  (1732 101)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (14 7)  (1740 103)  (1740 103)  routing T_33_6.span4_vert_t_14 <X> T_33_6.span4_vert_b_2
 (5 8)  (1731 104)  (1731 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1
 (7 8)  (1733 104)  (1733 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
 (8 8)  (1734 104)  (1734 104)  routing T_33_6.span4_vert_b_9 <X> T_33_6.lc_trk_g1_1
 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 105)  (1730 105)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g1_0
 (6 9)  (1732 105)  (1732 105)  routing T_33_6.span12_horz_16 <X> T_33_6.lc_trk_g1_0
 (7 9)  (1733 105)  (1733 105)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_0 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (4 0)  (13 80)  (13 80)  routing T_0_5.span4_vert_b_8 <X> T_0_5.lc_trk_g0_0
 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 81)  (12 81)  routing T_0_5.span4_vert_b_8 <X> T_0_5.lc_trk_g0_0
 (7 1)  (10 81)  (10 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (5 4)  (12 84)  (12 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.span4_vert_b_13 <X> T_0_5.lc_trk_g0_5
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_10_5

 (3 5)  (495 85)  (495 85)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_h_r_0


LogicTile_12_5

 (2 0)  (602 80)  (602 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_5

 (2 0)  (710 80)  (710 80)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 12)  (711 92)  (711 92)  routing T_14_5.sp12_v_t_22 <X> T_14_5.sp12_h_r_1


LogicTile_15_5

 (12 7)  (774 87)  (774 87)  routing T_15_5.sp4_h_l_40 <X> T_15_5.sp4_v_t_40


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23


LogicTile_17_5

 (12 7)  (886 87)  (886 87)  routing T_17_5.sp4_h_l_40 <X> T_17_5.sp4_v_t_40


LogicTile_23_5

 (2 10)  (1200 90)  (1200 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (12 12)  (1360 92)  (1360 92)  routing T_26_5.sp4_h_l_45 <X> T_26_5.sp4_h_r_11
 (13 13)  (1361 93)  (1361 93)  routing T_26_5.sp4_h_l_45 <X> T_26_5.sp4_h_r_11


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_30_5

 (5 4)  (1569 84)  (1569 84)  routing T_30_5.sp4_v_t_38 <X> T_30_5.sp4_h_r_3
 (11 4)  (1575 84)  (1575 84)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_v_b_5
 (13 4)  (1577 84)  (1577 84)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_v_b_5
 (12 5)  (1576 85)  (1576 85)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_v_b_5
 (3 6)  (1567 86)  (1567 86)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23
 (3 7)  (1567 87)  (1567 87)  routing T_30_5.sp12_h_r_0 <X> T_30_5.sp12_v_t_23


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 81)  (1740 81)  routing T_33_5.span4_vert_t_12 <X> T_33_5.span4_vert_b_0
 (4 2)  (1730 82)  (1730 82)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (5 3)  (1731 83)  (1731 83)  routing T_33_5.span4_vert_b_10 <X> T_33_5.lc_trk_g0_2
 (7 3)  (1733 83)  (1733 83)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g0_7
 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 89)  (1742 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span4_horz_27 <X> T_33_5.lc_trk_g1_3
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g0_2 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 92)  (1730 92)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_12 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (14 13)  (1740 93)  (1740 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_vert_b_3
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (0 9)  (17 73)  (17 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 74)  (6 74)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 76)  (12 76)  routing T_0_4.span4_vert_b_13 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 76)  (9 76)  routing T_0_4.span4_vert_b_13 <X> T_0_4.lc_trk_g1_5
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (8 4)  (188 68)  (188 68)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_h_r_4
 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_4

 (8 11)  (350 75)  (350 75)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_v_t_42
 (9 11)  (351 75)  (351 75)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_v_t_42
 (10 11)  (352 75)  (352 75)  routing T_7_4.sp4_h_r_1 <X> T_7_4.sp4_v_t_42


RAM_Tile_8_4

 (3 7)  (399 71)  (399 71)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_v_t_23
 (9 8)  (405 72)  (405 72)  routing T_8_4.sp4_h_l_41 <X> T_8_4.sp4_h_r_7
 (10 8)  (406 72)  (406 72)  routing T_8_4.sp4_h_l_41 <X> T_8_4.sp4_h_r_7
 (19 13)  (415 77)  (415 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12


LogicTile_9_4

 (3 4)  (441 68)  (441 68)  routing T_9_4.sp12_v_t_23 <X> T_9_4.sp12_h_r_0


LogicTile_12_4

 (8 11)  (608 75)  (608 75)  routing T_12_4.sp4_h_l_42 <X> T_12_4.sp4_v_t_42


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (4 0)  (766 64)  (766 64)  routing T_15_4.sp4_v_t_37 <X> T_15_4.sp4_v_b_0


LogicTile_16_4

 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_l_23 <X> T_16_4.sp12_v_t_23


LogicTile_20_4

 (3 2)  (1039 66)  (1039 66)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_h_l_23
 (3 3)  (1039 67)  (1039 67)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_h_l_23
 (3 6)  (1039 70)  (1039 70)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23
 (3 7)  (1039 71)  (1039 71)  routing T_20_4.sp12_h_r_0 <X> T_20_4.sp12_v_t_23


LogicTile_21_4

 (3 5)  (1093 69)  (1093 69)  routing T_21_4.sp12_h_l_23 <X> T_21_4.sp12_h_r_0


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


LogicTile_27_4

 (2 4)  (1404 68)  (1404 68)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 13)  (1406 77)  (1406 77)  routing T_27_4.sp4_v_t_41 <X> T_27_4.sp4_h_r_9


LogicTile_29_4

 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_v_t_42 <X> T_29_4.sp4_h_r_0
 (5 8)  (1515 72)  (1515 72)  routing T_29_4.sp4_v_t_43 <X> T_29_4.sp4_h_r_6


LogicTile_30_4

 (6 0)  (1570 64)  (1570 64)  routing T_30_4.sp4_v_t_44 <X> T_30_4.sp4_v_b_0
 (9 0)  (1573 64)  (1573 64)  routing T_30_4.sp4_v_t_36 <X> T_30_4.sp4_h_r_1
 (5 1)  (1569 65)  (1569 65)  routing T_30_4.sp4_v_t_44 <X> T_30_4.sp4_v_b_0
 (3 6)  (1567 70)  (1567 70)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (3 7)  (1567 71)  (1567 71)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (6 8)  (1570 72)  (1570 72)  routing T_30_4.sp4_v_t_38 <X> T_30_4.sp4_v_b_6
 (8 8)  (1572 72)  (1572 72)  routing T_30_4.sp4_h_l_42 <X> T_30_4.sp4_h_r_7
 (5 9)  (1569 73)  (1569 73)  routing T_30_4.sp4_v_t_38 <X> T_30_4.sp4_v_b_6


LogicTile_31_4

 (11 5)  (1629 69)  (1629 69)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_h_r_5
 (13 5)  (1631 69)  (1631 69)  routing T_31_4.sp4_h_l_44 <X> T_31_4.sp4_h_r_5


LogicTile_32_4

 (3 2)  (1675 66)  (1675 66)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23
 (19 2)  (1691 66)  (1691 66)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 3)  (1675 67)  (1675 67)  routing T_32_4.sp12_h_r_0 <X> T_32_4.sp12_h_l_23


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (6 0)  (1732 64)  (1732 64)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_horz_16 <X> T_33_4.lc_trk_g0_0
 (6 1)  (1732 65)  (1732 65)  routing T_33_4.span4_horz_16 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
 (8 1)  (1734 65)  (1734 65)  routing T_33_4.span4_horz_25 <X> T_33_4.lc_trk_g0_1
 (17 1)  (1743 65)  (1743 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_vert_b_10 <X> T_33_4.lc_trk_g0_2
 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g0_3
 (6 2)  (1732 66)  (1732 66)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g0_3
 (12 2)  (1738 66)  (1738 66)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_t_13
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_vert_b_10 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (8 3)  (1734 67)  (1734 67)  routing T_33_4.span4_horz_43 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (10 5)  (1736 69)  (1736 69)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (13 7)  (1739 71)  (1739 71)  routing T_33_4.span4_horz_37 <X> T_33_4.span4_vert_b_2
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (10 11)  (1736 75)  (1736 75)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (11 10)  (191 58)  (191 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (13 10)  (193 58)  (193 58)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_45
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_3

 (9 1)  (243 49)  (243 49)  routing T_5_3.sp4_v_t_40 <X> T_5_3.sp4_v_b_1
 (10 1)  (244 49)  (244 49)  routing T_5_3.sp4_v_t_40 <X> T_5_3.sp4_v_b_1


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_12_3

 (19 11)  (619 59)  (619 59)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 6)  (765 54)  (765 54)  routing T_15_3.sp12_v_b_0 <X> T_15_3.sp12_v_t_23


LogicTile_16_3

 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_18_3

 (3 6)  (931 54)  (931 54)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23
 (3 7)  (931 55)  (931 55)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23


LogicTile_27_3

 (19 6)  (1421 54)  (1421 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_29_3

 (5 8)  (1515 56)  (1515 56)  routing T_29_3.sp4_v_t_43 <X> T_29_3.sp4_h_r_6


LogicTile_30_3

 (3 2)  (1567 50)  (1567 50)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (3 3)  (1567 51)  (1567 51)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_vert_b_11 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 57)  (1742 57)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 58)  (1731 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (6 10)  (1732 58)  (1732 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (7 10)  (1733 58)  (1733 58)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 58)  (1734 58)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (11 10)  (1737 58)  (1737 58)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (8 11)  (1734 59)  (1734 59)  routing T_33_3.span4_horz_43 <X> T_33_3.lc_trk_g1_3
 (10 11)  (1736 59)  (1736 59)  routing T_33_3.lc_trk_g1_3 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 6)  (130 38)  (130 38)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38
 (5 7)  (131 39)  (131 39)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_38


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 12)  (711 44)  (711 44)  routing T_14_2.sp12_v_t_22 <X> T_14_2.sp12_h_r_1


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 6)  (1351 38)  (1351 38)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 7)  (1351 39)  (1351 39)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 13)  (1351 45)  (1351 45)  routing T_26_2.sp12_h_l_22 <X> T_26_2.sp12_h_r_1


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (4 9)  (1514 41)  (1514 41)  routing T_29_2.sp4_v_t_36 <X> T_29_2.sp4_h_r_6


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (6 4)  (1732 36)  (1732 36)  routing T_33_2.span12_horz_13 <X> T_33_2.lc_trk_g0_5
 (7 4)  (1733 36)  (1733 36)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (5 10)  (1731 42)  (1731 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (6 10)  (1732 42)  (1732 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 42)  (1734 42)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g0_5 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (8 11)  (1734 43)  (1734 43)  routing T_33_2.span4_horz_43 <X> T_33_2.lc_trk_g1_3
 (10 11)  (1736 43)  (1736 43)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_1

 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_v_b_0 <X> T_8_1.sp12_v_t_23


LogicTile_12_1

 (3 4)  (603 20)  (603 20)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_h_r_0
 (3 5)  (603 21)  (603 21)  routing T_12_1.sp12_v_b_0 <X> T_12_1.sp12_h_r_0


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23


LogicTile_15_1

 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_v_b_0 <X> T_16_1.sp12_v_t_23
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_22_1

 (3 6)  (1147 22)  (1147 22)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23
 (3 7)  (1147 23)  (1147 23)  routing T_22_1.sp12_h_r_0 <X> T_22_1.sp12_v_t_23


LogicTile_24_1

 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_l_23 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_30_1

 (12 4)  (1576 20)  (1576 20)  routing T_30_1.sp4_v_t_40 <X> T_30_1.sp4_h_r_5


LogicTile_32_1

 (3 6)  (1675 22)  (1675 22)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (3 7)  (1675 23)  (1675 23)  routing T_32_1.sp12_h_r_0 <X> T_32_1.sp12_v_t_23
 (10 8)  (1682 24)  (1682 24)  routing T_32_1.sp4_v_t_39 <X> T_32_1.sp4_h_r_7


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 1)  (1743 17)  (1743 17)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_2 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (10 5)  (1736 21)  (1736 21)  routing T_33_1.lc_trk_g1_2 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (4 6)  (1730 22)  (1730 22)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g0_6
 (6 6)  (1732 22)  (1732 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (7 6)  (1733 22)  (1733 22)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (1734 22)  (1734 22)  routing T_33_1.span4_horz_7 <X> T_33_1.lc_trk_g0_7
 (5 7)  (1731 23)  (1731 23)  routing T_33_1.span4_vert_b_14 <X> T_33_1.lc_trk_g0_6
 (7 7)  (1733 23)  (1733 23)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
 (16 8)  (1742 24)  (1742 24)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 26)  (1730 26)  routing T_33_1.span4_vert_b_10 <X> T_33_1.lc_trk_g1_2
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (5 11)  (1731 27)  (1731 27)  routing T_33_1.span4_vert_b_10 <X> T_33_1.lc_trk_g1_2
 (7 11)  (1733 27)  (1733 27)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (10 11)  (1736 27)  (1736 27)  routing T_33_1.lc_trk_g0_6 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_7 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g1_5
 (6 12)  (1732 28)  (1732 28)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_29 lc_trk_g1_5
 (8 13)  (1734 29)  (1734 29)  routing T_33_1.span4_horz_29 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (269 14)  (269 14)  routing T_5_0.span4_vert_25 <X> T_5_0.span4_horz_r_0
 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g1_4 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 2)  (304 2)  routing T_6_0.span4_horz_r_4 <X> T_6_0.lc_trk_g1_4
 (5 13)  (305 2)  (305 2)  routing T_6_0.span4_horz_r_4 <X> T_6_0.lc_trk_g1_4
 (7 13)  (307 2)  (307 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (358 6)  (358 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (6 9)  (360 6)  (360 6)  routing T_7_0.span12_vert_16 <X> T_7_0.lc_trk_g1_0
 (7 9)  (361 6)  (361 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (376 4)  (376 4)  routing T_7_0.lc_trk_g1_0 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (401 14)  (401 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (605 14)  (605 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (4 14)  (616 0)  (616 0)  routing T_12_0.span4_vert_46 <X> T_12_0.lc_trk_g1_6
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit
 (4 15)  (616 1)  (616 1)  routing T_12_0.span4_vert_46 <X> T_12_0.lc_trk_g1_6
 (5 15)  (617 1)  (617 1)  routing T_12_0.span4_vert_46 <X> T_12_0.lc_trk_g1_6
 (6 15)  (618 1)  (618 1)  routing T_12_0.span4_vert_46 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_46 lc_trk_g1_6


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (6 7)  (780 9)  (780 9)  routing T_15_0.span12_vert_14 <X> T_15_0.lc_trk_g0_6
 (7 7)  (781 9)  (781 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
 (13 7)  (797 9)  (797 9)  routing T_15_0.span4_vert_37 <X> T_15_0.span4_horz_r_2
 (16 9)  (766 6)  (766 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (794 4)  (794 4)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_6 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 1)  (821 14)  (821 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 6)  (833 8)  (833 8)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g0_7
 (7 6)  (835 8)  (835 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (836 9)  (836 9)  routing T_16_0.span4_horz_r_7 <X> T_16_0.lc_trk_g0_7
 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g0_7 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (4 2)  (890 12)  (890 12)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g0_2
 (5 3)  (891 13)  (891 13)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g0_2
 (7 3)  (893 13)  (893 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (12 5)  (908 10)  (908 10)  routing T_17_0.lc_trk_g0_2 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0

 (11 12)  (1015 3)  (1015 3)  routing T_19_0.span4_horz_r_3 <X> T_19_0.span4_horz_l_15


IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (1149 6)  (1149 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0

 (11 12)  (1231 3)  (1231 3)  routing T_23_0.span4_horz_r_3 <X> T_23_0.span4_horz_l_15


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_7 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 14)  (1269 0)  (1269 0)  routing T_24_0.span4_horz_r_7 <X> T_24_0.lc_trk_g1_7
 (7 14)  (1271 0)  (1271 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1272 1)  (1272 1)  routing T_24_0.span4_horz_r_7 <X> T_24_0.lc_trk_g1_7


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (12 12)  (1436 3)  (1436 3)  routing T_27_0.span4_vert_43 <X> T_27_0.span4_horz_l_15


IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 7)  (1599 9)  (1599 9)  routing T_30_0.span4_vert_37 <X> T_30_0.span4_horz_r_2
 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_43 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


