C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis  -flow prepass  -gcc_prepass  -osrd  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\synwork\aufgabe1_prem.srd  -qsap  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\aufgabe1.sap   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -overilog "aufgabe1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\synlog\report\aufgabe1_premap.xml -merge_inferred_clocks 0  -top_level_module  work.aufgabe1  -implementation  synthesis  -ovm  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\aufgabe1.vm  -conchk_prepass  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\aufgabe1_cck.rpt   -freq 50.000   -tcl  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\designer\aufgabe1\synthesis.fdc  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\synwork\aufgabe1_mult.srs  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\syntmp\aufgabe1.plg  -osyn  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\synwork\aufgabe1_prem.srd  -prjdir  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\  -prjname  aufgabe1_syn  -log  C:\Users\stefa\Desktop\A_Stefan\HTWG\7.Semester\DigitaleSysteme\MeineUebungen\DigitaleSysteme\DigitaleSysteme\synthesis\synlog\aufgabe1_premap.srr  -sn  2023.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -flow prepass -gcc_prepass -osrd ..\synwork\aufgabe1_prem.srd -qsap ..\aufgabe1.sap -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -overilog "aufgabe1.vm" -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\aufgabe1_premap.xml -merge_inferred_clocks 0 -top_level_module work.aufgabe1 -implementation synthesis -ovm ..\aufgabe1.vm -conchk_prepass ..\aufgabe1_cck.rpt -freq 50.000 -tcl ..\..\designer\aufgabe1\synthesis.fdc ..\synwork\aufgabe1_mult.srs -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam aufgabe1.plg -osyn ..\synwork\aufgabe1_prem.srd -prjdir ..\ -prjname aufgabe1_syn -log ..\synlog\aufgabe1_premap.srr -sn 2023.09 -jobname "premap"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1731487610|size:3156|exec:0|csum:
file:..\synwork\aufgabe1_prem.srd|io:o|time:1732014606|size:5461|exec:0|csum:
file:..\aufgabe1.sap|io:o|time:1732014607|size:372|exec:0|csum:
file:..\aufgabe1.vm|io:o|time:1732014418|size:8356|exec:0|csum:
file:..\aufgabe1_cck.rpt|io:o|time:1732014607|size:2579|exec:0|csum:
file:..\..\designer\aufgabe1\synthesis.fdc|io:i|time:1732014601|size:64|exec:0|csum:30F07A14EF07530F5FF69B3CCE5DAF36
file:..\synwork\aufgabe1_mult.srs|io:i|time:1732014605|size:2224|exec:0|csum:7A35E39655F3EFBD8B2469CA289B3190
file:..\..\..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:aufgabe1.plg|io:o|time:1732014605|size:0|exec:0|csum:
file:..\synwork\aufgabe1_prem.srd|io:o|time:1732014606|size:5461|exec:0|csum:
file:..\synlog\aufgabe1_premap.srr|io:o|time:1732014607|size:5360|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
