5 18 1fd81 3 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (inc3.1.vcd) 2 -o (inc3.1.cdd) 2 -v (inc3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 inc3.1.v 1 22 1 
2 1 6 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070008 1 0 0 0 1 17 0 1 0 0 0 0
1 i 2 4 1070008 1 0 31 0 32 49 0 ffffffff 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 inc3.1.v 6 11 1 
2 2 7 7 7 c000c 1 0 1004 0 0 32 48 0 0
2 3 7 7 7 80008 0 1 1410 0 0 32 33 i
2 4 7 7 7 8000c 1 37 16 2 3
2 5 8 8 8 60009 1 0 21004 0 0 1 16 0 0
2 6 8 8 8 20002 0 1 1410 0 0 1 1 a
2 7 8 8 8 20009 1 37 16 5 6
2 8 9 9 9 20002 1 0 1008 0 0 32 48 5 0
2 9 9 9 9 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 10 10 10 c000c 1 0 1004 0 0 32 48 0 0
2 11 10 10 10 50006 1 1 1014 0 0 32 33 i
2 12 10 10 10 50007 1 51 1010 0 11 32 18 0 ffffffff 0 0 0 0
2 13 10 10 10 5000c 1 11 1014 10 12 1 18 0 1 1 0 0 0
2 14 10 10 10 1000e 1 39 26 13 0
2 15 10 10 10 140017 0 0 21010 0 0 1 16 1 0
2 16 10 10 10 100010 0 1 1410 0 0 1 1 a
2 17 10 10 10 100017 0 37 32 15 16
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 14 0 4
4 14 0 17 0 4
4 17 0 0 0 4
3 1 main.u$1 "main.u$1" 0 inc3.1.v 13 20 1 
