Analysis & Synthesis report for XM23
Wed Nov 13 19:06:01 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1
 16. Source assignments for d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1
 17. Source assignments for system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1
 18. Parameter Settings for User Entity Instance: Top-level Entity: |XM23
 19. Parameter Settings for User Entity Instance: p_ram:pram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: memory_access_d_ram:dram_control_inst
 21. Parameter Settings for User Entity Instance: d_ram:dram|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: branch:branch_inst
 23. Parameter Settings for User Entity Instance: go_to_LR:go_to_LR_inst
 24. Parameter Settings for User Entity Instance: update_psw:update_psw_inst
 25. Parameter Settings for User Entity Instance: system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "system_view:system_view_inst|reg_view:regview"
 28. Port Connectivity Checks: "go_to_LR:go_to_LR_inst"
 29. Port Connectivity Checks: "pipeline_controller:controller"
 30. Port Connectivity Checks: "pipeline_registers:pipeline"
 31. Port Connectivity Checks: "d_ram:dram"
 32. Port Connectivity Checks: "memory_access_d_ram:dram_control_inst"
 33. Port Connectivity Checks: "p_ram:pram"
 34. In-System Memory Content Editor Settings
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 13 19:06:01 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; XM23                                        ;
; Top-level Entity Name              ; XM23                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,755                                       ;
;     Total combinational functions  ; 2,591                                       ;
;     Dedicated logic registers      ; 894                                         ;
; Total registers                    ; 894                                         ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,048,928                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; XM23               ; XM23               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; branch.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/branch.sv                                                          ;             ;
; program_memory.mif                                                 ; yes             ; User Memory Initialization File              ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif                                                 ;             ;
; regnum_to_values_to_alu.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv                                         ;             ;
; decode_stage.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv                                                    ;             ;
; pipeline_registers.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv                                              ;             ;
; pipeline_controller.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv                                             ;             ;
; alu_XOR.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv                                                         ;             ;
; alu_SUB.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv                                                         ;             ;
; alu_OR.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv                                                          ;             ;
; alu_DADD.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv                                                        ;             ;
; alu_BIT.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv                                                         ;             ;
; alu_BIS.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv                                                         ;             ;
; alu_BIC.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv                                                         ;             ;
; alu_AND.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv                                                         ;             ;
; alu_ADD.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv                                                         ;             ;
; alu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv                                                             ;             ;
; XM23.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv                                                            ;             ;
; alu_ADDC.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv                                                        ;             ;
; alu_SUBC.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv                                                        ;             ;
; update_psw.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv                                                      ;             ;
; p_ram.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v                                                            ;             ;
; d_ram.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v                                                            ;             ;
; program_counter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv                                                 ;             ;
; moves.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv                                                           ;             ;
; alu_MOV.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_MOV.sv                                                         ;             ;
; alu_SRA.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv                                                         ;             ;
; alu_RRC.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_RRC.sv                                                         ;             ;
; alu_COMP.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_COMP.sv                                                        ;             ;
; alu_SWPB.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SWPB.sv                                                        ;             ;
; alu_SXT.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SXT.sv                                                         ;             ;
; memory_access_d_ram.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv                                             ;             ;
; go_to_LR.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv                                                        ;             ;
; reg_view.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v                                                         ;             ;
; system_view.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;             ;
; db/altsyncram_q6k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf                                             ;             ;
; db/altsyncram_hlb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf                                             ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_msa.tdf                                                  ;             ;
; db/decode_f8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_f8a.tdf                                                  ;             ;
; db/mux_lob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/mux_lob.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;             ;
; db/altsyncram_grj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf                                             ;             ;
; db/altsyncram_jab2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_jab2.tdf                                             ;             ;
; data_memory.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif                                                    ;             ;
; db/altsyncram_ujk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf                                             ;             ;
; db/altsyncram_hvb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hvb2.tdf                                             ;             ;
; ../register_view_labels.mif                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld  ;
; db/ip/sld928a91a1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 2,755                    ;
;                                             ;                          ;
; Total combinational functions               ; 2591                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1466                     ;
;     -- 3 input functions                    ; 849                      ;
;     -- <=2 input functions                  ; 276                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2348                     ;
;     -- arithmetic mode                      ; 243                      ;
;                                             ;                          ;
; Total registers                             ; 894                      ;
;     -- Dedicated logic registers            ; 894                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 3                        ;
; Total memory bits                           ; 1048928                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 778                      ;
; Total fan-out                               ; 17236                    ;
; Average fan-out                             ; 4.53                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |XM23                                                                                                                                   ; 2591 (96)           ; 894 (35)                  ; 1048928     ; 0            ; 0       ; 0         ; 3    ; 0            ; |XM23                                                                                                                                                                                                                                                                                                                                            ; XM23                              ; work         ;
;    |alu:alu_inst|                                                                                                                       ; 344 (224)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst                                                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;       |alu_ADD:add_op|                                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_ADD:add_op                                                                                                                                                                                                                                                                                                                ; alu_ADD                           ; work         ;
;       |alu_ADDC:addc_op|                                                                                                                ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_ADDC:addc_op                                                                                                                                                                                                                                                                                                              ; alu_ADDC                          ; work         ;
;       |alu_AND:and_op|                                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_AND:and_op                                                                                                                                                                                                                                                                                                                ; alu_AND                           ; work         ;
;       |alu_BIC:bic_op|                                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_BIC:bic_op                                                                                                                                                                                                                                                                                                                ; alu_BIC                           ; work         ;
;       |alu_BIS:bis_op|                                                                                                                  ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_BIS:bis_op                                                                                                                                                                                                                                                                                                                ; alu_BIS                           ; work         ;
;       |alu_DADD:dadd_op|                                                                                                                ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_DADD:dadd_op                                                                                                                                                                                                                                                                                                              ; alu_DADD                          ; work         ;
;       |alu_OR:or_op|                                                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_OR:or_op                                                                                                                                                                                                                                                                                                                  ; alu_OR                            ; work         ;
;       |alu_SUB:sub_op|                                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_SUB:sub_op                                                                                                                                                                                                                                                                                                                ; alu_SUB                           ; work         ;
;       |alu_SUBC:subc_op|                                                                                                                ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_SUBC:subc_op                                                                                                                                                                                                                                                                                                              ; alu_SUBC                          ; work         ;
;    |branch:branch_inst|                                                                                                                 ; 4 (4)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|branch:branch_inst                                                                                                                                                                                                                                                                                                                         ; branch                            ; work         ;
;    |d_ram:dram|                                                                                                                         ; 161 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram                                                                                                                                                                                                                                                                                                                                 ; d_ram                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 161 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_grj1:auto_generated|                                                                                               ; 161 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_grj1                   ; work         ;
;             |altsyncram_jab2:altsyncram1|                                                                                               ; 80 (0)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_jab2                   ; work         ;
;                |decode_f8a:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_f8a:rden_decode_a                                                                                                                                                                                                             ; decode_f8a                        ; work         ;
;                |decode_msa:decode4|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_msa:decode4                                                                                                                                                                                                                   ; decode_msa                        ; work         ;
;                |decode_msa:decode5|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|decode_msa:decode5                                                                                                                                                                                                                   ; decode_msa                        ; work         ;
;                |mux_lob:mux6|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|mux_lob:mux6                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;                |mux_lob:mux7|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|mux_lob:mux7                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 81 (58)             ; 54 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |decode_stage:decode|                                                                                                                ; 133 (133)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|decode_stage:decode                                                                                                                                                                                                                                                                                                                        ; decode_stage                      ; work         ;
;    |go_to_LR:go_to_LR_inst|                                                                                                             ; 83 (83)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|go_to_LR:go_to_LR_inst                                                                                                                                                                                                                                                                                                                     ; go_to_LR                          ; work         ;
;    |memory_access_d_ram:dram_control_inst|                                                                                              ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|memory_access_d_ram:dram_control_inst                                                                                                                                                                                                                                                                                                      ; memory_access_d_ram               ; work         ;
;    |p_ram:pram|                                                                                                                         ; 157 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram                                                                                                                                                                                                                                                                                                                                 ; p_ram                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 157 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_q6k1:auto_generated|                                                                                               ; 157 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_q6k1                   ; work         ;
;             |altsyncram_hlb2:altsyncram1|                                                                                               ; 77 (0)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_hlb2                   ; work         ;
;                |decode_f8a:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_a                                                                                                                                                                                                             ; decode_f8a                        ; work         ;
;                |decode_msa:decode5|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode5                                                                                                                                                                                                                   ; decode_msa                        ; work         ;
;                |mux_lob:mux6|                                                                                                           ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux6                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;                |mux_lob:mux7|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux7                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 80 (58)             ; 54 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |pipeline_controller:controller|                                                                                                     ; 62 (62)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_controller:controller                                                                                                                                                                                                                                                                                                             ; pipeline_controller               ; work         ;
;    |pipeline_registers:pipeline|                                                                                                        ; 723 (723)           ; 319 (319)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline                                                                                                                                                                                                                                                                                                                ; pipeline_registers                ; work         ;
;    |program_counter:pcounter|                                                                                                           ; 40 (40)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|program_counter:pcounter                                                                                                                                                                                                                                                                                                                   ; program_counter                   ; work         ;
;    |regnum_to_values_to_alu:regnum_inst|                                                                                                ; 112 (112)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|regnum_to_values_to_alu:regnum_inst                                                                                                                                                                                                                                                                                                        ; regnum_to_values_to_alu           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 205 (1)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 204 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 204 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 204 (1)             ; 130 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 203 (0)             ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 203 (162)           ; 123 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |system_view:system_view_inst|                                                                                                       ; 233 (0)             ; 197 (0)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst                                                                                                                                                                                                                                                                                                               ; system_view                       ; work         ;
;       |reg_view:regview|                                                                                                                ; 233 (0)             ; 197 (0)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview                                                                                                                                                                                                                                                                                              ; reg_view                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 233 (0)             ; 197 (0)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_ujk1:auto_generated|                                                                                            ; 233 (0)             ; 197 (0)                   ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated                                                                                                                                                                                                                               ; altsyncram_ujk1                   ; work         ;
;                |altsyncram_hvb2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 352         ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1                                                                                                                                                                                                   ; altsyncram_hvb2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 233 (211)           ; 197 (188)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                     ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                  ; sld_rom_sr                        ; work         ;
;    |update_psw:update_psw_inst|                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|update_psw:update_psw_inst                                                                                                                                                                                                                                                                                                                 ; update_psw                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1|ALTSYNCRAM                                    ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; data_memory.mif             ;
; p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM                                    ; AUTO ; True Dual Port ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; program_memory.mif          ;
; system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2            ; 176          ; 2            ; 176          ; 352    ; ../register_view_labels.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |XM23|d_ram:dram                                                                                                                                                                                                                                                          ; d_ram.v         ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |XM23|p_ram:pram                                                                                                                                                                                                                                                          ; p_ram.v         ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |XM23|system_view:system_view_inst|reg_view:regview                                                                                                                                                                                                                       ; reg_view.v      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+----------------------------------------------+-----------------------------------------------------+
; Register name                                ; Reason for Removal                                  ;
+----------------------------------------------+-----------------------------------------------------+
; pipeline_controller:controller|LBPSW1[0..15] ; Stuck at GND due to stuck port data_in              ;
; pipeline_controller:controller|LBPSW2[0..15] ; Stuck at GND due to stuck port data_in              ;
; pipeline_registers:pipeline|enable_i[0][18]  ; Stuck at GND due to stuck port data_in              ;
; pipeline_registers:pipeline|PSW_i[5..15]     ; Stuck at GND due to stuck port data_in              ;
; PC_force[1..14]                              ; Merged with PC_force[0]                             ;
; pipeline_controller:controller|PC_next[0]    ; Merged with pipeline_controller:controller|LBPC1[0] ;
; Total Number of Removed Registers = 59       ;                                                     ;
+----------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; pipeline_controller:controller|LBPSW1[5]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[5], pipeline_registers:pipeline|PSW_i[5]   ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[6]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[6], pipeline_registers:pipeline|PSW_i[6]   ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[7]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[7], pipeline_registers:pipeline|PSW_i[7]   ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[8]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[8], pipeline_registers:pipeline|PSW_i[8]   ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[9]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[9], pipeline_registers:pipeline|PSW_i[9]   ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[10] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[10], pipeline_registers:pipeline|PSW_i[10] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[11] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[11], pipeline_registers:pipeline|PSW_i[11] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[12] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[12], pipeline_registers:pipeline|PSW_i[12] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[13] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[13], pipeline_registers:pipeline|PSW_i[13] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[14] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[14], pipeline_registers:pipeline|PSW_i[14] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[15] ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[15], pipeline_registers:pipeline|PSW_i[15] ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[0]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[0]                                         ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[1]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[1]                                         ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[2]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[2]                                         ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[3]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[3]                                         ;
;                                           ; due to stuck port data_in ;                                                                                  ;
; pipeline_controller:controller|LBPSW1[4]  ; Stuck at GND              ; pipeline_controller:controller|LBPSW2[4]                                         ;
;                                           ; due to stuck port data_in ;                                                                                  ;
+-------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 894   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 726   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; counter[0]                                                                                                                                                                                                                                                                                                                      ; 2       ;
; PC_force[0]                                                                                                                                                                                                                                                                                                                     ; 20      ;
; program_counter:pcounter|init_state[1]                                                                                                                                                                                                                                                                                          ; 13      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |XM23|led~reg0                                                                                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |XM23|counter[8]                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 176 bits  ; 352 LEs       ; 176 LEs              ; 176 LEs                ; Yes        ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[138]                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                  ;
; 3:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|enable_i[0][30]                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |XM23|pipeline_registers:pipeline|OFF_i[0][4]                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |XM23|pipeline_registers:pipeline|exec_result_i[0][11]                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |XM23|pipeline_registers:pipeline|exec_result_i[0][7]                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |XM23|program_counter:pcounter|true_PC[0]                                                                                                                                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][7][2]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][6][9]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][5][9]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][4][1]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][3][1]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][2][4]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][1][8]                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |XM23|pipeline_registers:pipeline|gprc_i[0][0][12]                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |XM23|d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |XM23|system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |XM23|memory_access_d_ram:dram_control_inst|Mux17                                                                                                                                                               ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |XM23|memory_access_d_ram:dram_control_inst|Mux12                                                                                                                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |XM23|memory_access_d_ram:dram_control_inst|output_address[1]                                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |XM23|go_to_LR:go_to_LR_inst|Mux15                                                                                                                                                                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |XM23|pipeline_registers:pipeline|Mux13                                                                                                                                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |XM23|pipeline_registers:pipeline|Mux24                                                                                                                                                                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |XM23|regnum_to_values_to_alu:regnum_inst|Mux39                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |XM23|alu:alu_inst|alu_BIS:bis_op|ShiftLeft0                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |XM23|alu:alu_inst|alu_BIS:bis_op|ShiftLeft0                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |XM23|update_psw:update_psw_inst|psw_msk[1]                                                                                                                                                                     ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; No         ; |XM23|memory_access_d_ram:dram_control_inst|output_data[13]                                                                                                                                                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |XM23|regnum_to_values_to_alu:regnum_inst|src_val[3]                                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |XM23|alu:alu_inst|result[12]                                                                                                                                                                                   ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; No         ; |XM23|alu:alu_inst|result[11]                                                                                                                                                                                   ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; No         ; |XM23|alu:alu_inst|result[14]                                                                                                                                                                                   ;
; 18:1               ; 3 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |XM23|alu:alu_inst|result[1]                                                                                                                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |XM23|alu:alu_inst|result[5]                                                                                                                                                                                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; No         ; |XM23|decode_stage:decode|S                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |XM23 ;
+----------------+-----------------+-----------------------------------+
; Parameter Name ; Value           ; Type                              ;
+----------------+-----------------+-----------------------------------+
; FORCED         ; 111111111111111 ; Unsigned Binary                   ;
; UNFORCED       ; 000000000000000 ; Unsigned Binary                   ;
; DIVIDER        ; 3               ; Signed Integer                    ;
+----------------+-----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_ram:pram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; program_memory.mif   ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_q6k1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_access_d_ram:dram_control_inst ;
+------------------+-------+---------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                    ;
+------------------+-------+---------------------------------------------------------+
; R                ; 0     ; Signed Integer                                          ;
; mem_access_stage ; 1     ; Signed Integer                                          ;
; LD               ; 33    ; Signed Integer                                          ;
; ST               ; 34    ; Signed Integer                                          ;
; LDR              ; 39    ; Signed Integer                                          ;
; STR              ; 40    ; Signed Integer                                          ;
+------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_ram:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_grj1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; C              ; 0     ; Signed Integer                         ;
; Z              ; 1     ; Signed Integer                         ;
; N              ; 2     ; Signed Integer                         ;
; V              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: go_to_LR:go_to_LR_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; R              ; 0     ; Signed Integer                             ;
; exec_stage     ; 0     ; Signed Integer                             ;
; LD             ; 33    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: update_psw:update_psw_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; C              ; 0     ; Signed Integer                                 ;
; Z              ; 1     ; Signed Integer                                 ;
; N              ; 2     ; Signed Integer                                 ;
; SLP            ; 3     ; Signed Integer                                 ;
; V              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                    ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                 ;
; WIDTH_A                            ; 176                         ; Signed Integer                                          ;
; WIDTHAD_A                          ; 1                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 2                           ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                 ;
; WIDTH_B                            ; 1                           ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                 ;
; INIT_FILE                          ; ../register_view_labels.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ujk1             ; Untyped                                                 ;
+------------------------------------+-----------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                             ;
; Entity Instance                           ; p_ram:pram|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; d_ram:dram|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 16                                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                   ;
;     -- WIDTH_A                            ; 176                                                                           ;
;     -- NUMWORDS_A                         ; 2                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_view:system_view_inst|reg_view:regview"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; wren    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; q       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "go_to_LR:go_to_LR_inst" ;
+--------------+-------+----------+------------------+
; Port         ; Type  ; Severity ; Details          ;
+--------------+-------+----------+------------------+
; enable[2..1] ; Input ; Info     ; Stuck at GND     ;
+--------------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_controller:controller"                                                                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PSW_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_registers:pipeline"                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SLP_o[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; N_o[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Z_o[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; C_o[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; V_o[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; B_o[2..1]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; PRPO_o[2..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; DEC_o[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; INC_o[2..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; fetch_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CEX           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p_reg         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WB_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PR_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; F_o           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; T_o           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SA_o          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; exec_result_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "d_ram:dram"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "memory_access_d_ram:dram_control_inst" ;
+-----------+-------+----------+------------------------------------+
; Port      ; Type  ; Severity ; Details                            ;
+-----------+-------+----------+------------------------------------+
; pre[2..1] ; Input ; Info     ; Stuck at GND                       ;
; inc[2..1] ; Input ; Info     ; Stuck at GND                       ;
; dec[2..1] ; Input ; Info     ; Stuck at GND                       ;
+-----------+-------+----------+------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "p_ram:pram" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; data ; Input ; Info     ; Stuck at GND ;
; wren ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                 ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                           ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+
; 0              ; pram        ; 16    ; 32768 ; Read/Write ; p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated                                    ;
; 1              ; dram        ; 16    ; 32768 ; Read/Write ; d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated                                    ;
; 2              ; reg         ; 176   ; 2     ; Read/Write ; system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 764                         ;
;     CLR               ; 24                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 437                         ;
;     ENA CLR           ; 134                         ;
;     ENA CLR SLD       ; 30                          ;
;     ENA SCLR          ; 15                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 1                           ;
;     SLD               ; 15                          ;
;     plain             ; 90                          ;
; cycloneiii_lcell_comb ; 2385                        ;
;     arith             ; 234                         ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 117                         ;
;     normal            ; 2151                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 652                         ;
;         4 data inputs ; 1383                        ;
; cycloneiii_ram_block  ; 304                         ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 7.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 13 19:05:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branch.sv
    Info (12023): Found entity 1: branch File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/branch.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file regnum_to_values_to_alu.sv
    Info (12023): Found entity 1: regnum_to_values_to_alu File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decode_stage.sv
    Info (12023): Found entity 1: decode_stage File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_registers.sv
    Info (12023): Found entity 1: pipeline_registers File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_controller.sv
    Info (12023): Found entity 1: pipeline_controller File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file memory_access.sv
    Info (12023): Found entity 1: memory_access File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_xor.sv
    Info (12023): Found entity 1: alu_XOR File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_top_level.sv
    Info (12023): Found entity 1: alu_top_level File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_sub.sv
    Info (12023): Found entity 1: alu_SUB File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_or.sv
    Info (12023): Found entity 1: alu_OR File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_dadd.sv
    Info (12023): Found entity 1: alu_DADD File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bit.sv
    Info (12023): Found entity 1: alu_BIT File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bis.sv
    Info (12023): Found entity 1: alu_BIS File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bic.sv
    Info (12023): Found entity 1: alu_BIC File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_and.sv
    Info (12023): Found entity 1: alu_AND File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_add.sv
    Info (12023): Found entity 1: alu_ADD File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file xm23.sv
    Info (12023): Found entity 1: XM23 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file alu_addc.sv
    Info (12023): Found entity 1: alu_ADDC File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_subc.sv
    Info (12023): Found entity 1: alu_SUBC File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file update_psw.sv
    Info (12023): Found entity 1: update_psw File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p_ram.v
    Info (12023): Found entity 1: p_ram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file d_ram.v
    Info (12023): Found entity 1: d_ram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file moves.sv
    Info (12023): Found entity 1: moves File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_mov.sv
    Info (12023): Found entity 1: alu_MOV File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_MOV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_sra.sv
    Info (12023): Found entity 1: alu_SRA File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_rrc.sv
    Info (12023): Found entity 1: alu_RRC File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_RRC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_comp.sv
    Info (12023): Found entity 1: alu_COMP File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_COMP.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_swpb.sv
    Info (12023): Found entity 1: alu_SWPB File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SWPB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_sxt.sv
    Info (12023): Found entity 1: alu_SXT File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SXT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_access_d_ram.sv
    Info (12023): Found entity 1: memory_access_d_ram File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file go_to_lr.sv
    Info (12023): Found entity 1: go_to_LR File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_view.v
    Info (12023): Found entity 1: reg_view File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_view.sv
    Info (12023): Found entity 1: system_view File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu_SUB.sv(12): created implicit net for "carry_out" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu_DADD.sv(48): created implicit net for "carry_out" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at alu_ADD.sv(12): created implicit net for "carry_out" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu_ADDC.sv(14): created implicit net for "carry_out" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at alu_SUBC.sv(14): created implicit net for "carry_out" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv Line: 14
Info (12127): Elaborating entity "XM23" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o_wire" into its bus
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pcounter" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 171
Warning (10230): Verilog HDL assignment warning at program_counter.sv(30): truncated value with size 32 to match size of target (2) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv Line: 30
Info (12128): Elaborating entity "p_ram" for hierarchy "p_ram:pram" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 183
Info (12128): Elaborating entity "altsyncram" for hierarchy "p_ram:pram|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "p_ram:pram|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v Line: 86
Info (12133): Instantiated megafunction "p_ram:pram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "program_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf
    Info (12023): Found entity 1: altsyncram_q6k1 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q6k1" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlb2.tdf
    Info (12023): Found entity 1: altsyncram_hlb2 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hlb2" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 37
Warning (113028): 32761 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 2 warnings found, and 2 warnings are reported. File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif Line: 1
    Warning (113027): Addresses ranging from 0 to 2047 are not initialized File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif Line: 1
    Warning (113027): Addresses ranging from 2054 to 32766 are not initialized File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode4" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_a" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/mux_lob.tdf Line: 23
Info (12128): Elaborating entity "mux_lob" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux6" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
Info (12133): Instantiated megafunction "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1886544237"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "memory_access_d_ram" for hierarchy "memory_access_d_ram:dram_control_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 202
Warning (10230): Verilog HDL assignment warning at memory_access_d_ram.sv(70): truncated value with size 17 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv Line: 70
Warning (10230): Verilog HDL assignment warning at memory_access_d_ram.sv(82): truncated value with size 17 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv Line: 82
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "d_ram" for hierarchy "d_ram:dram" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 214
Info (12128): Elaborating entity "altsyncram" for hierarchy "d_ram:dram|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "d_ram:dram|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v Line: 86
Info (12133): Instantiated megafunction "d_ram:dram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grj1.tdf
    Info (12023): Found entity 1: altsyncram_grj1 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_grj1" for hierarchy "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jab2.tdf
    Info (12023): Found entity 1: altsyncram_jab2 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_jab2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_jab2" for hierarchy "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|altsyncram_jab2:altsyncram1" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf Line: 37
Warning (113028): 32768 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif Line: 1
    Warning (113027): Addresses ranging from 0 to 32767 are not initialized File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf Line: 38
Info (12133): Instantiated megafunction "d_ram:dram|altsyncram:altsyncram_component|altsyncram_grj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1685217645"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decode" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 244
Warning (10230): Verilog HDL assignment warning at decode_stage.sv(434): truncated value with size 4 to match size of target (1) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv Line: 434
Info (12128): Elaborating entity "pipeline_registers" for hierarchy "pipeline_registers:pipeline" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 313
Warning (10034): Output port "p_reg" at pipeline_registers.sv(42) has no driver File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv Line: 42
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_i" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o" into its bus
Info (12128): Elaborating entity "pipeline_controller" for hierarchy "pipeline_controller:controller" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 335
Info (12128): Elaborating entity "regnum_to_values_to_alu" for hierarchy "regnum_to_values_to_alu:regnum_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 348
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 363
Info (12128): Elaborating entity "alu_AND" for hierarchy "alu:alu_inst|alu_AND:and_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 39
Info (12128): Elaborating entity "alu_OR" for hierarchy "alu:alu_inst|alu_OR:or_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 40
Info (12128): Elaborating entity "alu_XOR" for hierarchy "alu:alu_inst|alu_XOR:xor_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 41
Info (12128): Elaborating entity "alu_BIT" for hierarchy "alu:alu_inst|alu_BIT:bit_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 43
Warning (10230): Verilog HDL assignment warning at alu_BIT.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv Line: 7
Info (12128): Elaborating entity "alu_BIC" for hierarchy "alu:alu_inst|alu_BIC:bic_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 44
Warning (10230): Verilog HDL assignment warning at alu_BIC.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv Line: 7
Info (12128): Elaborating entity "alu_BIS" for hierarchy "alu:alu_inst|alu_BIS:bis_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 45
Warning (10230): Verilog HDL assignment warning at alu_BIS.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv Line: 7
Info (12128): Elaborating entity "alu_ADD" for hierarchy "alu:alu_inst|alu_ADD:add_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 47
Warning (10036): Verilog HDL or VHDL warning at alu_ADD.sv(12): object "carry_out" assigned a value but never read File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv Line: 12
Info (12128): Elaborating entity "alu_SUB" for hierarchy "alu:alu_inst|alu_SUB:sub_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 48
Warning (10036): Verilog HDL or VHDL warning at alu_SUB.sv(12): object "carry_out" assigned a value but never read File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv Line: 12
Info (12128): Elaborating entity "alu_ADDC" for hierarchy "alu:alu_inst|alu_ADDC:addc_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 49
Warning (10036): Verilog HDL or VHDL warning at alu_ADDC.sv(14): object "carry_out" assigned a value but never read File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv Line: 14
Info (12128): Elaborating entity "alu_SUBC" for hierarchy "alu:alu_inst|alu_SUBC:subc_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 50
Warning (10036): Verilog HDL or VHDL warning at alu_SUBC.sv(14): object "carry_out" assigned a value but never read File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv Line: 14
Info (12128): Elaborating entity "alu_DADD" for hierarchy "alu:alu_inst|alu_DADD:dadd_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at alu_DADD.sv(48): object "carry_out" assigned a value but never read File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv Line: 48
Info (12128): Elaborating entity "alu_MOV" for hierarchy "alu:alu_inst|alu_MOV:mov_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 53
Info (12128): Elaborating entity "alu_SRA" for hierarchy "alu:alu_inst|alu_SRA:sra_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 55
Warning (10230): Verilog HDL assignment warning at alu_SRA.sv(5): truncated value with size 17 to match size of target (16) File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv Line: 5
Info (12128): Elaborating entity "alu_RRC" for hierarchy "alu:alu_inst|alu_RRC:rrc_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 56
Info (12128): Elaborating entity "alu_COMP" for hierarchy "alu:alu_inst|alu_COMP:comp_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 57
Info (12128): Elaborating entity "alu_SWPB" for hierarchy "alu:alu_inst|alu_SWPB:swpb_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 58
Info (12128): Elaborating entity "alu_SXT" for hierarchy "alu:alu_inst|alu_SXT:sxt_op" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv Line: 59
Info (12128): Elaborating entity "branch" for hierarchy "branch:branch_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 382
Info (12128): Elaborating entity "go_to_LR" for hierarchy "go_to_LR:go_to_LR_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 395
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "moves" for hierarchy "moves:moves_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 407
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "update_psw" for hierarchy "update_psw:update_psw_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 433
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "carry_arr" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "overflow_arr" into its bus
Info (12128): Elaborating entity "system_view" for hierarchy "system_view:system_view_inst" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv Line: 441
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "reg_view" for hierarchy "system_view:system_view_inst|reg_view:regview" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v Line: 86
Info (12130): Elaborated megafunction instantiation "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v Line: 86
Info (12133): Instantiated megafunction "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../register_view_labels.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=reg"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "width_a" = "176"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ujk1.tdf
    Info (12023): Found entity 1: altsyncram_ujk1 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ujk1" for hierarchy "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvb2.tdf
    Info (12023): Found entity 1: altsyncram_hvb2 File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hvb2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hvb2" for hierarchy "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|altsyncram_hvb2:altsyncram1" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf Line: 37
Warning (113028): 1 out of 2 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif Line: 1
    Warning (113026): Memory Initialization File Address 1 is not initialized File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif Line: 1
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf Line: 38
Info (12133): Instantiated megafunction "system_view:system_view_inst|reg_view:regview|altsyncram:altsyncram_component|altsyncram_ujk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919248128"
    Info (12134): Parameter "NUMWORDS" = "2"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "8"
    Info (12134): Parameter "WIDTH_WORD" = "176"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.13.19:05:41 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3088 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 2776 logic cells
    Info (21064): Implemented 304 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4931 megabytes
    Info: Processing ended: Wed Nov 13 19:06:01 2024
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg.


