{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705290049832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705290049832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 21:40:49 2024 " "Processing started: Sun Jan 14 21:40:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705290049832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290049832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290049832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705290049966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705290049966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055593 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-ArchFullAdder " "Found design unit 1: FullAdder-ArchFullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055594 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-ArchCalculator " "Found design unit 1: Calculator-ArchCalculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavioral " "Found design unit 1: Keyboard-Behavioral" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ArchCPU " "Found design unit 1: CPU-ArchCPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Found design unit 1: LCD-controller" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ArchRAM " "Found design unit 1: RAM-ArchRAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchDisplay " "Found design unit 1: Display-ArchDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-ArchConverter " "Found design unit 1: Converter-ArchConverter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvertToLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ConvertToLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertToLCD-ArchConvertToLCD " "Found design unit 1: ConvertToLCD-ArchConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertToLCD " "Found entity 1: ConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-ArchMultiplier " "Found design unit 1: Divider-ArchMultiplier" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparison.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparison.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparison-ArchComparison " "Found design unit 1: Comparison-ArchComparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparison " "Found entity 1: Comparison" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Power.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Power.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Power-ArchPower " "Found design unit 1: Power-ArchPower" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Power " "Found entity 1: Power" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCDLow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCDLow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDLow-Behavioral " "Found design unit 1: BinaryToBCDLow-Behavioral" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDLow " "Found entity 1: BinaryToBCDLow" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Factorial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Factorial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Factorial-ArchFactorial " "Found design unit 1: Factorial-ArchFactorial" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Factorial " "Found entity 1: Factorial" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Random-ArchRandom " "Found design unit 1: Random-ArchRandom" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290055599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705290055630 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds Calculator.vhd(8) " "VHDL Signal Declaration warning at Calculator.vhd(8): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705290055634 "|Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramOut Calculator.vhd(91) " "Verilog HDL or VHDL warning at Calculator.vhd(91): object \"ramOut\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055634 "|Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM1_Flag Calculator.vhd(92) " "Verilog HDL or VHDL warning at Calculator.vhd(92): object \"enableRAM1_Flag\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055634 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Calculator " "Elaborating entity \"CPU\" for hierarchy \"CPU:Calculator\"" {  } { { "Calculator.vhd" "Calculator" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"adderOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"subsOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiplierOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"multiplierOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"adderNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"subsNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"multiNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcOverflow CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"pcOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcNegative CPU.vhd(73) " "Verilog HDL or VHDL warning at CPU.vhd(73): object \"pcNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempPC32 CPU.vhd(75) " "Verilog HDL or VHDL warning at CPU.vhd(75): object \"tempPC32\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addPC CPU.vhd(75) " "VHDL Signal Declaration warning at CPU.vhd(75): used explicit default value for signal \"addPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempPC CPU.vhd(75) " "VHDL Signal Declaration warning at CPU.vhd(75): used explicit default value for signal \"tempPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextStep CPU.vhd(104) " "Verilog HDL or VHDL warning at CPU.vhd(104): object \"nextStep\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(113) " "VHDL Process Statement warning at CPU.vhd(113): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(114) " "VHDL Process Statement warning at CPU.vhd(114): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AdderResult CPU.vhd(116) " "VHDL Process Statement warning at CPU.vhd(116): signal \"AdderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(118) " "VHDL Process Statement warning at CPU.vhd(118): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(119) " "VHDL Process Statement warning at CPU.vhd(119): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(121) " "VHDL Process Statement warning at CPU.vhd(121): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(121) " "VHDL Process Statement warning at CPU.vhd(121): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(123) " "VHDL Process Statement warning at CPU.vhd(123): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempA CPU.vhd(91) " "Verilog HDL or VHDL warning at CPU.vhd(91): object \"tempA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(125) " "VHDL Process Statement warning at CPU.vhd(125): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(129) " "VHDL Process Statement warning at CPU.vhd(129): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(130) " "VHDL Process Statement warning at CPU.vhd(130): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MultiplierResult CPU.vhd(132) " "VHDL Process Statement warning at CPU.vhd(132): signal \"MultiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(134) " "VHDL Process Statement warning at CPU.vhd(134): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(135) " "VHDL Process Statement warning at CPU.vhd(135): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DividerResult CPU.vhd(137) " "VHDL Process Statement warning at CPU.vhd(137): signal \"DividerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(139) " "VHDL Process Statement warning at CPU.vhd(139): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(140) " "VHDL Process Statement warning at CPU.vhd(140): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PowerResult CPU.vhd(142) " "VHDL Process Statement warning at CPU.vhd(142): signal \"PowerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(144) " "VHDL Process Statement warning at CPU.vhd(144): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FactorialResult CPU.vhd(146) " "VHDL Process Statement warning at CPU.vhd(146): signal \"FactorialResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(148) " "VHDL Process Statement warning at CPU.vhd(148): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(149) " "VHDL Process Statement warning at CPU.vhd(149): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "equal CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"lower\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055637 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "higher CPU.vhd(150) " "VHDL Process Statement warning at CPU.vhd(150): signal \"higher\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(152) " "VHDL Process Statement warning at CPU.vhd(152): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(153) " "VHDL Process Statement warning at CPU.vhd(153): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RandomResult CPU.vhd(155) " "VHDL Process Statement warning at CPU.vhd(155): signal \"RandomResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "negative CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"negative\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] CPU.vhd(103) " "Inferred latch for \"result\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] CPU.vhd(103) " "Inferred latch for \"result\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] CPU.vhd(103) " "Inferred latch for \"result\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] CPU.vhd(103) " "Inferred latch for \"result\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] CPU.vhd(103) " "Inferred latch for \"result\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] CPU.vhd(103) " "Inferred latch for \"result\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] CPU.vhd(103) " "Inferred latch for \"result\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] CPU.vhd(103) " "Inferred latch for \"result\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] CPU.vhd(103) " "Inferred latch for \"result\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] CPU.vhd(103) " "Inferred latch for \"result\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] CPU.vhd(103) " "Inferred latch for \"result\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] CPU.vhd(103) " "Inferred latch for \"result\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] CPU.vhd(103) " "Inferred latch for \"result\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] CPU.vhd(103) " "Inferred latch for \"result\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] CPU.vhd(103) " "Inferred latch for \"result\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] CPU.vhd(103) " "Inferred latch for \"result\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] CPU.vhd(103) " "Inferred latch for \"result\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] CPU.vhd(103) " "Inferred latch for \"result\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] CPU.vhd(103) " "Inferred latch for \"result\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] CPU.vhd(103) " "Inferred latch for \"result\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] CPU.vhd(103) " "Inferred latch for \"result\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] CPU.vhd(103) " "Inferred latch for \"result\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] CPU.vhd(103) " "Inferred latch for \"result\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] CPU.vhd(103) " "Inferred latch for \"result\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] CPU.vhd(103) " "Inferred latch for \"result\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] CPU.vhd(103) " "Inferred latch for \"result\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] CPU.vhd(103) " "Inferred latch for \"result\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] CPU.vhd(103) " "Inferred latch for \"result\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] CPU.vhd(103) " "Inferred latch for \"result\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative CPU.vhd(103) " "Inferred latch for \"negative\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[0\] CPU.vhd(103) " "Inferred latch for \"setB\[0\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[1\] CPU.vhd(103) " "Inferred latch for \"setB\[1\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[2\] CPU.vhd(103) " "Inferred latch for \"setB\[2\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[3\] CPU.vhd(103) " "Inferred latch for \"setB\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[4\] CPU.vhd(103) " "Inferred latch for \"setB\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[5\] CPU.vhd(103) " "Inferred latch for \"setB\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[6\] CPU.vhd(103) " "Inferred latch for \"setB\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[7\] CPU.vhd(103) " "Inferred latch for \"setB\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[8\] CPU.vhd(103) " "Inferred latch for \"setB\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[9\] CPU.vhd(103) " "Inferred latch for \"setB\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[10\] CPU.vhd(103) " "Inferred latch for \"setB\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[11\] CPU.vhd(103) " "Inferred latch for \"setB\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[12\] CPU.vhd(103) " "Inferred latch for \"setB\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[13\] CPU.vhd(103) " "Inferred latch for \"setB\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[14\] CPU.vhd(103) " "Inferred latch for \"setB\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[15\] CPU.vhd(103) " "Inferred latch for \"setB\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[16\] CPU.vhd(103) " "Inferred latch for \"setB\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[17\] CPU.vhd(103) " "Inferred latch for \"setB\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[18\] CPU.vhd(103) " "Inferred latch for \"setB\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[19\] CPU.vhd(103) " "Inferred latch for \"setB\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[20\] CPU.vhd(103) " "Inferred latch for \"setB\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[21\] CPU.vhd(103) " "Inferred latch for \"setB\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[22\] CPU.vhd(103) " "Inferred latch for \"setB\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[23\] CPU.vhd(103) " "Inferred latch for \"setB\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[24\] CPU.vhd(103) " "Inferred latch for \"setB\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[25\] CPU.vhd(103) " "Inferred latch for \"setB\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055638 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[26\] CPU.vhd(103) " "Inferred latch for \"setB\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[27\] CPU.vhd(103) " "Inferred latch for \"setB\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[28\] CPU.vhd(103) " "Inferred latch for \"setB\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[29\] CPU.vhd(103) " "Inferred latch for \"setB\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[30\] CPU.vhd(103) " "Inferred latch for \"setB\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[31\] CPU.vhd(103) " "Inferred latch for \"setB\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[0\] CPU.vhd(103) " "Inferred latch for \"setA\[0\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[1\] CPU.vhd(103) " "Inferred latch for \"setA\[1\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[2\] CPU.vhd(103) " "Inferred latch for \"setA\[2\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[3\] CPU.vhd(103) " "Inferred latch for \"setA\[3\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[4\] CPU.vhd(103) " "Inferred latch for \"setA\[4\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[5\] CPU.vhd(103) " "Inferred latch for \"setA\[5\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[6\] CPU.vhd(103) " "Inferred latch for \"setA\[6\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[7\] CPU.vhd(103) " "Inferred latch for \"setA\[7\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[8\] CPU.vhd(103) " "Inferred latch for \"setA\[8\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[9\] CPU.vhd(103) " "Inferred latch for \"setA\[9\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[10\] CPU.vhd(103) " "Inferred latch for \"setA\[10\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[11\] CPU.vhd(103) " "Inferred latch for \"setA\[11\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[12\] CPU.vhd(103) " "Inferred latch for \"setA\[12\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[13\] CPU.vhd(103) " "Inferred latch for \"setA\[13\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[14\] CPU.vhd(103) " "Inferred latch for \"setA\[14\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[15\] CPU.vhd(103) " "Inferred latch for \"setA\[15\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[16\] CPU.vhd(103) " "Inferred latch for \"setA\[16\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[17\] CPU.vhd(103) " "Inferred latch for \"setA\[17\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[18\] CPU.vhd(103) " "Inferred latch for \"setA\[18\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[19\] CPU.vhd(103) " "Inferred latch for \"setA\[19\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[20\] CPU.vhd(103) " "Inferred latch for \"setA\[20\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[21\] CPU.vhd(103) " "Inferred latch for \"setA\[21\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[22\] CPU.vhd(103) " "Inferred latch for \"setA\[22\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[23\] CPU.vhd(103) " "Inferred latch for \"setA\[23\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[24\] CPU.vhd(103) " "Inferred latch for \"setA\[24\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[25\] CPU.vhd(103) " "Inferred latch for \"setA\[25\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[26\] CPU.vhd(103) " "Inferred latch for \"setA\[26\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[27\] CPU.vhd(103) " "Inferred latch for \"setA\[27\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[28\] CPU.vhd(103) " "Inferred latch for \"setA\[28\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[29\] CPU.vhd(103) " "Inferred latch for \"setA\[29\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[30\] CPU.vhd(103) " "Inferred latch for \"setA\[30\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[31\] CPU.vhd(103) " "Inferred latch for \"setA\[31\]\" at CPU.vhd(103)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 "|Calculator|CPU:Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:Calculator\|ROM:ROMAccess " "Elaborating entity \"ROM\" for hierarchy \"CPU:Calculator\|ROM:ROMAccess\"" {  } { { "CPU.vhd" "ROMAccess" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:Calculator\|FullAdder:AdderPC " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:Calculator\|FullAdder:AdderPC\"" {  } { { "CPU.vhd" "AdderPC" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:Calculator\|Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:Calculator\|Multiplier:Multi\"" {  } { { "CPU.vhd" "Multi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055642 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705290055642 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negative Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705290055642 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Multiplier.vhd(14) " "Verilog HDL or VHDL warning at Multiplier.vhd(14): object \"tempResult\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055642 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Multiplier.vhd(15) " "VHDL Signal Declaration warning at Multiplier.vhd(15): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705290055642 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Multiplier.vhd(38) " "VHDL Process Statement warning at Multiplier.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055642 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider CPU:Calculator\|Divider:Divi " "Elaborating entity \"Divider\" for hierarchy \"CPU:Calculator\|Divider:Divi\"" {  } { { "CPU.vhd" "Divi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Divider.vhd(13) " "Verilog HDL or VHDL warning at Divider.vhd(13): object \"tempResult\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055643 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Divider.vhd(14) " "VHDL Signal Declaration warning at Divider.vhd(14): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705290055643 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Divider.vhd(37) " "VHDL Process Statement warning at Divider.vhd(37): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055643 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison CPU:Calculator\|Comparison:Compare " "Elaborating entity \"Comparison\" for hierarchy \"CPU:Calculator\|Comparison:Compare\"" {  } { { "CPU.vhd" "Compare" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "H Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"H\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L Comparison.vhd(14) " "VHDL Process Statement warning at Comparison.vhd(14): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L\[0\] Comparison.vhd(14) " "Inferred latch for \"L\[0\]\" at Comparison.vhd(14)" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "H\[0\] Comparison.vhd(14) " "Inferred latch for \"H\[0\]\" at Comparison.vhd(14)" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055644 "|Calculator|CPU:Calculator|Comparison:Compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Power CPU:Calculator\|Power:Pow " "Elaborating entity \"Power\" for hierarchy \"CPU:Calculator\|Power:Pow\"" {  } { { "CPU.vhd" "Pow" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Power.vhd(38) " "VHDL Process Statement warning at Power.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Power.vhd(39) " "VHDL Process Statement warning at Power.vhd(39): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Power.vhd(40) " "VHDL Process Statement warning at Power.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempA Power.vhd(31) " "VHDL Process Statement warning at Power.vhd(31): inferring latch(es) for signal or variable \"tempA\", which holds its previous value in one or more paths through the process" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[0\] Power.vhd(31) " "Inferred latch for \"tempA\[0\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[1\] Power.vhd(31) " "Inferred latch for \"tempA\[1\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[2\] Power.vhd(31) " "Inferred latch for \"tempA\[2\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[3\] Power.vhd(31) " "Inferred latch for \"tempA\[3\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[4\] Power.vhd(31) " "Inferred latch for \"tempA\[4\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[5\] Power.vhd(31) " "Inferred latch for \"tempA\[5\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[6\] Power.vhd(31) " "Inferred latch for \"tempA\[6\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[7\] Power.vhd(31) " "Inferred latch for \"tempA\[7\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[8\] Power.vhd(31) " "Inferred latch for \"tempA\[8\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[9\] Power.vhd(31) " "Inferred latch for \"tempA\[9\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[10\] Power.vhd(31) " "Inferred latch for \"tempA\[10\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[11\] Power.vhd(31) " "Inferred latch for \"tempA\[11\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[12\] Power.vhd(31) " "Inferred latch for \"tempA\[12\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[13\] Power.vhd(31) " "Inferred latch for \"tempA\[13\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[14\] Power.vhd(31) " "Inferred latch for \"tempA\[14\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[15\] Power.vhd(31) " "Inferred latch for \"tempA\[15\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[16\] Power.vhd(31) " "Inferred latch for \"tempA\[16\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[17\] Power.vhd(31) " "Inferred latch for \"tempA\[17\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[18\] Power.vhd(31) " "Inferred latch for \"tempA\[18\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[19\] Power.vhd(31) " "Inferred latch for \"tempA\[19\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[20\] Power.vhd(31) " "Inferred latch for \"tempA\[20\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[21\] Power.vhd(31) " "Inferred latch for \"tempA\[21\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[22\] Power.vhd(31) " "Inferred latch for \"tempA\[22\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[23\] Power.vhd(31) " "Inferred latch for \"tempA\[23\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[24\] Power.vhd(31) " "Inferred latch for \"tempA\[24\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[25\] Power.vhd(31) " "Inferred latch for \"tempA\[25\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[26\] Power.vhd(31) " "Inferred latch for \"tempA\[26\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[27\] Power.vhd(31) " "Inferred latch for \"tempA\[27\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[28\] Power.vhd(31) " "Inferred latch for \"tempA\[28\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[29\] Power.vhd(31) " "Inferred latch for \"tempA\[29\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[30\] Power.vhd(31) " "Inferred latch for \"tempA\[30\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempA\[31\] Power.vhd(31) " "Inferred latch for \"tempA\[31\]\" at Power.vhd(31)" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290055646 "|Calculator|CPU:Calculator|Power:Pow"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Factorial CPU:Calculator\|Factorial:Fact " "Elaborating entity \"Factorial\" for hierarchy \"CPU:Calculator\|Factorial:Fact\"" {  } { { "CPU.vhd" "Fact" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Factorial.vhd(27) " "Verilog HDL or VHDL warning at Factorial.vhd(27): object \"tempResult\" assigned a value but never read" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705290055648 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Factorial.vhd(40) " "VHDL Process Statement warning at Factorial.vhd(40): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055648 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tA Factorial.vhd(41) " "VHDL Process Statement warning at Factorial.vhd(41): signal \"tA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055648 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Factorial.vhd(42) " "VHDL Process Statement warning at Factorial.vhd(42): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055648 "|Calculator|CPU:Calculator|Factorial:Fact"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random CPU:Calculator\|Random:Rand " "Elaborating entity \"Random\" for hierarchy \"CPU:Calculator\|Random:Rand\"" {  } { { "CPU.vhd" "Rand" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055648 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "empty Random.vhd(15) " "VHDL Signal Declaration warning at Random.vhd(15): used explicit default value for signal \"empty\" because signal was never assigned a value" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1705290055649 "|Calculator|CPU:Calculator|Random:Rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:InputKeyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:InputKeyboard\"" {  } { { "Calculator.vhd" "InputKeyboard" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "Calculator.vhd" "RAM_1" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055663 "|Calculator|RAM:RAM_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetLogic RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"resetLogic\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055663 "|Calculator|RAM:RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DisplayLCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:DisplayLCD\"" {  } { { "Calculator.vhd" "DisplayLCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display4Dig " "Elaborating entity \"Display\" for hierarchy \"Display:Display4Dig\"" {  } { { "Calculator.vhd" "Display4Dig" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055665 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_data Display.vhd(54) " "VHDL Process Statement warning at Display.vhd(54): signal \"display_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055665 "|Calculator|Display:Display4Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:ConverterRAM " "Elaborating entity \"Converter\" for hierarchy \"Converter:ConverterRAM\"" {  } { { "Calculator.vhd" "ConverterRAM" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BinaryBCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BinaryBCD\"" {  } { { "Calculator.vhd" "BinaryBCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCD.vhd(18) " "VHDL Process Statement warning at BinaryToBCD.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055666 "|Calculator|BinaryToBCD:BinaryBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCDLow BinaryToBCDLow:BinaryBCDA " "Elaborating entity \"BinaryToBCDLow\" for hierarchy \"BinaryToBCDLow:BinaryBCDA\"" {  } { { "Calculator.vhd" "BinaryBCDA" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290055666 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCDLow.vhd(18) " "VHDL Process Statement warning at BinaryToBCDLow.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1705290055667 "|Calculator|BinaryToBCDLow:BinaryBCDA"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Div2\"" {  } { { "BinaryToBCDLow.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod2\"" {  } { { "BinaryToBCDLow.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Div1\"" {  } { { "BinaryToBCDLow.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod1\"" {  } { { "BinaryToBCDLow.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDB\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDB\|Mod3\"" {  } { { "BinaryToBCDLow.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div3\"" {  } { { "BinaryToBCD.vhd" "Div3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod3\"" {  } { { "BinaryToBCD.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod4\"" {  } { { "BinaryToBCD.vhd" "Mod4" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod3\"" {  } { { "BinaryToBCDLow.vhd" "Mod3" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Div2\"" {  } { { "BinaryToBCDLow.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod2\"" {  } { { "BinaryToBCDLow.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Div1\"" {  } { { "BinaryToBCDLow.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDLow:BinaryBCDA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDLow:BinaryBCDA\|Mod1\"" {  } { { "BinaryToBCDLow.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Converter:ConverterRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Converter:ConverterRAM\|Mult0\"" {  } { { "Converter.vhd" "Mult0" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290056912 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705290056912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290056930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290056930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290056930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290056930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290056930 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290056930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290056951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290056951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290056953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290056953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290056956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290056956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290056978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290056978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057004 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1\"" {  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057035 ""}  } { { "BinaryToBCDLow.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCDLow.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057070 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_aaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057111 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div3\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057153 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057191 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057235 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Converter:ConverterRAM\|lpm_mult:Mult0\"" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290057296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"Converter:ConverterRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290057296 ""}  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705290057296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/mult_k4t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705290057318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290057318 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1705290057838 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1705290057838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|negative " "Latch CPU:Calculator\|negative has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[0\] " "Ports D and ENA on the latch are fed by the same signal opCode\[0\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[3\] " "Latch CPU:Calculator\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[14\] " "Latch CPU:Calculator\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[4\] " "Latch CPU:Calculator\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[7\] " "Latch CPU:Calculator\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[10\] " "Latch CPU:Calculator\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[8\] " "Latch CPU:Calculator\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[11\] " "Latch CPU:Calculator\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057850 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[15\] " "Latch CPU:Calculator\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[5\] " "Latch CPU:Calculator\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[6\] " "Latch CPU:Calculator\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[9\] " "Latch CPU:Calculator\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[12\] " "Latch CPU:Calculator\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:Calculator\|result\[13\] " "Latch CPU:Calculator\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opCode\[3\] " "Ports D and ENA on the latch are fed by the same signal opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705290057851 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705290057851 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[1\] CPU:Calculator\|Factorial:Fact\|tempA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[3\] CPU:Calculator\|Factorial:Fact\|tA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[2\] CPU:Calculator\|Factorial:Fact\|tA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[1\] CPU:Calculator\|Factorial:Fact\|tA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tA\[0\] CPU:Calculator\|Factorial:Fact\|tA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Factorial:Fact\|tA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[10\] CPU:Calculator\|Power:Pow\|tB\[10\]~_emulated CPU:Calculator\|Power:Pow\|tB\[10\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[10\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[7\] CPU:Calculator\|Power:Pow\|tB\[7\]~_emulated CPU:Calculator\|Power:Pow\|tB\[7\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[7\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[6\] CPU:Calculator\|Power:Pow\|tB\[6\]~_emulated CPU:Calculator\|Power:Pow\|tB\[6\]~9 " "Register \"CPU:Calculator\|Power:Pow\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[6\]~9\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[5\] CPU:Calculator\|Power:Pow\|tB\[5\]~_emulated CPU:Calculator\|Power:Pow\|tB\[5\]~13 " "Register \"CPU:Calculator\|Power:Pow\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[5\]~13\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[4\] CPU:Calculator\|Power:Pow\|tB\[4\]~_emulated CPU:Calculator\|Power:Pow\|tB\[4\]~17 " "Register \"CPU:Calculator\|Power:Pow\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[4\]~17\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[3\] CPU:Calculator\|Power:Pow\|tB\[3\]~_emulated CPU:Calculator\|Power:Pow\|tB\[3\]~21 " "Register \"CPU:Calculator\|Power:Pow\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[3\]~21\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[2\] CPU:Calculator\|Power:Pow\|tB\[2\]~_emulated CPU:Calculator\|Power:Pow\|tB\[2\]~25 " "Register \"CPU:Calculator\|Power:Pow\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[2\]~25\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[1\] CPU:Calculator\|Power:Pow\|tB\[1\]~_emulated CPU:Calculator\|Power:Pow\|tB\[1\]~29 " "Register \"CPU:Calculator\|Power:Pow\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[1\]~29\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tB\[0\] CPU:Calculator\|Power:Pow\|tB\[0\]~_emulated CPU:Calculator\|Power:Pow\|tB\[0\]~33 " "Register \"CPU:Calculator\|Power:Pow\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tB\[0\]~33\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[15\] CPU:Calculator\|Divider:Divi\|tB\[15\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[15\]~1 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[15\]~1\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[14\] CPU:Calculator\|Divider:Divi\|tB\[14\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[14\]~5 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[14\]~5\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[13\] CPU:Calculator\|Divider:Divi\|tB\[13\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[13\]~9 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[13\]~9\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[12\] CPU:Calculator\|Divider:Divi\|tB\[12\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[12\]~13 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[12\]~13\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[11\] CPU:Calculator\|Divider:Divi\|tB\[11\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[11\]~17 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[11\]~17\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[10\] CPU:Calculator\|Divider:Divi\|tB\[10\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[10\]~21 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[10\]~21\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[9\] CPU:Calculator\|Divider:Divi\|tB\[9\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[9\]~25 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[9\]~25\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[8\] CPU:Calculator\|Divider:Divi\|tB\[8\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[8\]~29 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[8\]~29\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[7\] CPU:Calculator\|Divider:Divi\|tB\[7\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[7\]~33 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[7\]~33\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[6\] CPU:Calculator\|Divider:Divi\|tB\[6\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[6\]~37 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[6\]~37\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[5\] CPU:Calculator\|Divider:Divi\|tB\[5\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[5\]~41 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[5\]~41\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[4\] CPU:Calculator\|Divider:Divi\|tB\[4\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[4\]~45 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[4\]~45\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[3\] CPU:Calculator\|Divider:Divi\|tB\[3\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[3\]~49 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[3\]~49\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[2\] CPU:Calculator\|Divider:Divi\|tB\[2\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[2\]~53 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[2\]~53\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[1\] CPU:Calculator\|Divider:Divi\|tB\[1\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[1\]~57 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[1\]~57\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Divider:Divi\|tB\[0\] CPU:Calculator\|Divider:Divi\|tB\[0\]~_emulated CPU:Calculator\|Divider:Divi\|tB\[0\]~61 " "Register \"CPU:Calculator\|Divider:Divi\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Divider:Divi\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Divider:Divi\|tB\[0\]~61\"" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Divider:Divi|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[2\] CPU:Calculator\|Factorial:Fact\|tempA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[0\] CPU:Calculator\|Factorial:Fact\|tempA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[31\] CPU:Calculator\|Factorial:Fact\|tB\[31\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[31\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[30\] CPU:Calculator\|Factorial:Fact\|tB\[30\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[30\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[30\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[29\] CPU:Calculator\|Factorial:Fact\|tB\[29\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[29\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[29\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[28\] CPU:Calculator\|Factorial:Fact\|tB\[28\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[28\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[28\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[27\] CPU:Calculator\|Factorial:Fact\|tB\[27\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[27\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[27\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[26\] CPU:Calculator\|Factorial:Fact\|tB\[26\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[26\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[26\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[25\] CPU:Calculator\|Factorial:Fact\|tB\[25\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[25\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[25\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[24\] CPU:Calculator\|Factorial:Fact\|tB\[24\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[24\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[24\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[23\] CPU:Calculator\|Factorial:Fact\|tB\[23\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[23\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[23\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[22\] CPU:Calculator\|Factorial:Fact\|tB\[22\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[22\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[22\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[21\] CPU:Calculator\|Factorial:Fact\|tB\[21\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[21\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[21\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[20\] CPU:Calculator\|Factorial:Fact\|tB\[20\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[20\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[20\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[19\] CPU:Calculator\|Factorial:Fact\|tB\[19\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[19\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[19\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[18\] CPU:Calculator\|Factorial:Fact\|tB\[18\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[18\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[18\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[17\] CPU:Calculator\|Factorial:Fact\|tB\[17\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[17\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[17\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[16\] CPU:Calculator\|Factorial:Fact\|tB\[16\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[16\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[16\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[15\] CPU:Calculator\|Factorial:Fact\|tB\[15\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[14\] CPU:Calculator\|Factorial:Fact\|tB\[14\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[13\] CPU:Calculator\|Factorial:Fact\|tB\[13\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[12\] CPU:Calculator\|Factorial:Fact\|tB\[12\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[11\] CPU:Calculator\|Factorial:Fact\|tB\[11\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[10\] CPU:Calculator\|Factorial:Fact\|tB\[10\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[9\] CPU:Calculator\|Factorial:Fact\|tB\[9\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[8\] CPU:Calculator\|Factorial:Fact\|tB\[8\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[7\] CPU:Calculator\|Factorial:Fact\|tB\[7\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[6\] CPU:Calculator\|Factorial:Fact\|tB\[6\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[5\] CPU:Calculator\|Factorial:Fact\|tB\[5\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[31\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[31\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[4\] CPU:Calculator\|Factorial:Fact\|tB\[4\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[4\]~57 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[4\]~57\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[3\] CPU:Calculator\|Factorial:Fact\|tB\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[3\]~61 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[3\]~61\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[2\] CPU:Calculator\|Factorial:Fact\|tB\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[2\]~65 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[2\]~65\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[1\] CPU:Calculator\|Factorial:Fact\|tB\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[1\]~69 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[1\]~69\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tB\[0\] CPU:Calculator\|Factorial:Fact\|tB\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tB\[0\]~73 " "Register \"CPU:Calculator\|Factorial:Fact\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tB\[0\]~73\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tB[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[7\] CPU:Calculator\|Power:Pow\|tA\[7\]~_emulated CPU:Calculator\|Power:Pow\|tA\[7\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[7\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[7\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[6\] CPU:Calculator\|Power:Pow\|tA\[6\]~_emulated CPU:Calculator\|Power:Pow\|tA\[6\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tA\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[6\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[6\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[5\] CPU:Calculator\|Power:Pow\|tA\[5\]~_emulated CPU:Calculator\|Power:Pow\|tA\[5\]~9 " "Register \"CPU:Calculator\|Power:Pow\|tA\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[5\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[5\]~9\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[4\] CPU:Calculator\|Power:Pow\|tA\[4\]~_emulated CPU:Calculator\|Power:Pow\|tA\[4\]~13 " "Register \"CPU:Calculator\|Power:Pow\|tA\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[4\]~_emulated\" and latch \"CPU:Calculator\|Power:Pow\|tA\[4\]~13\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[3\] CPU:Calculator\|Power:Pow\|tA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[2\] CPU:Calculator\|Power:Pow\|tA\[2\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 " "Register \"CPU:Calculator\|Power:Pow\|tA\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[2\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[1\] CPU:Calculator\|Power:Pow\|tA\[1\]~_emulated CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 " "Register \"CPU:Calculator\|Power:Pow\|tA\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[1\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Power:Pow\|tA\[0\] CPU:Calculator\|Power:Pow\|tA\[0\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 " "Register \"CPU:Calculator\|Power:Pow\|tA\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Power:Pow\|tA\[0\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Power:Pow|tA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Factorial:Fact\|tempA\[3\] CPU:Calculator\|Factorial:Fact\|tempA\[3\]~_emulated CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 " "Register \"CPU:Calculator\|Factorial:Fact\|tempA\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Factorial:Fact\|tempA\[3\]~_emulated\" and latch \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1705290057862 "|Calculator|CPU:Calculator|Factorial:Fact|tempA[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1705290057862 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[0\]~11 CPU:Calculator\|Power:Pow\|tempA\[0\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[0\]~11\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[0\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1 CPU:Calculator\|Power:Pow\|tempA\[1\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tempA\[1\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[1\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[2\]~5 CPU:Calculator\|Power:Pow\|tempA\[2\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[2\]~5\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[2\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[6\]~5 CPU:Calculator\|Power:Pow\|tempA\[6\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[6\]~5\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[6\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[4\]~13 CPU:Calculator\|Power:Pow\|tempA\[4\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[4\]~13\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[4\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Factorial:Fact\|tA\[3\]~1 CPU:Calculator\|Power:Pow\|tempA\[3\] " "Duplicate LATCH primitive \"CPU:Calculator\|Factorial:Fact\|tA\[3\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[3\]\"" {  } { { "Factorial.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Factorial.vhd" 34 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[5\]~9 CPU:Calculator\|Power:Pow\|tempA\[5\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[5\]~9\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[5\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:Calculator\|Power:Pow\|tA\[7\]~1 CPU:Calculator\|Power:Pow\|tempA\[7\] " "Duplicate LATCH primitive \"CPU:Calculator\|Power:Pow\|tA\[7\]~1\" merged with LATCH primitive \"CPU:Calculator\|Power:Pow\|tempA\[7\]\"" {  } { { "Power.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Power.vhd" 33 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1705290059325 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1705290059325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[0\] GND " "Pin \"anodes\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|anodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[1\] VCC " "Pin \"anodes\[1\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|anodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[2\] VCC " "Pin \"anodes\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|anodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[3\] VCC " "Pin \"anodes\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|anodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] VCC " "Pin \"segments\[0\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705290059450 "|Calculator|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705290059450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705290059574 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinaryToBCDLow:BinaryBCDB\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_14~18 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_14~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod2\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_3~18 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_4~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinaryToBCDLow:BinaryBCDA\|lpm_divide:Mod2\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1705290062243 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1705290062243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705290062487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705290062487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5290 " "Implemented 5290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705290062697 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705290062697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5249 " "Implemented 5249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705290062697 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705290062697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705290062697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705290062714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 21:41:02 2024 " "Processing ended: Sun Jan 14 21:41:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705290062714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705290062714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705290062714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705290062714 ""}
