$date
2025-12-11T07:16+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module LR35902_Core $end
 $var wire 1 ! u_done $end
 $var wire 8 " E_sampled $end
 $var wire 8 $ A $end
 $var wire 8 % B $end
 $var wire 8 & C $end
 $var wire 8 ' D $end
 $var wire 8 ( E $end
 $var wire 8 ) F $end
 $var wire 8 * H $end
 $var wire 8 + L $end
 $var wire 5 , u_cc $end
 $var wire 3 - u_out_F_hi_1 $end
 $var wire 3 . u_out_F_hi_6 $end
 $var wire 3 / u_out_F_hi_7 $end
 $var wire 3 0 u_out_F_hi_8 $end
 $var wire 3 1 u_out_F_hi_9 $end
 $var wire 3 2 u_out_F_hi_2 $end
 $var wire 3 3 u_out_F_hi_3 $end
 $var wire 3 4 u_out_F_hi_4 $end
 $var wire 3 5 u_out_F_hi_5 $end
 $var wire 1 6 u_alu $end
 $var wire 16 7 busAddr $end
 $var wire 8 8 io_memWriteData $end
 $var wire 16 9 SP_sampled $end
 $var wire 1 : needsImm8_new $end
 $var wire 16 ; u_hl $end
 $var wire 1 = u_condition_1 $end
 $var wire 1 > u_condition_2 $end
 $var wire 1 ? u_condition_3 $end
 $var wire 16 @ io_memAddr $end
 $var wire 8 A B_sampled $end
 $var wire 8 B imm8 $end
 $var wire 8 C H_sampled $end
 $var wire 3 D state $end
 $var wire 16 E u_imm16 $end
 $var wire 16 F u_newHL_1 $end
 $var wire 16 G u_sp2_1 $end
 $var wire 16 I u_newHL_2 $end
 $var wire 16 J u_newHL_3 $end
 $var wire 16 K u_sp2_3 $end
 $var wire 16 L u_sp2_2 $end
 $var wire 8 M u_vec $end
 $var wire 1 N busRead $end
 $var wire 4 O u_rr $end
 $var wire 1 P needsImm16_new $end
 $var wire 8 Q u_A $end
 $var wire 8 R u_C $end
 $var wire 8 S u_B $end
 $var wire 8 T u_E $end
 $var wire 8 U u_D $end
 $var wire 8 V u_F $end
 $var wire 8 W u_H $end
 $var wire 1 X u_flagZ $end
 $var wire 8 Y u_L $end
 $var wire 1 Z u_flagC_1 $end
 $var wire 2 [ u_out_F_hi_hi $end
 $var wire 1 \ u_flagC $end
 $var wire 8 ] u_oldVal_1 $end
 $var wire 1 ^ busWrite $end
 $var wire 1 _ u_halfCarry $end
 $var wire 1 ` isLDrImm_new $end
 $var wire 1 a u_flagC_2 $end
 $var wire 1 b u_flagC_3 $end
 $var wire 16 c u_result_2 $end
 $var wire 16 d u_result_1 $end
 $var wire 3 e u_out_F_hi_18 $end
 $var wire 3 f u_out_F_hi_17 $end
 $var wire 1 g u_carry $end
 $var wire 3 h u_out_F_hi_14 $end
 $var wire 3 i u_out_F_hi_13 $end
 $var wire 3 j u_out_F_hi_16 $end
 $var wire 3 k u_out_F_hi_15 $end
 $var wire 3 l u_out_F_hi_10 $end
 $var wire 3 m u_out_F_hi_12 $end
 $var wire 3 n u_out_F_hi_11 $end
 $var wire 8 o u_oldVal $end
 $var wire 5 p u_dst $end
 $var wire 16 q u_result $end
 $var wire 5 r u_cc_1 $end
 $var wire 5 s u_cc_2 $end
 $var wire 5 t u_cc_3 $end
 $var wire 8 u io_dbg_mcycle $end
 $var wire 9 v u_off_1 $end
 $var wire 8 w A_sampled $end
 $var wire 1 x io_memWrite $end
 $var wire 16 } u_sp1_2 $end
 $var wire 16 ~ u_sp1_1 $end
 $var wire 16 "! u_sp1_3 $end
 $var wire 8 "" io_dbg_h $end
 $var wire 8 "# io_dbg_l $end
 $var wire 8 "$ io_dbg_a $end
 $var wire 8 "% io_dbg_b $end
 $var wire 8 "& u_imm8 $end
 $var wire 8 "' io_dbg_e $end
 $var wire 8 "( io_dbg_f $end
 $var wire 8 ") io_dbg_c $end
 $var wire 8 "* io_dbg_d $end
 $var wire 2 "+ u_out_F_hi_hi_17 $end
 $var wire 2 ", u_out_F_hi_hi_18 $end
 $var wire 2 "- u_out_F_hi_hi_15 $end
 $var wire 2 ". u_out_F_hi_hi_16 $end
 $var wire 2 "/ u_out_F_hi_hi_10 $end
 $var wire 2 "0 u_out_F_hi_hi_13 $end
 $var wire 2 "1 u_out_F_hi_hi_14 $end
 $var wire 2 "2 u_out_F_hi_hi_11 $end
 $var wire 2 "3 u_out_F_hi_hi_12 $end
 $var wire 1 "5 printf $end
 $var wire 8 "6 io_dbg_state $end
 $var wire 16 "7 mcBus_memAddr $end
 $var wire 16 ": u_regPair $end
 $var wire 8 "; F_sampled $end
 $var wire 16 "< io_dbg_sp $end
 $var wire 16 "= u_newHL $end
 $var wire 16 "? io_dbg_pc $end
 $var wire 5 "@ u_out_F_lo_6 $end
 $var wire 5 "A u_out_F_lo_7 $end
 $var wire 5 "B u_out_F_lo_4 $end
 $var wire 5 "C u_out_F_lo_5 $end
 $var wire 5 "D u_out_F_lo_2 $end
 $var wire 5 "E u_out_F_lo_3 $end
 $var wire 5 "F u_out_F_lo_1 $end
 $var wire 5 "G u_out_F_lo_8 $end
 $var wire 5 "H u_out_F_lo_9 $end
 $var wire 8 "J io_memReadData $end
 $var wire 1 "K mcBus_memRead $end
 $var wire 1 "L mcBus_memWrite $end
 $var wire 8 "M IR $end
 $var wire 1 "N u_condition $end
 $var wire 1 "O clock $end
 $var wire 1 "P u_flagZ_1 $end
 $var wire 1 "Q u_flagZ_2 $end
 $var wire 1 "R u_flagZ_3 $end
 $var wire 2 "S u_out_F_hi_hi_8 $end
 $var wire 2 "T u_out_F_hi_hi_9 $end
 $var wire 2 "U u_out_F_hi_hi_6 $end
 $var wire 2 "V u_out_F_hi_hi_7 $end
 $var wire 2 "W u_out_F_hi_hi_4 $end
 $var wire 2 "X u_out_F_hi_hi_5 $end
 $var wire 16 "Y PC $end
 $var wire 8 "Z io_ieReg $end
 $var wire 16 "[ imm16 $end
 $var wire 16 "\ SP $end
 $var wire 8 "] C_sampled $end
 $var wire 8 "^ busWriteData $end
 $var wire 8 "_ io_dbg_IR $end
 $var wire 8 "` L_sampled $end
 $var wire 8 "b io_dbg_opcode $end
 $var wire 3 "c mcycle $end
 $var wire 1 "d reset $end
 $var wire 2 "e tcycle $end
 $var wire 16 "f u_sp2 $end
 $var wire 5 "g u_out_F_lo_10 $end
 $var wire 16 "h u_sp1 $end
 $var wire 5 "i u_out_F_lo_11 $end
 $var wire 9 "j u_off $end
 $var wire 5 "k u_out_F_lo_12 $end
 $var wire 5 "l u_out_F_lo_13 $end
 $var wire 5 "m u_out_F_lo_14 $end
 $var wire 5 "n u_out_F_lo_15 $end
 $var wire 5 "o u_out_F_lo_16 $end
 $var wire 5 "p u_out_F_lo_17 $end
 $var wire 5 "q u_out_F_lo_18 $end
 $var wire 3 "r u_out_F_hi $end
 $var wire 5 "s u_out_F_lo $end
 $var wire 8 "t io_dbg_tcycle $end
 $var wire 16 "u u_HL $end
 $var wire 16 "v PC_sampled $end
 $var wire 8 "w u_src $end
 $var wire 8 "x u_src_9 $end
 $var wire 8 "y u_src_8 $end
 $var wire 8 "z u_src_7 $end
 $var wire 8 "{ u_src_6 $end
 $var wire 8 "| u_src_5 $end
 $var wire 8 "} u_src_4 $end
 $var wire 8 "~ u_src_3 $end
 $var wire 8 #! u_src_2 $end
 $var wire 8 #" u_src_1 $end
 $var wire 16 ## u_PC $end
 $var wire 3 #$ u_next_mcycle $end
 $var wire 1 #& io_memRead $end
 $var wire 2 #' u_out_F_hi_hi_2 $end
 $var wire 2 #( u_out_F_hi_hi_3 $end
 $var wire 2 #) u_out_F_hi_hi_1 $end
 $var wire 16 #* u_SP $end
 $var wire 4 #+ u_rr_4 $end
 $var wire 4 #, u_rr_3 $end
 $var wire 4 #- u_rr_2 $end
 $var wire 4 #. u_rr_1 $end
 $var wire 16 #/ u_operand $end
 $var wire 4 #4 u_rr_5 $end
 $var wire 8 #5 io_ifReg $end
 $var wire 5 #6 u_dst_1 $end
 $var wire 5 #7 u_dst_2 $end
 $var wire 5 #8 u_dst_3 $end
 $var wire 5 #9 u_dst_4 $end
 $var wire 8 #: D_sampled $end
 $var wire 8 #; mcBus_memWriteData $end
 $var wire 8 #< mcBus_memReadData $end
  $scope module u_alu $end
   $var wire 8 # r $end
   $var wire 4 < io_op $end
   $var wire 1 H io_carryIn $end
   $var wire 1 y io_flagZ $end
   $var wire 1 z io_flagN $end
   $var wire 1 { io_flagH $end
   $var wire 1 | io_flagC $end
   $var wire 8 "4 diffc $end
   $var wire 8 "8 io_b $end
   $var wire 8 "9 io_a $end
   $var wire 8 "> sum $end
   $var wire 8 "I diff $end
   $var wire 8 "a sumc $end
   $var wire 8 #% io_out $end
   $var wire 8 #0 r_2 $end
   $var wire 8 #1 r_1 $end
   $var wire 8 #2 r_4 $end
   $var wire 8 #3 r_3 $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
06
0:
0=
0>
0?
b00000000 w
b0000000000000000 9
0H
b0000000000000000 7
b00000000 u
b00000000 o
b0000000000000000 ;
0N
0P
b00000000 M
0X
b00000000 C
b00000000 B
0Z
0\
b0000000000000000 "!
0^
b00000000 A
0_
0`
0a
0b
b00000000 ]
b00000000 W
b00000000 V
b00000000 Y
0g
b0000 <
b00000000 S
b00000000 R
b00000000 U
b00000000 T
b00000000 Q
b0000000000000000 "7
b0000000000000000 ":
0x
b0000000000000000 "<
0y
b0000000000000000 "=
0z
0{
b0000000000000000 "?
0|
b0000000000000000 ##
b0000000000000000 "Y
b0000000000000000 "[
b0000000000000000 "\
b00 "e
b0000000000000000 #*
b0000000000000000 #/
b00 "X
b00000 "H
0"5
b00 "U
b00 "T
b00 "W
b00 "V
b00000 "A
b00000 "@
b00000 "C
b00000 "B
b00000 "E
b00000 "D
b00000 "G
b00000 "F
b00000000 "w
b00 #)
0#&
b00000000 "t
b00000000 "{
b00000000 "z
b00 #(
b00000000 "y
b00 #'
b00000000 "x
0"K
b00000000 "~
b00 "S
0"L
b00000000 "}
b00000000 "|
0"N
0"O
0"P
0"Q
0"R
b000 f
b000 i
b000 h
b000 e
b000 n
b000 k
b000 j
b000 m
b000 l
b00 "+
0"d
b00 "1
b00 "0
b00 "3
b00 "2
b00 "-
b00 ",
b00 "/
b00 ".
b000 D
b000 3
b000 2
b000 5
b000 4
b00000 "q
b00000 "p
b00000 "s
b00000 "i
b00000 "k
b00000 "m
b00000 "l
b00 [
b00000 "o
b00000 "n
b000 /
b000 .
b000 1
b000 0
b000 -
b00000 "g
b00000 #9
b00000 #6
b00000 #8
b00000 #7
b000000000 "j
b00000000 "#
b00000000 ""
b00000000 "'
b00000000 "&
b00000000 "%
b00000000 "$
b00000000 "*
b00000000 ")
b00000000 "(
b00000000 "6
b00000000 "4
b00000000 ";
b00000000 "9
b00000000 "8
b00000000 ">
b00000000 #"
b00000000 #!
b00000000 #%
b00000000 "J
b00000000 "I
b000000000 v
b00000000 #0
b00000000 "M
b00000000 #3
b00000000 #2
b00000000 #1
b00000000 #5
b00000000 #<
b00000000 "Z
b00000000 #;
b00000000 #:
b00000000 "_
b00000000 "^
b00000000 "]
b00000000 "b
b00000000 "a
b00000000 "`
b0000000000000000 "u
b0000000000000000 "v
b0000000000000000 "f
b0000000000000000 "h
b000 "c
b00000 ,
b0000000000000000 ~
b000 "r
b00000000 +
b00000000 *
b00000000 '
b0000000000000000 d
b00000000 &
b0000000000000000 c
b00000000 )
b00000000 (
b00000000 #
b00000000 "
b00000000 %
b00000000 $
b0000000000000000 q
b0000 O
b00000000 8
b0000000000000000 }
b00000 p
b00000 s
b0000000000000000 @
b00000 r
b00000 t
b0000000000000000 E
b0000 #,
b0000 #+
b0000000000000000 I
b0000 #.
b0000 #-
b0000000000000000 G
b0000000000000000 F
b0000000000000000 L
b0000000000000000 K
b0000 #4
b0000000000000000 J
0!
b000 #$
$end
#0
1"d
b1111111111111111 "f
b1111111111111111 "h
b100 -
b100 .
b100 /
b100 0
b100 1
b100 2
b100 3
b100 4
b100 5
1=
1>
1?
b1111111111111111 "!
b1111111111111111 F
b1111111111111111 G
b0000000000000001 I
b10 "+
b1111111111111111 J
b10 ",
b1111111111111111 K
b10 "-
b1111111111111111 L
b10 ".
b10 "/
1N
b10 "0
b10 "1
b10 "2
b10 "3
b0000000000000001 "=
1#&
b1111111111111111 d
b10 #'
b100 e
b10 #(
b100 f
b10 #)
b100 h
b100 i
b100 j
b100 k
b100 l
1"N
b100 m
b100 n
b11111111 #2
b00000001 #3
b0000000000000001 q
b10 "S
b10 "T
b10 "U
b10 "V
b10 "W
b10 "X
1y
b1111111111111111 }
b1111111111111111 ~
#1
b1111111111111101 "f
b1111111111111101 "h
b100 "r
b0000000101001101 "u
b0000000100000000 "v
b11011000 "
b00000001 $
b00010011 &
b11011000 (
b10110000 )
b00000001 *
b01001101 +
b0000000100000000 7
b1111111111111110 9
b0000000101001101 ;
0=
0>
0?
b1111111111111101 "!
b0000000100000000 @
b00000001 ""
b01001101 "#
b00000001 "$
b00000001 C
b11011000 "'
b0000000101001100 F
b10110000 "(
b1111111111111101 G
b00010011 ")
1H
b0000000101001110 I
b0000000101001100 J
b1111111111111101 K
b1111111111111101 L
b00000001 Q
b00010011 R
b11111111 "4
b11011000 T
b10110000 V
b00000001 W
1X
b0000000000010011 ":
b01001101 Y
b10110000 ";
1Z
b1111111111111110 "<
b10 [
b0000000101001110 "=
1\
b0000000100000000 "?
b10000 "B
b0000000100000000 ##
1a
1b
b10000 "D
b0000000101100000 c
b10000 "E
b0000000000010010 d
b10000 "F
b1111111111111110 #*
0"N
b0000000000010011 #/
1"O
1"P
1"Q
1"R
b0000000000010100 q
b00000001 w
b0000000100000000 "Y
b1111111111111110 "\
b00010011 "]
b1111111111111101 }
b1111111111111101 ~
b01001101 "`
b00000001 "a
#6
1"d
0"O
#11
1"O
#16
0"O
#21
1"O
#26
0"O
#31
1"O
#36
0"O
#41
1"O
#46
0"O
#51
1"O
#56
1P
0"d
b00000001 "J
b00000001 #<
0"O
#61
b00000001 "t
b01 "e
1"O
#66
0"O
#71
b00000010 "t
b10 "e
1"O
#76
0"O
#81
1!
b00000011 "t
b11 "e
1"O
#86
0"O
#91
b0000000100000001 @
b00000001 "b
b00 "e
b010 D
b00000000 R
b00000000 "t
b00000010 "6
b00000001 "w
b00010011 "x
b00010011 "y
b00010011 "z
b00010011 "{
b00010011 "|
b00010011 "}
b00010011 "~
b0000000100000001 "?
b00010011 #!
b00000001 #"
0!
b00000001 "M
1"O
b0000000100000001 7
b0000000100000001 "Y
b00000001 "_
#96
0P
b00110100 "J
b00110100 #<
0"O
#101
b00000001 "t
b01 "e
1"O
#106
0"O
#111
b00000010 "t
b10 "e
1"O
#116
0"O
#121
1!
b00000011 "t
b11 "e
1"O
#126
0"O
#131
b0000000100000010 @
0!
b00 "e
b011 D
b0000000000110100 E
1"O
b00110100 R
b00000000 "t
b00000011 "6
b0000000100000010 7
b0000000100000010 "Y
b0000000000110100 "[
b0000000100000010 "?
#136
b00010010 "J
b00010010 #<
0"O
#141
b00000001 "t
b01 "e
1"O
#146
0"O
#151
b00000010 "t
b10 "e
1"O
#156
0"O
#161
1!
b00000011 "t
b11 "e
1"O
#166
0"O
#171
b0000000000000000 @
b0000000100000011 ##
0!
0#&
b00 "e
b100 D
b0001001000110100 E
1"O
0N
b00000000 "t
b00010010 S
b00000100 "6
b0000000100000011 "v
b0000000000000000 7
b0000000100000011 "Y
b0001001000110100 "[
b0000000100000011 "?
#176
0"O
#181
b00000001 "t
b01 "e
1"O
#186
0"O
#191
b00000010 "t
b10 "e
1"O
#196
0"O
#201
1!
b00000011 "t
b11 "e
1"O
#206
0"O
#211
b0000000100000011 @
b00010010 A
b00010010 "%
b00 "e
b000 D
b00110100 ")
1N
b00000000 "t
b00000000 "6
b00110100 "x
b00110100 "y
b0001001000110100 ":
b00110100 "z
b00110100 "{
b00110100 "|
b00110100 "}
b00110100 "~
b00010010 ]
b00110100 #!
0!
b0001001110000001 c
1#&
b0001001000110011 d
b00010010 %
b00110100 &
b0001001000110100 #/
1"O
b00010010 o
b0001001000110101 q
b0000000100000011 7
b00110100 "]
#216
b11000101 "J
b11000101 #<
0"O
#221
b00000001 "t
b01 "e
1"O
#226
0"O
#231
b00000010 "t
b10 "e
1"O
#236
0"O
#241
1!
b00000011 "t
b11 "e
1"O
#246
0"O
#251
b1111111111111101 @
b11000101 "b
b00 "e
b100 D
0N
b00000000 "t
b00000100 "6
b0000000100000100 "v
b1111111111111101 "7
b00000101 "w
b01001101 "x
b01001101 "y
b01001101 "z
b01001101 "{
b01001101 "|
b01001101 "}
b01001101 "~
b0000000100000100 "?
1^
b01001101 #!
b00000101 #"
b0000000100000100 ##
0!
0#&
b1111111111111101 #*
1"L
b11000101 "M
1"O
b1111111111111101 7
b0000000100000100 "Y
b00010010 8
1x
b00010010 #;
b00010010 "^
b11000101 "_
#256
0"O
#261
b00000001 "t
b01 "e
1"O
#266
0"O
#271
b00000010 "t
b10 "e
1"O
#276
0"O
#281
b001 #$
b00000011 "t
b11 "e
1"O
#286
0"O
#291
b1111111111111100 @
b001 "c
b00 "e
b1111111111111100 "f
b1111111111111100 "h
b1111111111111100 G
b1111111111111100 #*
b1111111111111100 K
b1111111111111100 L
1"O
b00000000 "t
b00000001 u
b1111111111111100 "7
b1111111111111100 7
b00110100 8
b00110100 #;
b1111111111111101 9
b1111111111111101 "<
b1111111111111101 "\
b00110100 "^
b1111111111111100 }
b1111111111111100 ~
b1111111111111100 "!
#296
0"O
#301
b00000001 "t
b01 "e
1"O
#306
0"O
#311
b00000010 "t
b10 "e
1"O
#316
0"O
#321
1!
b00000011 "t
b11 "e
1"O
#326
0"O
#331
b0000000100000100 @
b000 "c
b00 "e
b000 D
b1111111111111011 "f
b1111111111111011 "h
b1111111111111011 G
b1111111111111011 K
b1111111111111011 L
1N
b00000000 "t
b00000000 "6
b1111111111111011 "7
b1111111111111100 "<
0^
0!
b000 #$
1#&
b1111111111111011 #*
1"O
b00000000 u
b0000000100000100 7
b00000000 8
0x
b00010010 #;
b1111111111111100 9
b1111111111111100 "\
b00000000 "^
b1111111111111011 }
b1111111111111011 ~
b1111111111111011 "!
#336
b00000000 "J
b00000000 #<
0"O
#341
b00000001 "t
b01 "e
1"O
#346
0"O
