<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<board schema_version="2.2" vendor="opalkelly.com" name="XEM8310-AU25P" display_name="XEM8310-AU25P Integration Platform" url="https://opalkelly.com/products/XEM8310/" preset_file="preset.xml" supports_ced="false">
  <images>
    <image name="XEM8310-Top.jpg" display_name="XEM8310-AU25P-Top" sub_type="board">
      <description>XEM8310-AU25P Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
    <revision id="0">RevA</revision>
  </compatible_board_revisions>
  <file_version>1.0</file_version>
  <description>XEM8310-AU25P Integration Platform</description>
  <components>
    <component name="part0" display_name="Artix UltraScale+ chip on board" type="fpga" part_name="xcau25p-ffvb676-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://opalkelly.com/products/XEM8310/">
      <description>FPGA part on the board</description>
      <interfaces>
        <interface mode="slave" name="host_interface" type="opalkelly.com:interface:host_interface_rtl:1.0" of_component="frontpanel" preset_proc="frontpanel_preset">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="frontpanel" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="okHU" physical_port="host_interface_okhu" dir="in" left="2" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okHU_0" />
                <pin_map port_index="1" component_pin="okHU_1" />
                <pin_map port_index="2" component_pin="okHU_2" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUH" physical_port="host_interface_okuh" dir="out" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUH_0" />
                <pin_map port_index="1" component_pin="okUH_1" />
                <pin_map port_index="2" component_pin="okUH_2" />
                <pin_map port_index="3" component_pin="okUH_3" />
                <pin_map port_index="4" component_pin="okUH_4" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okUHU" physical_port="host_interface_okuhu" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="okUHU_0" />
                <pin_map port_index="1" component_pin="okUHU_1" />
                <pin_map port_index="2" component_pin="okUHU_2" />
                <pin_map port_index="3" component_pin="okUHU_3" />
                <pin_map port_index="4" component_pin="okUHU_4" />
                <pin_map port_index="5" component_pin="okUHU_5" />
                <pin_map port_index="6" component_pin="okUHU_6" />
                <pin_map port_index="7" component_pin="okUHU_7" />
                <pin_map port_index="8" component_pin="okUHU_8" />
                <pin_map port_index="9" component_pin="okUHU_9" />
                <pin_map port_index="10" component_pin="okUHU_10" />
                <pin_map port_index="11" component_pin="okUHU_11" />
                <pin_map port_index="12" component_pin="okUHU_12" />
                <pin_map port_index="13" component_pin="okUHU_13" />
                <pin_map port_index="14" component_pin="okUHU_14" />
                <pin_map port_index="15" component_pin="okUHU_15" />
                <pin_map port_index="16" component_pin="okUHU_16" />
                <pin_map port_index="17" component_pin="okUHU_17" />
                <pin_map port_index="18" component_pin="okUHU_18" />
                <pin_map port_index="19" component_pin="okUHU_19" />
                <pin_map port_index="20" component_pin="okUHU_20" />
                <pin_map port_index="21" component_pin="okUHU_21" />
                <pin_map port_index="22" component_pin="okUHU_22" />
                <pin_map port_index="23" component_pin="okUHU_23" />
                <pin_map port_index="24" component_pin="okUHU_24" />
                <pin_map port_index="25" component_pin="okUHU_25" />
                <pin_map port_index="26" component_pin="okUHU_26" />
                <pin_map port_index="27" component_pin="okUHU_27" />
                <pin_map port_index="28" component_pin="okUHU_28" />
                <pin_map port_index="29" component_pin="okUHU_29" />
                <pin_map port_index="30" component_pin="okUHU_30" />
                <pin_map port_index="31" component_pin="okUHU_31" />
              </pin_maps>
            </port_map>
            <port_map logical_port="okAA" physical_port="host_interface_okaa" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="okAA" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="fixed_ddr4_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_ddr4_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_ddr4_100mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_ddr4_100mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_ddr4_100mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="slave" name="fixed_gt_125mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="fixed_gt_125mhz">
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="fixed_gt_125mhz_clk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_gt_125mhz_clk_p" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="fixed_gt_125mhz_clk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="fixed_gt_125mhz_clk_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="board_leds" type="opalkelly.com:interface:led_rtl:1.0" of_component="board_leds">
          <preferred_ips>
            <preferred_ip vendor="opalkelly.com" library="ip" name="led" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="led_out" physical_port="board_leds_led_out" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="led_1" />
                <pin_map port_index="1" component_pin="led_2" />
                <pin_map port_index="2" component_pin="led_3" />
                <pin_map port_index="3" component_pin="led_4" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        <interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0" />
                <pin_map port_index="1" component_pin="c0_ddr4_adr1" />
                <pin_map port_index="2" component_pin="c0_ddr4_adr2" />
                <pin_map port_index="3" component_pin="c0_ddr4_adr3" />
                <pin_map port_index="4" component_pin="c0_ddr4_adr4" />
                <pin_map port_index="5" component_pin="c0_ddr4_adr5" />
                <pin_map port_index="6" component_pin="c0_ddr4_adr6" />
                <pin_map port_index="7" component_pin="c0_ddr4_adr7" />
                <pin_map port_index="8" component_pin="c0_ddr4_adr8" />
                <pin_map port_index="9" component_pin="c0_ddr4_adr9" />
                <pin_map port_index="10" component_pin="c0_ddr4_adr10" />
                <pin_map port_index="11" component_pin="c0_ddr4_adr11" />
                <pin_map port_index="12" component_pin="c0_ddr4_adr12" />
                <pin_map port_index="13" component_pin="c0_ddr4_adr13" />
                <pin_map port_index="14" component_pin="c0_ddr4_adr14" />
                <pin_map port_index="15" component_pin="c0_ddr4_adr15" />
                <pin_map port_index="16" component_pin="c0_ddr4_adr16" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0" />
                <pin_map port_index="1" component_pin="c0_ddr4_ba1" />
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck0_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs0_n" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1" />
                <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2" />
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="31" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0" />
                <pin_map port_index="1" component_pin="c0_ddr4_dq1" />
                <pin_map port_index="2" component_pin="c0_ddr4_dq2" />
                <pin_map port_index="3" component_pin="c0_ddr4_dq3" />
                <pin_map port_index="4" component_pin="c0_ddr4_dq4" />
                <pin_map port_index="5" component_pin="c0_ddr4_dq5" />
                <pin_map port_index="6" component_pin="c0_ddr4_dq6" />
                <pin_map port_index="7" component_pin="c0_ddr4_dq7" />
                <pin_map port_index="8" component_pin="c0_ddr4_dq8" />
                <pin_map port_index="9" component_pin="c0_ddr4_dq9" />
                <pin_map port_index="10" component_pin="c0_ddr4_dq10" />
                <pin_map port_index="11" component_pin="c0_ddr4_dq11" />
                <pin_map port_index="12" component_pin="c0_ddr4_dq12" />
                <pin_map port_index="13" component_pin="c0_ddr4_dq13" />
                <pin_map port_index="14" component_pin="c0_ddr4_dq14" />
                <pin_map port_index="15" component_pin="c0_ddr4_dq15" />
                <pin_map port_index="16" component_pin="c0_ddr4_dq16" />
                <pin_map port_index="17" component_pin="c0_ddr4_dq17" />
                <pin_map port_index="18" component_pin="c0_ddr4_dq18" />
                <pin_map port_index="19" component_pin="c0_ddr4_dq19" />
                <pin_map port_index="20" component_pin="c0_ddr4_dq20" />
                <pin_map port_index="21" component_pin="c0_ddr4_dq21" />
                <pin_map port_index="22" component_pin="c0_ddr4_dq22" />
                <pin_map port_index="23" component_pin="c0_ddr4_dq23" />
                <pin_map port_index="24" component_pin="c0_ddr4_dq24" />
                <pin_map port_index="25" component_pin="c0_ddr4_dq25" />
                <pin_map port_index="26" component_pin="c0_ddr4_dq26" />
                <pin_map port_index="27" component_pin="c0_ddr4_dq27" />
                <pin_map port_index="28" component_pin="c0_ddr4_dq28" />
                <pin_map port_index="29" component_pin="c0_ddr4_dq29" />
                <pin_map port_index="30" component_pin="c0_ddr4_dq30" />
                <pin_map port_index="31" component_pin="c0_ddr4_dq31" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c" />
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_c" />
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_c" />
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t" />
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t" />
                <pin_map port_index="2" component_pin="c0_ddr4_dqs2_t" />
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_t" />
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt0" />
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n" />
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
      </interfaces>
    </component>
    <component name="ddr4" display_name="DDR4" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16LY-075" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a256m16ge-075e">
      <description>2 GiB DDR4 Memory</description>
      <component_modes>
        <component_mode name="ddr4_refclk" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="ddr_type" value="ddr4" />
        <parameter name="size" value="2GiB " />
      </parameters>
    </component>
    <component name="board_leds" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>4 onboard LEDs. This component MUST be used with the Opal Kelly LEDs IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
    </component>
    <component name="fixed_ddr4_100mhz" display_name="DDR4 Fixed-Frequency Clock Oscillator (100MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-100.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>This clock provides a direct connection to the MMCM used by Xilinx’s MIG IP. 100MHz is used to achieve the clock frequencies necessary for DDR4-2400. When not using the DDR4 memory in a design, this clock can be used as a general purpose Fabric Clock.</description>
      <component_modes>
        <component_mode name="refclk_ddr4" display_name="DDR4">
          <interfaces>
            <interface name="fixed_ddr4_100mhz" />
            <interface name="ddr4" />
          </interfaces>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0" />
          </preferred_ips>
        </component_mode>
      </component_modes>
      <parameters>
        <parameter name="frequency" value="100000000" />
      </parameters>
    </component>
    <component name="fixed_gt_125mhz" display_name="Transceiver Fixed-Frequency Clock Oscillator (125MHz)" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="DSC1123DI2-125.0000" vendor="Microchip" spec_url="https://abracon.com/">
      <description>A 125MHz reference clock connected to MGTREFCLK0 on transceiver bank 225. The provided fixed clock oscillator is intended to quickly realize line rate multiples up to and including the max for the GTY transceivers (16.375Gbs). If a frequency of 125MHz fails to satisfy the reference clock requirements, you must provide an exteral clock using the MC3 expansion connector.</description>
      <parameters>
        <parameter name="frequency" value="125000000" />
      </parameters>
    </component>
    <component name="frontpanel" display_name="FrontPanel" type="chip" sub_type="led" major_group="miscellaneous">
      <description>This component MUST be used with the Opal Kelly FrontPanel Subsystem IP that is provided through our downloads page at https://pins.opalkelly.com/downloads. Add IPs to the project through Settings->IP->Repository</description>
    </component>
  </components>
  <connections>
    <connection name="part0_ddr4" component1="part0" component2="ddr4">
      <connection_map name="part0_ddr4_map" typical_delay="5" c1_st_index="0" c1_end_index="70" c2_st_index="0" c2_end_index="70" />
    </connection>
    <connection name="part0_board_leds" component1="part0" component2="board_leds">
      <connection_map name="part0_board_leds_map" typical_delay="5" c1_st_index="71" c1_end_index="74" c2_st_index="0" c2_end_index="3" />
    </connection>
    <connection name="part0_fixed_ddr4_100mhz" component1="part0" component2="fixed_ddr4_100mhz">
      <connection_map name="part0_fixed_ddr4_100mhz_map" typical_delay="5" c1_st_index="75" c1_end_index="76" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_fixed_gt_125mhz" component1="part0" component2="fixed_gt_125mhz">
      <connection_map name="part0_fixed_gt_125mhz_map" typical_delay="5" c1_st_index="77" c1_end_index="78" c2_st_index="0" c2_end_index="1" />
    </connection>
    <connection name="part0_frontpanel" component1="part0" component2="frontpanel">
      <connection_map name="part0_frontpanel_map" typical_delay="5" c1_st_index="79" c1_end_index="119" c2_st_index="0" c2_end_index="40" />
    </connection>
  </connections>
</board>
