0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv,1682285504,systemVerilog,,,,crc_8_encoder_testbench,,uvm,,,,,,
C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv,1682285719,systemVerilog,,C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv,,crc_8_encoder,,uvm,,,,,,
