{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687295759261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687295759262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 18:15:58 2023 " "Processing started: Tue Jun 20 18:15:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687295759262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687295759262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_sta ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687295759262 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687295759398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687295760409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295760461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295760461 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_paq1 " "Entity dcfifo_paq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687295760990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687295760990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687295760990 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687295760990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687295760999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761000 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[0\] clks\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 133 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687295761001 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295761001 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761002 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync " "create_clock -period 1.000 -name vga_sync:vga_s\|H_sync vga_sync:vga_s\|H_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687295761003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[1\] clks\[1\] " "create_clock -period 1.000 -name clks\[1\] clks\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687295761003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[5\] SD_dataflow:sd_df\|clock_count\[5\] " "create_clock -period 1.000 -name SD_dataflow:sd_df\|clock_count\[5\] SD_dataflow:sd_df\|clock_count\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687295761003 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " "create_clock -period 1.000 -name SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687295761003 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295761003 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295761010 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687295761010 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687295761015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295761281 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687295761283 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687295761298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687295761413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687295761413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.549 " "Worst-case setup slack is -10.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.549           -1031.671 SD_dataflow:sd_df\|clock_count\[5\]  " "  -10.549           -1031.671 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.613             -25.032 vga_sync:vga_s\|H_sync  " "   -8.613             -25.032 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.899            -137.275 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.899            -137.275 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.592             -21.677 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.592             -21.677 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.866            -392.583 clks\[0\]  " "   -3.866            -392.583 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -1.412 clks\[1\]  " "   -0.333              -1.412 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 clks\[1\]  " "    0.265               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.315               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.328               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clks\[0\]  " "    0.404               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    0.489               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 vga_sync:vga_s\|H_sync  " "    0.926               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.125 " "Worst-case recovery slack is -8.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.125             -16.246 vga_sync:vga_s\|H_sync  " "   -8.125             -16.246 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.878            -605.188 SD_dataflow:sd_df\|clock_count\[5\]  " "   -7.878            -605.188 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.414            -665.624 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.414            -665.624 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469              -6.705 clks\[0\]  " "   -1.469              -6.705 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.898               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.898               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.706 " "Worst-case removal slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clks\[0\]  " "    0.706               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.817               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.902               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.279               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    2.279               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.817               0.000 vga_sync:vga_s\|H_sync  " "    5.817               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -626.736 SD_dataflow:sd_df\|clock_count\[5\]  " "   -2.636            -626.736 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.624 clks\[1\]  " "   -0.538              -4.624 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -2.336 vga_sync:vga_s\|H_sync  " "   -0.538              -2.336 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.808 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.808 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.392               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.392               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.479               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.479               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.116               0.000 clks\[0\]  " "    9.116               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clks\[2\]  " "    9.949               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295761463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295761463 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687295761492 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295761492 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687295761500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687295761556 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687295763883 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295764044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687295764044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295764307 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687295764334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687295764334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.805 " "Worst-case setup slack is -10.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.805            -997.476 SD_dataflow:sd_df\|clock_count\[5\]  " "  -10.805            -997.476 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.546             -24.676 vga_sync:vga_s\|H_sync  " "   -8.546             -24.676 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.350            -121.464 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.350            -121.464 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.043             -19.337 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.043             -19.337 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.708            -364.307 clks\[0\]  " "   -3.708            -364.307 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -1.577 clks\[1\]  " "   -0.400              -1.577 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295764337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.180 " "Worst-case hold slack is -0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -0.228 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.180              -0.228 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.135 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.082              -0.135 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 clks\[0\]  " "    0.223               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 clks\[1\]  " "    0.252               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    0.494               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 vga_sync:vga_s\|H_sync  " "    0.881               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295764350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.023 " "Worst-case recovery slack is -8.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.023             -16.041 vga_sync:vga_s\|H_sync  " "   -8.023             -16.041 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.813            -614.865 SD_dataflow:sd_df\|clock_count\[5\]  " "   -7.813            -614.865 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.069            -620.848 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.069            -620.848 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.570              -6.405 clks\[0\]  " "   -1.570              -6.405 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.988               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.988               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295764361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.624 " "Worst-case removal slack is 0.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.624               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.624               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 clks\[0\]  " "    0.671               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.776               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.447               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    2.447               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.893               0.000 vga_sync:vga_s\|H_sync  " "    5.893               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295764366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -620.896 SD_dataflow:sd_df\|clock_count\[5\]  " "   -2.636            -620.896 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.765 clks\[1\]  " "   -0.538              -4.765 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -2.334 vga_sync:vga_s\|H_sync  " "   -0.538              -2.334 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.807 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "   -0.538              -0.807 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.341               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.341               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.426               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.426               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.117               0.000 clks\[0\]  " "    9.117               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clks\[2\]  " "    9.980               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295764376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295764376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687295764401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295764401 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687295764407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687295764610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687295766790 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295766945 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687295766945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295767206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687295767215 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687295767215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.557 " "Worst-case setup slack is -5.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.557            -467.982 SD_dataflow:sd_df\|clock_count\[5\]  " "   -5.557            -467.982 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.608             -17.031 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.608             -17.031 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.607             -93.124 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.607             -93.124 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450             -12.696 vga_sync:vga_s\|H_sync  " "   -4.450             -12.696 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.452            -165.355 clks\[0\]  " "   -2.452            -165.355 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clks\[1\]  " "    0.385               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.067 clks\[0\]  " "   -0.005              -0.067 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    0.132               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clks\[1\]  " "    0.132               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.153               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 vga_sync:vga_s\|H_sync  " "    0.369               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.379 " "Worst-case recovery slack is -4.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.379            -296.039 SD_dataflow:sd_df\|clock_count\[5\]  " "   -4.379            -296.039 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.113              -8.225 vga_sync:vga_s\|H_sync  " "   -4.113              -8.225 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.588            -456.326 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.588            -456.326 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -1.041 clks\[0\]  " "   -0.629              -1.041 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.700               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.700               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.231 " "Worst-case removal slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 clks\[0\]  " "    0.231               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.382               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.499               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    1.119               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.800               0.000 vga_sync:vga_s\|H_sync  " "    2.800               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -355.668 SD_dataflow:sd_df\|clock_count\[5\]  " "   -2.174            -355.668 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.533 clks\[1\]  " "   -0.090              -0.533 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "    0.070               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 vga_sync:vga_s\|H_sync  " "    0.145               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.652               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.740               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.740               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.133               0.000 clks\[0\]  " "    9.133               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clks\[2\]  " "    9.643               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767253 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687295767279 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295767279 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687295767285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687295767532 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687295767532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295767795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687295767805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687295767805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.321 " "Worst-case setup slack is -5.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.321            -402.319 SD_dataflow:sd_df\|clock_count\[5\]  " "   -5.321            -402.319 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.319             -12.330 vga_sync:vga_s\|H_sync  " "   -4.319             -12.330 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.796             -75.212 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.796             -75.212 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.663             -13.530 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.663             -13.530 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.054            -128.883 clks\[0\]  " "   -2.054            -128.883 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clks\[1\]  " "    0.405               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.260 " "Worst-case hold slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -1.031 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.260              -1.031 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -9.066 clks\[0\]  " "   -0.178              -9.066 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.067               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    0.082               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clks\[1\]  " "    0.120               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 vga_sync:vga_s\|H_sync  " "    0.329               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.009 " "Worst-case recovery slack is -4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009              -8.016 vga_sync:vga_s\|H_sync  " "   -4.009              -8.016 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.950            -274.715 SD_dataflow:sd_df\|clock_count\[5\]  " "   -3.950            -274.715 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.051            -386.013 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.051            -386.013 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.554              -0.574 clks\[0\]  " "   -0.554              -0.574 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.760               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.760               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.172 " "Worst-case removal slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clks\[0\]  " "    0.172               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.215               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.348               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 SD_dataflow:sd_df\|clock_count\[5\]  " "    1.121               0.000 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.750               0.000 vga_sync:vga_s\|H_sync  " "    2.750               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -348.090 SD_dataflow:sd_df\|clock_count\[5\]  " "   -2.174            -348.090 SD_dataflow:sd_df\|clock_count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.554 clks\[1\]  " "   -0.093              -0.554 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o  " "    0.080               0.000 SD_dataflow:sd_df\|SdCardCtrl:sd_cartao\|busy_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 vga_sync:vga_s\|H_sync  " "    0.144               0.000 vga_sync:vga_s\|H_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.751               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.655               0.000 r_pll\|ram_clock_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.738               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 clks\[0\]  " "    9.150               0.000 clks\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clks\[2\]  " "    9.632               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687295767850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687295767850 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 63 synchronizer chains. " "Report Metastability: Found 63 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687295767886 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687295767886 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687295770957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687295770960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687295771115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 18:16:11 2023 " "Processing ended: Tue Jun 20 18:16:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687295771115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687295771115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687295771115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687295771115 ""}
