--------------- Build Started: 11/26/2020 12:50:06 Project: Prueba IDACx2 Bootloadable, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Jeremias\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "D:\ESCRITORIO\Tesis MIB\Proyecto de Tesis\electroestimulador\PSoC\PRUEBAS\SCB_Bootloader\Prueba IDACx2 Bootloadable.cydsn\Prueba IDACx2 Bootloadable.cyprj" -d CY8C4245AXI-483 -s "D:\ESCRITORIO\Tesis MIB\Proyecto de Tesis\electroestimulador\PSoC\PRUEBAS\SCB_Bootloader\Prueba IDACx2 Bootloadable.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * D:\ESCRITORIO\Tesis MIB\Proyecto de Tesis\electroestimulador\PSoC\PRUEBAS\SCB_Bootloader\Prueba IDACx2 Bootloadable.cydsn\Prueba IDACx2 Bootloadable.cydwr (Chip Protection)
HDL Generation...
Synthesis...
Tech Mapping...
Error: mpr.M0014: Resource limit: Maximum number of DAC exceeded (max=2, needed=2). (App=cydsfit)
Error: mpr.M0014: Resource limit: Maximum number of 8-bit IDAC exceeded (max=1, needed=2). (App=cydsfit)
Dependency Generation...
Cleanup...
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 11/26/2020 12:50:10 ---------------
