$date
	Fri May  2 00:54:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_watchdog $end
$var wire 6 ! byte_index [5:0] $end
$var wire 1 " clk $end
$var wire 1 # is_active $end
$var wire 1 $ rst $end
$var wire 1 % valid_in $end
$var reg 6 & last_index [5:0] $end
$var reg 1 ' stall_counter $end
$var reg 1 ( stuck_flag $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
1%
0$
1#
1"
b0 !
$end
#5000
0"
#10000
b1 !
1"
#15000
0"
#20000
b10 !
b1 &
1"
#25000
0"
#30000
b11 !
b10 &
1"
#35000
0"
#40000
b100 !
b11 &
1"
#45000
0"
#50000
b100 &
1"
#55000
0"
#60000
1(
1"
#60001
b0 !
0#
0%
1$
#65001
0"
#70001
1%
1#
0$
0(
b0 &
1"
#75001
0"
#80001
b1 !
1"
#85001
0"
#90001
b10 !
b1 &
1"
#95001
0"
#100001
b11 !
b10 &
1"
#105001
0"
#110001
b100 !
b11 &
1"
#115001
0"
#120001
b101 !
b100 &
1"
#125001
0"
#130001
b110 !
b101 &
1"
#135001
0"
#140001
b111 !
b110 &
1"
#145001
0"
#150001
b1000 !
b111 &
1"
#155001
0"
#160001
b1001 !
b1000 &
1"
#165001
0"
#170001
b1001 &
1"
#170002
