# Backend

Responsible for converting the Verilog AST to synthesizable Verilog. 