
M-PFW-043-00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f380  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000047e0  0801f580  0801f580  0002f580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08023d60  08023d60  00033d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08023d68  08023d68  00033d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08023d6c  08023d6c  00033d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000007b0  20020000  08023d70  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  000407b0  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  000407b0  2**0
                  CONTENTS
  9 .bss          000173ac  200207b0  200207b0  000407b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  20037b5c  20037b5c  000407b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000407b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0010a775  00000000  00000000  000407e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000f4da  00000000  00000000  0014af55  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000031c8  00000000  00000000  0015a430  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002bf0  00000000  00000000  0015d5f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00029a13  00000000  00000000  001601e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00011565  00000000  00000000  00189bfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0019b160  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000d0c8  00000000  00000000  0019b1dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  001a82a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200207b0 	.word	0x200207b0
 800021c:	00000000 	.word	0x00000000
 8000220:	0801f568 	.word	0x0801f568

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200207b4 	.word	0x200207b4
 800023c:	0801f568 	.word	0x0801f568

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f092 0f00 	teq	r2, #0
 80005da:	bf14      	ite	ne
 80005dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	e720      	b.n	8000434 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aedc 	beq.w	80003e2 <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6c1      	b.n	80003e2 <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__gedf2>:
 8000a84:	f04f 3cff 	mov.w	ip, #4294967295
 8000a88:	e006      	b.n	8000a98 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__ledf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	e002      	b.n	8000a98 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__cmpdf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	bf18      	it	ne
 8000aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aae:	d01b      	beq.n	8000ae8 <__cmpdf2+0x54>
 8000ab0:	b001      	add	sp, #4
 8000ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ab6:	bf0c      	ite	eq
 8000ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000abc:	ea91 0f03 	teqne	r1, r3
 8000ac0:	bf02      	ittt	eq
 8000ac2:	ea90 0f02 	teqeq	r0, r2
 8000ac6:	2000      	moveq	r0, #0
 8000ac8:	4770      	bxeq	lr
 8000aca:	f110 0f00 	cmn.w	r0, #0
 8000ace:	ea91 0f03 	teq	r1, r3
 8000ad2:	bf58      	it	pl
 8000ad4:	4299      	cmppl	r1, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4290      	cmpeq	r0, r2
 8000ada:	bf2c      	ite	cs
 8000adc:	17d8      	asrcs	r0, r3, #31
 8000ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ae2:	f040 0001 	orr.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d102      	bne.n	8000af8 <__cmpdf2+0x64>
 8000af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af6:	d107      	bne.n	8000b08 <__cmpdf2+0x74>
 8000af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d1d6      	bne.n	8000ab0 <__cmpdf2+0x1c>
 8000b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b06:	d0d3      	beq.n	8000ab0 <__cmpdf2+0x1c>
 8000b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdrcmple>:
 8000b10:	4684      	mov	ip, r0
 8000b12:	4610      	mov	r0, r2
 8000b14:	4662      	mov	r2, ip
 8000b16:	468c      	mov	ip, r1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	e000      	b.n	8000b20 <__aeabi_cdcmpeq>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdcmpeq>:
 8000b20:	b501      	push	{r0, lr}
 8000b22:	f7ff ffb7 	bl	8000a94 <__cmpdf2>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	bf48      	it	mi
 8000b2a:	f110 0f00 	cmnmi.w	r0, #0
 8000b2e:	bd01      	pop	{r0, pc}

08000b30 <__aeabi_dcmpeq>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff fff4 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b38:	bf0c      	ite	eq
 8000b3a:	2001      	moveq	r0, #1
 8000b3c:	2000      	movne	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmplt>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffea 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b4c:	bf34      	ite	cc
 8000b4e:	2001      	movcc	r0, #1
 8000b50:	2000      	movcs	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmple>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffe0 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpge>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffce 	bl	8000b10 <__aeabi_cdrcmple>
 8000b74:	bf94      	ite	ls
 8000b76:	2001      	movls	r0, #1
 8000b78:	2000      	movhi	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpgt>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff ffc4 	bl	8000b10 <__aeabi_cdrcmple>
 8000b88:	bf34      	ite	cc
 8000b8a:	2001      	movcc	r0, #1
 8000b8c:	2000      	movcs	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmpun>:
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x10>
 8000b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba2:	d10a      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x20>
 8000bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb2:	d102      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0001 	mov.w	r0, #1
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2iz>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d215      	bcs.n	8000bf6 <__aeabi_d2iz+0x36>
 8000bca:	d511      	bpl.n	8000bf0 <__aeabi_d2iz+0x30>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d912      	bls.n	8000bfc <__aeabi_d2iz+0x3c>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d105      	bne.n	8000c08 <__aeabi_d2iz+0x48>
 8000bfc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	bf08      	it	eq
 8000c02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c06:	4770      	bx	lr
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_uldivmod>:
 8000c10:	b953      	cbnz	r3, 8000c28 <__aeabi_uldivmod+0x18>
 8000c12:	b94a      	cbnz	r2, 8000c28 <__aeabi_uldivmod+0x18>
 8000c14:	2900      	cmp	r1, #0
 8000c16:	bf08      	it	eq
 8000c18:	2800      	cmpeq	r0, #0
 8000c1a:	bf1c      	itt	ne
 8000c1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c20:	f04f 30ff 	movne.w	r0, #4294967295
 8000c24:	f000 b97a 	b.w	8000f1c <__aeabi_idiv0>
 8000c28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c30:	f000 f806 	bl	8000c40 <__udivmoddi4>
 8000c34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3c:	b004      	add	sp, #16
 8000c3e:	4770      	bx	lr

08000c40 <__udivmoddi4>:
 8000c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c44:	468c      	mov	ip, r1
 8000c46:	460d      	mov	r5, r1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	9e08      	ldr	r6, [sp, #32]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d151      	bne.n	8000cf4 <__udivmoddi4+0xb4>
 8000c50:	428a      	cmp	r2, r1
 8000c52:	4617      	mov	r7, r2
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0xf2>
 8000c56:	fab2 fe82 	clz	lr, r2
 8000c5a:	f1be 0f00 	cmp.w	lr, #0
 8000c5e:	d00b      	beq.n	8000c78 <__udivmoddi4+0x38>
 8000c60:	f1ce 0c20 	rsb	ip, lr, #32
 8000c64:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c68:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c6c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c70:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c74:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c7c:	0c25      	lsrs	r5, r4, #16
 8000c7e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c82:	fa1f f987 	uxth.w	r9, r7
 8000c86:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c8e:	fb08 f309 	mul.w	r3, r8, r9
 8000c92:	42ab      	cmp	r3, r5
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x6c>
 8000c96:	19ed      	adds	r5, r5, r7
 8000c98:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c9c:	f080 8123 	bcs.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca0:	42ab      	cmp	r3, r5
 8000ca2:	f240 8120 	bls.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca6:	f1a8 0802 	sub.w	r8, r8, #2
 8000caa:	443d      	add	r5, r7
 8000cac:	1aed      	subs	r5, r5, r3
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cb4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cbc:	fb00 f909 	mul.w	r9, r0, r9
 8000cc0:	45a1      	cmp	r9, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x98>
 8000cc4:	19e4      	adds	r4, r4, r7
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 810a 	bcs.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cce:	45a1      	cmp	r9, r4
 8000cd0:	f240 8107 	bls.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	eba4 0409 	sub.w	r4, r4, r9
 8000cdc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d061      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000ce6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cea:	2300      	movs	r3, #0
 8000cec:	6034      	str	r4, [r6, #0]
 8000cee:	6073      	str	r3, [r6, #4]
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0xc8>
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d054      	beq.n	8000da6 <__udivmoddi4+0x166>
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d02:	4608      	mov	r0, r1
 8000d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d08:	fab3 f183 	clz	r1, r3
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	f040 808e 	bne.w	8000e2e <__udivmoddi4+0x1ee>
 8000d12:	42ab      	cmp	r3, r5
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xdc>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80fa 	bhi.w	8000f10 <__udivmoddi4+0x2d0>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	46ac      	mov	ip, r5
 8000d26:	2e00      	cmp	r6, #0
 8000d28:	d03f      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000d2a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	b912      	cbnz	r2, 8000d3a <__udivmoddi4+0xfa>
 8000d34:	2701      	movs	r7, #1
 8000d36:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d3a:	fab7 fe87 	clz	lr, r7
 8000d3e:	f1be 0f00 	cmp.w	lr, #0
 8000d42:	d134      	bne.n	8000dae <__udivmoddi4+0x16e>
 8000d44:	1beb      	subs	r3, r5, r7
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	fa1f fc87 	uxth.w	ip, r7
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d52:	0c25      	lsrs	r5, r4, #16
 8000d54:	fb02 3318 	mls	r3, r2, r8, r3
 8000d58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d5c:	fb0c f308 	mul.w	r3, ip, r8
 8000d60:	42ab      	cmp	r3, r5
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x134>
 8000d64:	19ed      	adds	r5, r5, r7
 8000d66:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x132>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	f200 80d1 	bhi.w	8000f14 <__udivmoddi4+0x2d4>
 8000d72:	4680      	mov	r8, r0
 8000d74:	1aed      	subs	r5, r5, r3
 8000d76:	b2a3      	uxth	r3, r4
 8000d78:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d7c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d84:	fb0c fc00 	mul.w	ip, ip, r0
 8000d88:	45a4      	cmp	ip, r4
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x15c>
 8000d8c:	19e4      	adds	r4, r4, r7
 8000d8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x15a>
 8000d94:	45a4      	cmp	ip, r4
 8000d96:	f200 80b8 	bhi.w	8000f0a <__udivmoddi4+0x2ca>
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	eba4 040c 	sub.w	r4, r4, ip
 8000da0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da4:	e79d      	b.n	8000ce2 <__udivmoddi4+0xa2>
 8000da6:	4631      	mov	r1, r6
 8000da8:	4630      	mov	r0, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	f1ce 0420 	rsb	r4, lr, #32
 8000db2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000db6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dba:	fa20 f804 	lsr.w	r8, r0, r4
 8000dbe:	0c3a      	lsrs	r2, r7, #16
 8000dc0:	fa25 f404 	lsr.w	r4, r5, r4
 8000dc4:	ea48 0803 	orr.w	r8, r8, r3
 8000dc8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dcc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd0:	fb02 4411 	mls	r4, r2, r1, r4
 8000dd4:	fa1f fc87 	uxth.w	ip, r7
 8000dd8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ddc:	fb01 f30c 	mul.w	r3, r1, ip
 8000de0:	42ab      	cmp	r3, r5
 8000de2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x1bc>
 8000de8:	19ed      	adds	r5, r5, r7
 8000dea:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dee:	f080 808a 	bcs.w	8000f06 <__udivmoddi4+0x2c6>
 8000df2:	42ab      	cmp	r3, r5
 8000df4:	f240 8087 	bls.w	8000f06 <__udivmoddi4+0x2c6>
 8000df8:	3902      	subs	r1, #2
 8000dfa:	443d      	add	r5, r7
 8000dfc:	1aeb      	subs	r3, r5, r3
 8000dfe:	fa1f f588 	uxth.w	r5, r8
 8000e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e06:	fb02 3310 	mls	r3, r2, r0, r3
 8000e0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e0e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e12:	42ab      	cmp	r3, r5
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x1e6>
 8000e16:	19ed      	adds	r5, r5, r7
 8000e18:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1c:	d26f      	bcs.n	8000efe <__udivmoddi4+0x2be>
 8000e1e:	42ab      	cmp	r3, r5
 8000e20:	d96d      	bls.n	8000efe <__udivmoddi4+0x2be>
 8000e22:	3802      	subs	r0, #2
 8000e24:	443d      	add	r5, r7
 8000e26:	1aeb      	subs	r3, r5, r3
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	e78f      	b.n	8000d4e <__udivmoddi4+0x10e>
 8000e2e:	f1c1 0720 	rsb	r7, r1, #32
 8000e32:	fa22 f807 	lsr.w	r8, r2, r7
 8000e36:	408b      	lsls	r3, r1
 8000e38:	fa05 f401 	lsl.w	r4, r5, r1
 8000e3c:	ea48 0303 	orr.w	r3, r8, r3
 8000e40:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e48:	40fd      	lsrs	r5, r7
 8000e4a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e4e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e52:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e56:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e62:	fb09 f408 	mul.w	r4, r9, r8
 8000e66:	42ac      	cmp	r4, r5
 8000e68:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x244>
 8000e72:	18ed      	adds	r5, r5, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	d243      	bcs.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7a:	42ac      	cmp	r4, r5
 8000e7c:	d941      	bls.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e82:	441d      	add	r5, r3
 8000e84:	1b2d      	subs	r5, r5, r4
 8000e86:	fa1f fe8e 	uxth.w	lr, lr
 8000e8a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e8e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e96:	fb00 f808 	mul.w	r8, r0, r8
 8000e9a:	45a0      	cmp	r8, r4
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x26e>
 8000e9e:	18e4      	adds	r4, r4, r3
 8000ea0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ea4:	d229      	bcs.n	8000efa <__udivmoddi4+0x2ba>
 8000ea6:	45a0      	cmp	r8, r4
 8000ea8:	d927      	bls.n	8000efa <__udivmoddi4+0x2ba>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	441c      	add	r4, r3
 8000eae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb2:	eba4 0408 	sub.w	r4, r4, r8
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	454c      	cmp	r4, r9
 8000ebc:	46c6      	mov	lr, r8
 8000ebe:	464d      	mov	r5, r9
 8000ec0:	d315      	bcc.n	8000eee <__udivmoddi4+0x2ae>
 8000ec2:	d012      	beq.n	8000eea <__udivmoddi4+0x2aa>
 8000ec4:	b156      	cbz	r6, 8000edc <__udivmoddi4+0x29c>
 8000ec6:	ebba 030e 	subs.w	r3, sl, lr
 8000eca:	eb64 0405 	sbc.w	r4, r4, r5
 8000ece:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed2:	40cb      	lsrs	r3, r1
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	40cc      	lsrs	r4, r1
 8000ed8:	6037      	str	r7, [r6, #0]
 8000eda:	6074      	str	r4, [r6, #4]
 8000edc:	2100      	movs	r1, #0
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	e6f8      	b.n	8000cd8 <__udivmoddi4+0x98>
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	e6e0      	b.n	8000cac <__udivmoddi4+0x6c>
 8000eea:	45c2      	cmp	sl, r8
 8000eec:	d2ea      	bcs.n	8000ec4 <__udivmoddi4+0x284>
 8000eee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ef6:	3801      	subs	r0, #1
 8000ef8:	e7e4      	b.n	8000ec4 <__udivmoddi4+0x284>
 8000efa:	4628      	mov	r0, r5
 8000efc:	e7d7      	b.n	8000eae <__udivmoddi4+0x26e>
 8000efe:	4640      	mov	r0, r8
 8000f00:	e791      	b.n	8000e26 <__udivmoddi4+0x1e6>
 8000f02:	4681      	mov	r9, r0
 8000f04:	e7be      	b.n	8000e84 <__udivmoddi4+0x244>
 8000f06:	4601      	mov	r1, r0
 8000f08:	e778      	b.n	8000dfc <__udivmoddi4+0x1bc>
 8000f0a:	3802      	subs	r0, #2
 8000f0c:	443c      	add	r4, r7
 8000f0e:	e745      	b.n	8000d9c <__udivmoddi4+0x15c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xe6>
 8000f14:	f1a8 0802 	sub.w	r8, r8, #2
 8000f18:	443d      	add	r5, r7
 8000f1a:	e72b      	b.n	8000d74 <__udivmoddi4+0x134>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 fe73 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f806 	bl	8000f3c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f30:	f01a fabc 	bl	801b4ac <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_InitTick+0x54>)
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_InitTick+0x58>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fe9b 	bl	8001c96 <HAL_SYSTICK_Config>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00e      	b.n	8000f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b0f      	cmp	r3, #15
 8000f6e:	d80a      	bhi.n	8000f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f70:	2200      	movs	r2, #0
 8000f72:	6879      	ldr	r1, [r7, #4]
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295
 8000f78:	f000 fe55 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f7c:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <HAL_InitTick+0x5c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e000      	b.n	8000f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2002013c 	.word	0x2002013c
 8000f94:	20020004 	.word	0x20020004
 8000f98:	20020000 	.word	0x20020000

08000f9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_IncTick+0x20>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fae:	6013      	str	r3, [r2, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20020004 	.word	0x20020004
 8000fc0:	20020cfc 	.word	0x20020cfc

08000fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <HAL_GetTick+0x14>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20020cfc 	.word	0x20020cfc

08000fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe4:	f7ff ffee 	bl	8000fc4 <HAL_GetTick>
 8000fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff4:	d005      	beq.n	8001002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_Delay+0x40>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001002:	bf00      	nop
 8001004:	f7ff ffde 	bl	8000fc4 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	1ad2      	subs	r2, r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	429a      	cmp	r2, r3
 8001012:	d3f7      	bcc.n	8001004 <HAL_Delay+0x28>
  {
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20020004 	.word	0x20020004

08001020 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]

  /* Check CAN handle */
  if (hcan == NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <HAL_CAN_Init+0x16>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e0ec      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	d102      	bne.n	8001048 <HAL_CAN_Init+0x28>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f013 f878 	bl	8014138 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	f022 0202 	bic.w	r2, r2, #2
 8001056:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001058:	f7ff ffb4 	bl	8000fc4 <HAL_GetTick>
 800105c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 800105e:	e012      	b.n	8001086 <HAL_CAN_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001060:	f7ff ffb0 	bl	8000fc4 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b0a      	cmp	r3, #10
 800106c:	d90b      	bls.n	8001086 <HAL_CAN_Init+0x66>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001072:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2205      	movs	r2, #5
 800107e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e0c4      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1e5      	bne.n	8001060 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a4:	f7ff ff8e 	bl	8000fc4 <HAL_GetTick>
 80010a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010aa:	e012      	b.n	80010d2 <HAL_CAN_Init+0xb2>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010ac:	f7ff ff8a 	bl	8000fc4 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d90b      	bls.n	80010d2 <HAL_CAN_Init+0xb2>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2205      	movs	r2, #5
 80010ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e09e      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0e5      	beq.n	80010ac <HAL_CAN_Init+0x8c>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	7e1b      	ldrb	r3, [r3, #24]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d108      	bne.n	80010fa <HAL_CAN_Init+0xda>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	6812      	ldr	r2, [r2, #0]
 80010f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	e007      	b.n	800110a <HAL_CAN_Init+0xea>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	6812      	ldr	r2, [r2, #0]
 8001102:	6812      	ldr	r2, [r2, #0]
 8001104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7e5b      	ldrb	r3, [r3, #25]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d108      	bne.n	8001124 <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	6812      	ldr	r2, [r2, #0]
 800111c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	e007      	b.n	8001134 <HAL_CAN_Init+0x114>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001132:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7e9b      	ldrb	r3, [r3, #26]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d108      	bne.n	800114e <HAL_CAN_Init+0x12e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	f042 0220 	orr.w	r2, r2, #32
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	e007      	b.n	800115e <HAL_CAN_Init+0x13e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	f022 0220 	bic.w	r2, r2, #32
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7edb      	ldrb	r3, [r3, #27]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d108      	bne.n	8001178 <HAL_CAN_Init+0x158>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	6812      	ldr	r2, [r2, #0]
 8001170:	f022 0210 	bic.w	r2, r2, #16
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	e007      	b.n	8001188 <HAL_CAN_Init+0x168>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	f042 0210 	orr.w	r2, r2, #16
 8001186:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	7f1b      	ldrb	r3, [r3, #28]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d108      	bne.n	80011a2 <HAL_CAN_Init+0x182>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	f042 0208 	orr.w	r2, r2, #8
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	e007      	b.n	80011b2 <HAL_CAN_Init+0x192>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	f022 0208 	bic.w	r2, r2, #8
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7f5b      	ldrb	r3, [r3, #29]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d108      	bne.n	80011cc <HAL_CAN_Init+0x1ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f042 0204 	orr.w	r2, r2, #4
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	e007      	b.n	80011dc <HAL_CAN_Init+0x1bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	f022 0204 	bic.w	r2, r2, #4
 80011da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	6891      	ldr	r1, [r2, #8]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	68d2      	ldr	r2, [r2, #12]
 80011e8:	4311      	orrs	r1, r2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6912      	ldr	r2, [r2, #16]
 80011ee:	4311      	orrs	r1, r2
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	6952      	ldr	r2, [r2, #20]
 80011f4:	4311      	orrs	r1, r2
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	6852      	ldr	r2, [r2, #4]
 80011fa:	3a01      	subs	r2, #1
 80011fc:	430a      	orrs	r2, r1
 80011fe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2201      	movs	r2, #1
 800120a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e015      	b.n	8001256 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  HAL_CAN_Stop(hcan);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f94c 	bl	80014c8 <HAL_CAN_Stop>

  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f013 f80f 	bl	8014254 <HAL_CAN_MspDeInit>

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001244:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  CAN_TypeDef *can_ip = hcan->Instance;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	60fb      	str	r3, [r7, #12]

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b01      	cmp	r3, #1
 800127e:	d006      	beq.n	800128e <HAL_CAN_ConfigFilter+0x2e>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001286:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001288:	2b02      	cmp	r3, #2
 800128a:	f040 80c5 	bne.w	8001418 <HAL_CAN_ConfigFilter+0x1b8>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a68      	ldr	r2, [pc, #416]	; (8001434 <HAL_CAN_ConfigFilter+0x1d4>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d001      	beq.n	800129c <HAL_CAN_ConfigFilter+0x3c>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001298:	4b67      	ldr	r3, [pc, #412]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 800129a:	60fb      	str	r3, [r7, #12]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4a62      	ldr	r2, [pc, #392]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d111      	bne.n	80012d8 <HAL_CAN_ConfigFilter+0x78>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012ba:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	431a      	orrs	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	2201      	movs	r2, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	60bb      	str	r3, [r7, #8]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	43db      	mvns	r3, r3
 80012ee:	401a      	ands	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d123      	bne.n	8001346 <HAL_CAN_ConfigFilter+0xe6>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	43db      	mvns	r3, r3
 8001308:	401a      	ands	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001320:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3248      	adds	r2, #72	; 0x48
 8001326:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	6892      	ldr	r2, [r2, #8]
 8001332:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800133c:	68f9      	ldr	r1, [r7, #12]
 800133e:	3348      	adds	r3, #72	; 0x48
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d122      	bne.n	8001394 <HAL_CAN_ConfigFilter+0x134>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	431a      	orrs	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800136e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3248      	adds	r2, #72	; 0x48
 8001374:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	6892      	ldr	r2, [r2, #8]
 8001380:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	68d2      	ldr	r2, [r2, #12]
 8001386:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001388:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800138a:	68f9      	ldr	r1, [r7, #12]
 800138c:	3348      	adds	r3, #72	; 0x48
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	440b      	add	r3, r1
 8001392:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d109      	bne.n	80013b0 <HAL_CAN_ConfigFilter+0x150>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	401a      	ands	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80013ae:	e007      	b.n	80013c0 <HAL_CAN_ConfigFilter+0x160>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d109      	bne.n	80013dc <HAL_CAN_ConfigFilter+0x17c>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	43db      	mvns	r3, r3
 80013d2:	401a      	ands	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80013da:	e007      	b.n	80013ec <HAL_CAN_ConfigFilter+0x18c>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	431a      	orrs	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_CAN_ConfigFilter+0x1a4>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	431a      	orrs	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800140a:	f023 0201 	bic.w	r2, r3, #1
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	e006      	b.n	8001426 <HAL_CAN_ConfigFilter+0x1c6>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
  }
}
 8001426:	4618      	mov	r0, r3
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40003400 	.word	0x40003400
 8001438:	40006400 	.word	0x40006400

0800143c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_READY)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d12e      	bne.n	80014b2 <HAL_CAN_Start+0x76>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2202      	movs	r2, #2
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800146c:	f7ff fdaa 	bl	8000fc4 <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8001472:	e012      	b.n	800149a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001474:	f7ff fda6 	bl	8000fc4 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b0a      	cmp	r3, #10
 8001480:	d90b      	bls.n	800149a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001486:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2205      	movs	r2, #5
 8001492:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e012      	b.n	80014c0 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1e5      	bne.n	8001474 <HAL_CAN_Start+0x38>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e006      	b.n	80014c0 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
  }
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d133      	bne.n	8001548 <HAL_CAN_Stop+0x80>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff fd68 	bl	8000fc4 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80014f6:	e012      	b.n	800151e <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f8:	f7ff fd64 	bl	8000fc4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b0a      	cmp	r3, #10
 8001504:	d90b      	bls.n	800151e <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e01b      	b.n	8001556 <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0e5      	beq.n	80014f8 <HAL_CAN_Stop+0x30>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	6812      	ldr	r2, [r2, #0]
 8001536:	f022 0202 	bic.w	r2, r2, #2
 800153a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2201      	movs	r2, #1
 8001540:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e006      	b.n	8001556 <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
  }
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b01      	cmp	r3, #1
 8001572:	d005      	beq.n	8001580 <HAL_CAN_ActivateNotification+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800157a:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800157c:	2b02      	cmp	r3, #2
 800157e:	d109      	bne.n	8001594 <HAL_CAN_ActivateNotification+0x36>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	6951      	ldr	r1, [r2, #20]
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001590:	2300      	movs	r3, #0
 8001592:	e006      	b.n	80015a2 <HAL_CAN_ActivateNotification+0x44>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
  }
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b08a      	sub	sp, #40	; 0x28
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d07c      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d023      	beq.n	8001646 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2201      	movs	r2, #1
 8001604:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f97d 	bl	8001910 <HAL_CAN_TxMailbox0CompleteCallback>
 8001616:	e016      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	2b00      	cmp	r3, #0
 8001620:	d004      	beq.n	800162c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
 800162a:	e00c      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	2b00      	cmp	r3, #0
 8001634:	d004      	beq.n	8001640 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
 800163e:	e002      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f983 	bl	800194c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d024      	beq.n	800169a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001658:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f95d 	bl	8001924 <HAL_CAN_TxMailbox1CompleteCallback>
 800166a:	e016      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001672:	2b00      	cmp	r3, #0
 8001674:	d004      	beq.n	8001680 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
 800167e:	e00c      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
 8001692:	e002      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f963 	bl	8001960 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d024      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f93d 	bl	8001938 <HAL_CAN_TxMailbox2CompleteCallback>
 80016be:	e016      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d004      	beq.n	80016d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
 80016d2:	e00c      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
 80016e6:	e002      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f943 	bl	8001974 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00c      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d007      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001708:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2210      	movs	r2, #16
 8001710:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00b      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2208      	movs	r2, #8
 800172c:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f934 	bl	800199c <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d009      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f000 f91b 	bl	8001988 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8001752:	6a3b      	ldr	r3, [r7, #32]
 8001754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001758:	2b00      	cmp	r3, #0
 800175a:	d00c      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	2b00      	cmp	r3, #0
 8001764:	d007      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800176c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2210      	movs	r2, #16
 8001774:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00b      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2208      	movs	r2, #8
 8001790:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 f916 	bl	80019c4 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f003 0303 	and.w	r3, r3, #3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f8fd 	bl	80019b0 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00b      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2210      	movs	r2, #16
 80017d0:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f900 	bl	80019d8 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d006      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2208      	movs	r2, #8
 80017f2:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f000 f8f9 	bl	80019ec <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80017fa:	6a3b      	ldr	r3, [r7, #32]
 80017fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d075      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d06c      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != RESET))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001830:	2b00      	cmp	r3, #0
 8001832:	d008      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != RESET))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001846:	6a3b      	ldr	r3, [r7, #32]
 8001848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800184c:	2b00      	cmp	r3, #0
 800184e:	d008      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != RESET))
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001862:	6a3b      	ldr	r3, [r7, #32]
 8001864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001868:	2b00      	cmp	r3, #0
 800186a:	d03d      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != RESET))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001872:	2b00      	cmp	r3, #0
 8001874:	d038      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800187c:	2b30      	cmp	r3, #48	; 0x30
 800187e:	d017      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x302>
 8001880:	2b30      	cmp	r3, #48	; 0x30
 8001882:	d804      	bhi.n	800188e <HAL_CAN_IRQHandler+0x2e0>
 8001884:	2b10      	cmp	r3, #16
 8001886:	d009      	beq.n	800189c <HAL_CAN_IRQHandler+0x2ee>
 8001888:	2b20      	cmp	r3, #32
 800188a:	d00c      	beq.n	80018a6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800188c:	e024      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800188e:	2b50      	cmp	r3, #80	; 0x50
 8001890:	d018      	beq.n	80018c4 <HAL_CAN_IRQHandler+0x316>
 8001892:	2b60      	cmp	r3, #96	; 0x60
 8001894:	d01b      	beq.n	80018ce <HAL_CAN_IRQHandler+0x320>
 8001896:	2b40      	cmp	r3, #64	; 0x40
 8001898:	d00f      	beq.n	80018ba <HAL_CAN_IRQHandler+0x30c>
            break;
 800189a:	e01d      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018a4:	e018      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	f043 0310 	orr.w	r3, r3, #16
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018ae:	e013      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	f043 0320 	orr.w	r3, r3, #32
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018b8:	e00e      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018c2:	e009      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018cc:	e004      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018d6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6992      	ldr	r2, [r2, #24]
 80018e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018e6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2204      	movs	r2, #4
 80018ee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f87c 	bl	8001a00 <HAL_CAN_ErrorCallback>
  }
}
 8001908:	bf00      	nop
 800190a:	3728      	adds	r7, #40	; 0x28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <NVIC_SetPriorityGrouping+0x44>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a42:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	60d3      	str	r3, [r2, #12]
}
 8001a48:	bf00      	nop
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000ed00 	.word	0xe000ed00
 8001a58:	05fa0000 	.word	0x05fa0000

08001a5c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a82:	4909      	ldr	r1, [pc, #36]	; (8001aa8 <NVIC_EnableIRQ+0x30>)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	79fa      	ldrb	r2, [r7, #7]
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2001      	movs	r0, #1
 8001a92:	fa00 f202 	lsl.w	r2, r0, r2
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000e100 	.word	0xe000e100

08001aac <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ab6:	4909      	ldr	r1, [pc, #36]	; (8001adc <NVIC_DisableIRQ+0x30>)
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	79fa      	ldrb	r2, [r7, #7]
 8001ac0:	f002 021f 	and.w	r2, r2, #31
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	3320      	adds	r3, #32
 8001acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000e100 	.word	0xe000e100

08001ae0 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001aea:	4909      	ldr	r1, [pc, #36]	; (8001b10 <NVIC_ClearPendingIRQ+0x30>)
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	79fa      	ldrb	r2, [r7, #7]
 8001af4:	f002 021f 	and.w	r2, r2, #31
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	3360      	adds	r3, #96	; 0x60
 8001b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	da0b      	bge.n	8001b40 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	490d      	ldr	r1, [pc, #52]	; (8001b60 <NVIC_SetPriority+0x4c>)
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	3b04      	subs	r3, #4
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3e:	e009      	b.n	8001b54 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b40:	4908      	ldr	r1, [pc, #32]	; (8001b64 <NVIC_SetPriority+0x50>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	0112      	lsls	r2, r2, #4
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	440b      	add	r3, r1
 8001b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00
 8001b64:	e000e100 	.word	0xe000e100

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	401a      	ands	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bae:	2101      	movs	r1, #1
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	1e59      	subs	r1, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff90 	bl	8001b14 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff fefb 	bl	8001a14 <NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff10 	bl	8001a5c <NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff03 	bl	8001a78 <NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff0f 	bl	8001aac <NVIC_DisableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff94 	bl	8001bcc <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff0f 	bl	8001ae0 <NVIC_ClearPendingIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d106      	bne.n	8001ce8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001cda:	4a09      	ldr	r2, [pc, #36]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001ce6:	e005      	b.n	8001cf4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001ce8:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 0304 	bic.w	r3, r3, #4
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001d08:	f000 f802 	bl	8001d10 <HAL_SYSTICK_Callback>
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff f94a 	bl	8000fc4 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e099      	b.n	8001e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6812      	ldr	r2, [r2, #0]
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d5c:	e00f      	b.n	8001d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d5e:	f7ff f931 	bl	8000fc4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b05      	cmp	r3, #5
 8001d6a:	d908      	bls.n	8001d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2203      	movs	r2, #3
 8001d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e078      	b.n	8001e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e8      	bne.n	8001d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <HAL_DMA_Init+0x158>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d107      	bne.n	8001de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4313      	orrs	r3, r2
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f023 0307 	bic.w	r3, r3, #7
 8001dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d117      	bne.n	8001e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00e      	beq.n	8001e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 fb67 	bl	80024f8 <DMA_CheckFifoParam>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d008      	beq.n	8001e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2240      	movs	r2, #64	; 0x40
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e016      	b.n	8001e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 fb1e 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001e50:	4603      	mov	r3, r0
 8001e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e58:	223f      	movs	r2, #63	; 0x3f
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	e010803f 	.word	0xe010803f

08001e7c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e050      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d101      	bne.n	8001e9e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e048      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2221      	movs	r2, #33	; 0x21
 8001edc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fad4 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eec:	223f      	movs	r2, #63	; 0x3f
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Start_IT+0x26>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e048      	b.n	8001ff0 <HAL_DMA_Start_IT+0xb8>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d137      	bne.n	8001fe2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2202      	movs	r2, #2
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 fa52 	bl	8002430 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f90:	223f      	movs	r2, #63	; 0x3f
 8001f92:	409a      	lsls	r2, r3
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	f042 0216 	orr.w	r2, r2, #22
 8001fa6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	6952      	ldr	r2, [r2, #20]
 8001fb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fb6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f042 0208 	orr.w	r2, r2, #8
 8001fce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	e005      	b.n	8001fee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
 8001fec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002006:	f7fe ffdd 	bl	8000fc4 <HAL_GetTick>
 800200a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d008      	beq.n	800202a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e052      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6812      	ldr	r2, [r2, #0]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	f022 0216 	bic.w	r2, r2, #22
 8002038:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	6952      	ldr	r2, [r2, #20]
 8002044:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002048:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d103      	bne.n	800205a <HAL_DMA_Abort+0x62>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002056:	2b00      	cmp	r3, #0
 8002058:	d007      	beq.n	800206a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	f022 0208 	bic.w	r2, r2, #8
 8002068:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	f022 0201 	bic.w	r2, r2, #1
 8002078:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800207a:	e013      	b.n	80020a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800207c:	f7fe ffa2 	bl	8000fc4 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b05      	cmp	r3, #5
 8002088:	d90c      	bls.n	80020a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2220      	movs	r2, #32
 800208e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e015      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1e4      	bne.n	800207c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b6:	223f      	movs	r2, #63	; 0x3f
 80020b8:	409a      	lsls	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d004      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00c      	b.n	8002110 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2205      	movs	r2, #5
 80020fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002128:	4b92      	ldr	r3, [pc, #584]	; (8002374 <HAL_DMA_IRQHandler+0x258>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a92      	ldr	r2, [pc, #584]	; (8002378 <HAL_DMA_IRQHandler+0x25c>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0a9b      	lsrs	r3, r3, #10
 8002134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	2208      	movs	r2, #8
 8002148:	409a      	lsls	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4013      	ands	r3, r2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d01a      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	d013      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	f022 0204 	bic.w	r2, r2, #4
 800216e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002174:	2208      	movs	r2, #8
 8002176:	409a      	lsls	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d012      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b6:	f043 0202 	orr.w	r2, r3, #2
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c2:	2204      	movs	r2, #4
 80021c4:	409a      	lsls	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d012      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e0:	2204      	movs	r2, #4
 80021e2:	409a      	lsls	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f8:	2210      	movs	r2, #16
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d043      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d03c      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002216:	2210      	movs	r2, #16
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d018      	beq.n	800225e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d108      	bne.n	800224c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	2b00      	cmp	r3, #0
 8002240:	d024      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
 800224a:	e01f      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002250:	2b00      	cmp	r3, #0
 8002252:	d01b      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
 800225c:	e016      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	f022 0208 	bic.w	r2, r2, #8
 800227a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002290:	2220      	movs	r2, #32
 8002292:	409a      	lsls	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 808e 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8086 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b2:	2220      	movs	r2, #32
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d136      	bne.n	8002334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	f022 0216 	bic.w	r2, r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	6952      	ldr	r2, [r2, #20]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d103      	bne.n	80022f6 <HAL_DMA_IRQHandler+0x1da>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f022 0208 	bic.w	r2, r2, #8
 8002304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230a:	223f      	movs	r2, #63	; 0x3f
 800230c:	409a      	lsls	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002326:	2b00      	cmp	r3, #0
 8002328:	d07d      	beq.n	8002426 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
        }
        return;
 8002332:	e078      	b.n	8002426 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d01c      	beq.n	800237c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d108      	bne.n	8002362 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002354:	2b00      	cmp	r3, #0
 8002356:	d030      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4798      	blx	r3
 8002360:	e02b      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	2b00      	cmp	r3, #0
 8002368:	d027      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	4798      	blx	r3
 8002372:	e022      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
 8002374:	2002013c 	.word	0x2002013c
 8002378:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10f      	bne.n	80023aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	f022 0210 	bic.w	r2, r2, #16
 8002398:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d032      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d022      	beq.n	8002414 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2205      	movs	r2, #5
 80023d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3301      	adds	r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d807      	bhi.n	8002402 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f2      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x2ca>
 8002400:	e000      	b.n	8002404 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002402:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	4798      	blx	r3
 8002424:	e000      	b.n	8002428 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002426:	bf00      	nop
    }
  }
}
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop

08002430 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800244c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b40      	cmp	r3, #64	; 0x40
 800245c:	d108      	bne.n	8002470 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800246e:	e007      	b.n	8002480 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	60da      	str	r2, [r3, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	3b10      	subs	r3, #16
 800249c:	4a13      	ldr	r2, [pc, #76]	; (80024ec <DMA_CalcBaseAndBitshift+0x60>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	091b      	lsrs	r3, r3, #4
 80024a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <DMA_CalcBaseAndBitshift+0x64>)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4413      	add	r3, r2
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d908      	bls.n	80024cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	1d1a      	adds	r2, r3, #4
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	659a      	str	r2, [r3, #88]	; 0x58
 80024ca:	e006      	b.n	80024da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	aaaaaaab 	.word	0xaaaaaaab
 80024f0:	0801fba8 	.word	0x0801fba8
 80024f4:	fffffc00 	.word	0xfffffc00

080024f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11f      	bne.n	8002552 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b03      	cmp	r3, #3
 8002516:	d855      	bhi.n	80025c4 <DMA_CheckFifoParam+0xcc>
 8002518:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <DMA_CheckFifoParam+0x28>)
 800251a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251e:	bf00      	nop
 8002520:	08002531 	.word	0x08002531
 8002524:	08002543 	.word	0x08002543
 8002528:	08002531 	.word	0x08002531
 800252c:	080025c5 	.word	0x080025c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d045      	beq.n	80025c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002540:	e042      	b.n	80025c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800254a:	d13f      	bne.n	80025cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002550:	e03c      	b.n	80025cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800255a:	d121      	bne.n	80025a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d836      	bhi.n	80025d0 <DMA_CheckFifoParam+0xd8>
 8002562:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <DMA_CheckFifoParam+0x70>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002579 	.word	0x08002579
 800256c:	0800257f 	.word	0x0800257f
 8002570:	08002579 	.word	0x08002579
 8002574:	08002591 	.word	0x08002591
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      break;
 800257c:	e02f      	b.n	80025de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d024      	beq.n	80025d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800258e:	e021      	b.n	80025d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002598:	d11e      	bne.n	80025d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800259e:	e01b      	b.n	80025d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d902      	bls.n	80025ac <DMA_CheckFifoParam+0xb4>
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d003      	beq.n	80025b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025aa:	e018      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      break;
 80025b0:	e015      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00e      	beq.n	80025dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
      break;
 80025c2:	e00b      	b.n	80025dc <DMA_CheckFifoParam+0xe4>
      break;
 80025c4:	bf00      	nop
 80025c6:	e00a      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025c8:	bf00      	nop
 80025ca:	e008      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025cc:	bf00      	nop
 80025ce:	e006      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d0:	bf00      	nop
 80025d2:	e004      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d4:	bf00      	nop
 80025d6:	e002      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;   
 80025d8:	bf00      	nop
 80025da:	e000      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025dc:	bf00      	nop
    }
  } 
  
  return status; 
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e051      	b.n	80026a2 <HAL_DMA2D_Init+0xb6>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d106      	bne.n	8002618 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f011 fe6a 	bl	80142ec <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	6812      	ldr	r2, [r2, #0]
 800262a:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6852      	ldr	r2, [r2, #4]
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002640:	f022 0107 	bic.w	r1, r2, #7
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6892      	ldr	r2, [r2, #8]
 8002648:	430a      	orrs	r2, r1
 800264a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_DMA2D_Init+0xc0>)
 8002658:	400b      	ands	r3, r1
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	68c9      	ldr	r1, [r1, #12]
 800265e:	430b      	orrs	r3, r1
 8002660:	6413      	str	r3, [r2, #64]	; 0x40

#if defined (DMA2D_OPFCCR_AI)
  /* DMA2D OPFCCR AI fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_AI, (hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800266c:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6912      	ldr	r2, [r2, #16]
 8002674:	0512      	lsls	r2, r2, #20
 8002676:	430a      	orrs	r2, r1
 8002678:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_AI */ 
  
#if defined (DMA2D_OPFCCR_RBS) 
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002684:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6952      	ldr	r2, [r2, #20]
 800268c:	0552      	lsls	r2, r2, #21
 800268e:	430a      	orrs	r2, r1
 8002690:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	ffffc000 	.word	0xffffc000

080026b0 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_DMA2D_Start+0x1c>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e018      	b.n	80026fe <HAL_DMA2D_Start+0x4e>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2202      	movs	r2, #2
 80026d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f9a2 	bl	8002a30 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8002714:	2300      	movs	r3, #0
 8002716:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d056      	beq.n	80027d4 <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8002726:	f7fe fc4d 	bl	8000fc4 <HAL_GetTick>
 800272a:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 800272c:	e04b      	b.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800273c:	2b00      	cmp	r3, #0
 800273e:	d023      	beq.n	8002788 <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274e:	f043 0202 	orr.w	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002764:	f043 0201 	orr.w	r2, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2221      	movs	r2, #33	; 0x21
 8002772:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2204      	movs	r2, #4
 8002778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0a2      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278e:	d01a      	beq.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_DMA2D_PollForTransfer+0xa0>
 8002796:	f7fe fc15 	bl	8000fc4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d90f      	bls.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027aa:	f043 0220 	orr.w	r2, r3, #32
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2203      	movs	r2, #3
 80027b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
           
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e083      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ac      	beq.n	800272e <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d061      	beq.n	80028b4 <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80027f0:	f7fe fbe8 	bl	8000fc4 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80027f6:	e056      	b.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002806:	2b00      	cmp	r3, #0
 8002808:	d02e      	beq.n	8002868 <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002818:	f043 0204 	orr.w	r2, r3, #4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	655a      	str	r2, [r3, #84]	; 0x54
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	f003 0320 	and.w	r3, r3, #32
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282e:	f043 0202 	orr.w	r2, r3, #2
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002844:	f043 0201 	orr.w	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2229      	movs	r2, #41	; 0x29
 8002852:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2204      	movs	r2, #4
 8002858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          
        return HAL_ERROR;      
 8002864:	2301      	movs	r3, #1
 8002866:	e032      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d01a      	beq.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_DMA2D_PollForTransfer+0x180>
 8002876:	f7fe fba5 	bl	8000fc4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1ad2      	subs	r2, r2, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d90f      	bls.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288a:	f043 0220 	orr.w	r2, r3, #32
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2203      	movs	r2, #3
 8002896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                    
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e013      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0a1      	beq.n	80027f8 <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2212      	movs	r2, #18
 80028ba:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	3320      	adds	r3, #32
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_DMA2D_ConfigLayer+0x3a>
 800290e:	2302      	movs	r3, #2
 8002910:	e085      	b.n	8002a1e <HAL_DMA2D_ConfigLayer+0x146>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2202      	movs	r2, #2
 800291e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	041b      	lsls	r3, r3, #16
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002930:	4b3e      	ldr	r3, [pc, #248]	; (8002a2c <HAL_DMA2D_ConfigLayer+0x154>)
 8002932:	60fb      	str	r3, [r7, #12]
  
#if defined (DMA2D_FGPFCCR_AI) && defined (DMA2D_BGPFCCR_AI)
  regValue |= (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	4313      	orrs	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_AI;  
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002946:	60fb      	str	r3, [r7, #12]
#endif /* (DMA2D_FGPFCCR_AI) && (DMA2D_BGPFCCR_AI)  */ 
  
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	055b      	lsls	r3, r3, #21
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_RBS;  
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800295a:	60fb      	str	r3, [r7, #12]
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b0a      	cmp	r3, #10
 8002962:	d003      	beq.n	800296c <HAL_DMA2D_ConfigLayer+0x94>
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b09      	cmp	r3, #9
 800296a:	d107      	bne.n	800297c <HAL_DMA2D_ConfigLayer+0xa4>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	4313      	orrs	r3, r2
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	e005      	b.n	8002988 <HAL_DMA2D_ConfigLayer+0xb0>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	061b      	lsls	r3, r3, #24
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	4313      	orrs	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d11f      	bne.n	80029ce <HAL_DMA2D_ConfigLayer+0xf6>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	43d2      	mvns	r2, r2
 800299c:	4011      	ands	r1, r2
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	625a      	str	r2, [r3, #36]	; 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2b0a      	cmp	r3, #10
 80029b4:	d003      	beq.n	80029be <HAL_DMA2D_ConfigLayer+0xe6>
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b09      	cmp	r3, #9
 80029bc:	d126      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	68d2      	ldr	r2, [r2, #12]
 80029c6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80029ca:	629a      	str	r2, [r3, #40]	; 0x28
 80029cc:	e01e      	b.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	69d1      	ldr	r1, [r2, #28]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	43d2      	mvns	r2, r2
 80029dc:	4011      	ands	r1, r2
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b0a      	cmp	r3, #10
 80029f4:	d003      	beq.n	80029fe <HAL_DMA2D_ConfigLayer+0x126>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b09      	cmp	r3, #9
 80029fc:	d106      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68d2      	ldr	r2, [r2, #12]
 8002a06:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002a0a:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	ff03000f 	.word	0xff03000f

08002a30 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8002a30:	b480      	push	{r7}
 8002a32:	b08b      	sub	sp, #44	; 0x2c
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp1 = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a5c:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	0410      	lsls	r0, r2, #16
 8002a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a66:	4302      	orrs	r2, r0
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	63da      	str	r2, [r3, #60]	; 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a7c:	d174      	bne.n	8002b68 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002a84:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002a8c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002a94:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab4:	e053      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d106      	bne.n	8002acc <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aca:	e048      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d111      	bne.n	8002af8 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	0cdb      	lsrs	r3, r3, #19
 8002ad8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	0a9b      	lsrs	r3, r3, #10
 8002ade:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	08db      	lsrs	r3, r3, #3
 8002ae4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	02db      	lsls	r3, r3, #11
 8002aee:	431a      	orrs	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
 8002af6:	e032      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b03      	cmp	r3, #3
 8002afe:	d117      	bne.n	8002b30 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	0fdb      	lsrs	r3, r3, #31
 8002b04:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	0cdb      	lsrs	r3, r3, #19
 8002b0a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	0adb      	lsrs	r3, r3, #11
 8002b10:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	015a      	lsls	r2, r3, #5
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	029b      	lsls	r3, r3, #10
 8002b20:	431a      	orrs	r2, r3
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	03db      	lsls	r3, r3, #15
 8002b26:	431a      	orrs	r2, r3
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2e:	e016      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	0f1b      	lsrs	r3, r3, #28
 8002b34:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	0d1b      	lsrs	r3, r3, #20
 8002b3a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	0b1b      	lsrs	r3, r3, #12
 8002b40:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	091b      	lsrs	r3, r3, #4
 8002b46:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	011a      	lsls	r2, r3, #4
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	431a      	orrs	r2, r3
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	031b      	lsls	r3, r3, #12
 8002b56:	431a      	orrs	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b64:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002b66:	e003      	b.n	8002b70 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
}
 8002b70:	bf00      	nop
 8002b72:	372c      	adds	r7, #44	; 0x2c
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_DSI_Init>:
  * @param  PLLInit pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0f0      	b.n	8002d7e <HAL_DSI_Init+0x202>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	7c5b      	ldrb	r3, [r3, #17]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f011 fc0c 	bl	80143c4 <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002bbe:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002bc2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002bc6:	f7fe f9fd 	bl	8000fc4 <HAL_GetTick>
 8002bca:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002bcc:	e009      	b.n	8002be2 <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002bce:	f7fe f9f9 	bl	8000fc4 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bdc:	d901      	bls.n	8002be2 <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e0cd      	b.n	8002d7e <HAL_DSI_Init+0x202>
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ed      	beq.n	8002bce <HAL_DSI_Init+0x52>
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002bfe:	4b62      	ldr	r3, [pc, #392]	; (8002d88 <HAL_DSI_Init+0x20c>)
 8002c00:	400b      	ands	r3, r1
 8002c02:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	0090      	lsls	r0, r2, #2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	02d2      	lsls	r2, r2, #11
 8002c1e:	4310      	orrs	r0, r2
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	6892      	ldr	r2, [r2, #8]
 8002c24:	0412      	lsls	r2, r2, #16
 8002c26:	4302      	orrs	r2, r0
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002c42:	f7fe f9bf 	bl	8000fc4 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c48:	e009      	b.n	8002c5e <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002c4a:	f7fe f9bb 	bl	8000fc4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c58:	d901      	bls.n	8002c5e <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e08f      	b.n	8002d7e <HAL_DSI_Init+0x202>
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0ed      	beq.n	8002c4a <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8002c7a:	f042 0206 	orr.w	r2, r2, #6
 8002c7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8002c8e:	f022 0203 	bic.w	r2, r2, #3
 8002c92:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6852      	ldr	r2, [r2, #4]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8002cbc:	f022 0203 	bic.w	r2, r2, #3
 8002cc0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	68d2      	ldr	r2, [r2, #12]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	6892      	ldr	r2, [r2, #8]
 8002ce4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ce8:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	6891      	ldr	r1, [r2, #8]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6892      	ldr	r2, [r2, #8]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_DSI_Init+0x18e>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	e000      	b.n	8002d0c <HAL_DSI_Init+0x190>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4a1e      	ldr	r2, [pc, #120]	; (8002d8c <HAL_DSI_Init+0x210>)
 8002d12:	fb02 f203 	mul.w	r2, r2, r3
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8002d3a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d3e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	fffc8603 	.word	0xfffc8603
 8002d8c:	003d0900 	.word	0x003d0900

08002d90 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7c1b      	ldrb	r3, [r3, #16]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_DSI_ConfigVideoMode+0x16>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e1ee      	b.n	8003184 <HAL_DSI_ConfigVideoMode+0x3f4>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dda:	f022 0203 	bic.w	r2, r2, #3
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	68d2      	ldr	r2, [r2, #12]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dfc:	4b8b      	ldr	r3, [pc, #556]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002dfe:	400b      	ands	r3, r1
 8002e00:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	6912      	ldr	r2, [r2, #16]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e1e:	4b84      	ldr	r3, [pc, #528]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e20:	400b      	ands	r3, r1
 8002e22:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6952      	ldr	r2, [r2, #20]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002e40:	4b7b      	ldr	r3, [pc, #492]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e42:	400b      	ands	r3, r1
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	6992      	ldr	r2, [r2, #24]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	68d2      	ldr	r2, [r2, #12]
 8002e62:	f022 0203 	bic.w	r2, r2, #3
 8002e66:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	68d1      	ldr	r1, [r2, #12]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	6952      	ldr	r2, [r2, #20]
 8002e84:	f022 0207 	bic.w	r2, r2, #7
 8002e88:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	6951      	ldr	r1, [r2, #20]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	6a12      	ldr	r2, [r2, #32]
 8002e9c:	4310      	orrs	r0, r2
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	69d2      	ldr	r2, [r2, #28]
 8002ea2:	4302      	orrs	r2, r0
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	6912      	ldr	r2, [r2, #16]
 8002eb2:	f022 020f 	bic.w	r2, r2, #15
 8002eb6:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	6911      	ldr	r1, [r2, #16]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	6852      	ldr	r2, [r2, #4]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002ed6:	f022 020e 	bic.w	r2, r2, #14
 8002eda:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	6852      	ldr	r2, [r2, #4]
 8002eee:	0052      	lsls	r2, r2, #1
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d110      	bne.n	8002f20 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	6912      	ldr	r2, [r2, #16]
 8002f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f0c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	6911      	ldr	r1, [r2, #16]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	6892      	ldr	r2, [r2, #8]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002f2a:	4b42      	ldr	r3, [pc, #264]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f4e:	400b      	ands	r3, r1
 8002f50:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f60:	430a      	orrs	r2, r1
 8002f62:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002f70:	400b      	ands	r3, r1
 8002f72:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f82:	430a      	orrs	r2, r1
 8002f84:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f90:	4b2a      	ldr	r3, [pc, #168]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002f92:	400b      	ands	r3, r1
 8002f94:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002fb2:	4b22      	ldr	r3, [pc, #136]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fd6:	400b      	ands	r3, r1
 8002fd8:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002ff8:	400b      	ands	r3, r1
 8002ffa:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800300a:	430a      	orrs	r2, r1
 800300c:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800301c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003028:	e00a      	b.n	8003040 <HAL_DSI_ConfigVideoMode+0x2b0>
 800302a:	bf00      	nop
 800302c:	ffffc000 	.word	0xffffc000
 8003030:	ffffe000 	.word	0xffffe000
 8003034:	fffff000 	.word	0xfffff000
 8003038:	ffff8000 	.word	0xffff8000
 800303c:	fffffc00 	.word	0xfffffc00
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003044:	430a      	orrs	r2, r1
 8003046:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	6992      	ldr	r2, [r2, #24]
 8003052:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003056:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	6991      	ldr	r1, [r2, #24]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003066:	0412      	lsls	r2, r2, #16
 8003068:	430a      	orrs	r2, r1
 800306a:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	6992      	ldr	r2, [r2, #24]
 8003076:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800307a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	6991      	ldr	r1, [r2, #24]
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800308a:	430a      	orrs	r2, r1
 800308c:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ac:	430a      	orrs	r2, r1
 80030ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030be:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80030ce:	430a      	orrs	r2, r1
 80030d0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6812      	ldr	r2, [r2, #0]
 80030ea:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80030f0:	430a      	orrs	r2, r1
 80030f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6812      	ldr	r2, [r2, #0]
 800310c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003112:	430a      	orrs	r2, r1
 8003114:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003120:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003124:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003134:	430a      	orrs	r2, r1
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003142:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003146:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003156:	430a      	orrs	r2, r1
 8003158:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003164:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003168:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003178:	430a      	orrs	r2, r1
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7c1b      	ldrb	r3, [r3, #16]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_DSI_ConfigPhyTimer+0x16>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e058      	b.n	8003258 <HAL_DSI_ConfigPhyTimer+0xc8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	741a      	strb	r2, [r3, #16]
  
  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime)? PhyTimers->ClockLaneLP2HSTime: PhyTimers->ClockLaneHS2LPTime;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	4293      	cmp	r3, r2
 80031b6:	bf38      	it	cc
 80031b8:	4613      	movcc	r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
  */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 80031c8:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80031cc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime)<<16));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6812      	ldr	r2, [r2, #0]
 80031d8:	f8d2 1098 	ldr.w	r1, [r2, #152]	; 0x98
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	0410      	lsls	r0, r2, #16
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	4302      	orrs	r2, r0
 80031e4:	430a      	orrs	r2, r1
 80031e6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  
  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 80031f6:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80031fa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime)<<16) | ((PhyTimers->DataLaneHS2LPTime)<<24));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	f8d2 109c 	ldr.w	r1, [r2, #156]	; 0x9c
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	6910      	ldr	r0, [r2, #16]
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	68d2      	ldr	r2, [r2, #12]
 8003212:	0412      	lsls	r2, r2, #16
 8003214:	4310      	orrs	r0, r2
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	6892      	ldr	r2, [r2, #8]
 800321a:	0612      	lsls	r2, r2, #24
 800321c:	4302      	orrs	r2, r0
 800321e:	430a      	orrs	r2, r1
 8003220:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  
  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8003230:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003234:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime)<<8);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6812      	ldr	r2, [r2, #0]
 8003240:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8003244:	683a      	ldr	r2, [r7, #0]
 8003246:	6952      	ldr	r2, [r2, #20]
 8003248:	0212      	lsls	r2, r2, #8
 800324a:	430a      	orrs	r2, r1
 800324c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8003256:	2300      	movs	r3, #0
}
 8003258:	4618      	mov	r0, r3
 800325a:	3714      	adds	r7, #20
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <HAL_DSI_Start>:
  * @param  hdsi pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	7c1b      	ldrb	r3, [r3, #16]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_DSI_Start+0x14>
 8003274:	2302      	movs	r3, #2
 8003276:	e018      	b.n	80032aa <HAL_DSI_Start+0x46>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	6852      	ldr	r2, [r2, #4]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 800329a:	f042 0208 	orr.w	r2, r2, #8
 800329e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b089      	sub	sp, #36	; 0x24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80032c2:	2300      	movs	r3, #0
 80032c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80032ca:	2300      	movs	r3, #0
 80032cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80032ce:	2300      	movs	r3, #0
 80032d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80032d2:	2300      	movs	r3, #0
 80032d4:	61fb      	str	r3, [r7, #28]
 80032d6:	e175      	b.n	80035c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80032d8:	2201      	movs	r2, #1
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	4013      	ands	r3, r2
 80032ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	f040 8164 	bne.w	80035be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d003      	beq.n	8003306 <HAL_GPIO_Init+0x4e>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b12      	cmp	r3, #18
 8003304:	d123      	bne.n	800334e <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	08da      	lsrs	r2, r3, #3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3208      	adds	r2, #8
 800330e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0307 	and.w	r3, r3, #7
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	220f      	movs	r2, #15
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	691a      	ldr	r2, [r3, #16]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	08da      	lsrs	r2, r3, #3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3208      	adds	r2, #8
 8003348:	69b9      	ldr	r1, [r7, #24]
 800334a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	005b      	lsls	r3, r3, #1
 8003358:	2203      	movs	r2, #3
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	43db      	mvns	r3, r3
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	4013      	ands	r3, r2
 8003364:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0203 	and.w	r2, r3, #3
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4313      	orrs	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d00b      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d007      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003396:	2b11      	cmp	r3, #17
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	2b12      	cmp	r3, #18
 80033a0:	d130      	bne.n	8003404 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2203      	movs	r2, #3
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d8:	2201      	movs	r2, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	091b      	lsrs	r3, r3, #4
 80033ee:	f003 0201 	and.w	r2, r3, #1
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	2203      	movs	r2, #3
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	f000 80be 	beq.w	80035be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003442:	4a65      	ldr	r2, [pc, #404]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003444:	4b64      	ldr	r3, [pc, #400]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800344c:	6453      	str	r3, [r2, #68]	; 0x44
 800344e:	4b62      	ldr	r3, [pc, #392]	; (80035d8 <HAL_GPIO_Init+0x320>)
 8003450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800345a:	4a60      	ldr	r2, [pc, #384]	; (80035dc <HAL_GPIO_Init+0x324>)
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	089b      	lsrs	r3, r3, #2
 8003460:	3302      	adds	r3, #2
 8003462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003466:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f003 0303 	and.w	r3, r3, #3
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	220f      	movs	r2, #15
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	43db      	mvns	r3, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4013      	ands	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a57      	ldr	r2, [pc, #348]	; (80035e0 <HAL_GPIO_Init+0x328>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d037      	beq.n	80034f6 <HAL_GPIO_Init+0x23e>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a56      	ldr	r2, [pc, #344]	; (80035e4 <HAL_GPIO_Init+0x32c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d031      	beq.n	80034f2 <HAL_GPIO_Init+0x23a>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a55      	ldr	r2, [pc, #340]	; (80035e8 <HAL_GPIO_Init+0x330>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d02b      	beq.n	80034ee <HAL_GPIO_Init+0x236>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a54      	ldr	r2, [pc, #336]	; (80035ec <HAL_GPIO_Init+0x334>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d025      	beq.n	80034ea <HAL_GPIO_Init+0x232>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a53      	ldr	r2, [pc, #332]	; (80035f0 <HAL_GPIO_Init+0x338>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01f      	beq.n	80034e6 <HAL_GPIO_Init+0x22e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a52      	ldr	r2, [pc, #328]	; (80035f4 <HAL_GPIO_Init+0x33c>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d019      	beq.n	80034e2 <HAL_GPIO_Init+0x22a>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a51      	ldr	r2, [pc, #324]	; (80035f8 <HAL_GPIO_Init+0x340>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d013      	beq.n	80034de <HAL_GPIO_Init+0x226>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a50      	ldr	r2, [pc, #320]	; (80035fc <HAL_GPIO_Init+0x344>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00d      	beq.n	80034da <HAL_GPIO_Init+0x222>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a4f      	ldr	r2, [pc, #316]	; (8003600 <HAL_GPIO_Init+0x348>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d007      	beq.n	80034d6 <HAL_GPIO_Init+0x21e>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a4e      	ldr	r2, [pc, #312]	; (8003604 <HAL_GPIO_Init+0x34c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d101      	bne.n	80034d2 <HAL_GPIO_Init+0x21a>
 80034ce:	2309      	movs	r3, #9
 80034d0:	e012      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034d2:	230a      	movs	r3, #10
 80034d4:	e010      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034d6:	2308      	movs	r3, #8
 80034d8:	e00e      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034da:	2307      	movs	r3, #7
 80034dc:	e00c      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034de:	2306      	movs	r3, #6
 80034e0:	e00a      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034e2:	2305      	movs	r3, #5
 80034e4:	e008      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034e6:	2304      	movs	r3, #4
 80034e8:	e006      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034ea:	2303      	movs	r3, #3
 80034ec:	e004      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034ee:	2302      	movs	r3, #2
 80034f0:	e002      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <HAL_GPIO_Init+0x240>
 80034f6:	2300      	movs	r3, #0
 80034f8:	69fa      	ldr	r2, [r7, #28]
 80034fa:	f002 0203 	and.w	r2, r2, #3
 80034fe:	0092      	lsls	r2, r2, #2
 8003500:	4093      	lsls	r3, r2
 8003502:	69ba      	ldr	r2, [r7, #24]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003508:	4934      	ldr	r1, [pc, #208]	; (80035dc <HAL_GPIO_Init+0x324>)
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	089b      	lsrs	r3, r3, #2
 800350e:	3302      	adds	r3, #2
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003516:	4b3c      	ldr	r3, [pc, #240]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	43db      	mvns	r3, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4013      	ands	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800353a:	4a33      	ldr	r2, [pc, #204]	; (8003608 <HAL_GPIO_Init+0x350>)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003540:	4b31      	ldr	r3, [pc, #196]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003564:	4a28      	ldr	r2, [pc, #160]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800356a:	4b27      	ldr	r3, [pc, #156]	; (8003608 <HAL_GPIO_Init+0x350>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003570:	693b      	ldr	r3, [r7, #16]
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800358e:	4a1e      	ldr	r2, [pc, #120]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003594:	4b1c      	ldr	r3, [pc, #112]	; (8003608 <HAL_GPIO_Init+0x350>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d003      	beq.n	80035b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035b8:	4a13      	ldr	r2, [pc, #76]	; (8003608 <HAL_GPIO_Init+0x350>)
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	3301      	adds	r3, #1
 80035c2:	61fb      	str	r3, [r7, #28]
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	2b0f      	cmp	r3, #15
 80035c8:	f67f ae86 	bls.w	80032d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80035cc:	bf00      	nop
 80035ce:	3724      	adds	r7, #36	; 0x24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr
 80035d8:	40023800 	.word	0x40023800
 80035dc:	40013800 	.word	0x40013800
 80035e0:	40020000 	.word	0x40020000
 80035e4:	40020400 	.word	0x40020400
 80035e8:	40020800 	.word	0x40020800
 80035ec:	40020c00 	.word	0x40020c00
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40021400 	.word	0x40021400
 80035f8:	40021800 	.word	0x40021800
 80035fc:	40021c00 	.word	0x40021c00
 8003600:	40022000 	.word	0x40022000
 8003604:	40022400 	.word	0x40022400
 8003608:	40013c00 	.word	0x40013c00

0800360c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8003616:	2300      	movs	r3, #0
 8003618:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003622:	2300      	movs	r3, #0
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	e0da      	b.n	80037de <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003628:	2201      	movs	r2, #1
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	4013      	ands	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	429a      	cmp	r2, r3
 8003640:	f040 80ca 	bne.w	80037d8 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	2103      	movs	r1, #3
 800364e:	fa01 f303 	lsl.w	r3, r1, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	401a      	ands	r2, r3
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	08da      	lsrs	r2, r3, #3
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	08d9      	lsrs	r1, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3108      	adds	r1, #8
 8003666:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	200f      	movs	r0, #15
 8003674:	fa00 f303 	lsl.w	r3, r0, r3
 8003678:	43db      	mvns	r3, r3
 800367a:	4019      	ands	r1, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3208      	adds	r2, #8
 8003680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	2103      	movs	r1, #3
 800368e:	fa01 f303 	lsl.w	r3, r1, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	401a      	ands	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685a      	ldr	r2, [r3, #4]
 800369e:	2101      	movs	r1, #1
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	fa01 f303 	lsl.w	r3, r1, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	401a      	ands	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	2103      	movs	r1, #3
 80036b8:	fa01 f303 	lsl.w	r3, r1, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	401a      	ands	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80036c4:	4a4b      	ldr	r2, [pc, #300]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	089b      	lsrs	r3, r3, #2
 80036ca:	3302      	adds	r3, #2
 80036cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	220f      	movs	r2, #15
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	4013      	ands	r3, r2
 80036e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a43      	ldr	r2, [pc, #268]	; (80037f8 <HAL_GPIO_DeInit+0x1ec>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d037      	beq.n	800375e <HAL_GPIO_DeInit+0x152>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a42      	ldr	r2, [pc, #264]	; (80037fc <HAL_GPIO_DeInit+0x1f0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d031      	beq.n	800375a <HAL_GPIO_DeInit+0x14e>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a41      	ldr	r2, [pc, #260]	; (8003800 <HAL_GPIO_DeInit+0x1f4>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d02b      	beq.n	8003756 <HAL_GPIO_DeInit+0x14a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a40      	ldr	r2, [pc, #256]	; (8003804 <HAL_GPIO_DeInit+0x1f8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d025      	beq.n	8003752 <HAL_GPIO_DeInit+0x146>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a3f      	ldr	r2, [pc, #252]	; (8003808 <HAL_GPIO_DeInit+0x1fc>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d01f      	beq.n	800374e <HAL_GPIO_DeInit+0x142>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a3e      	ldr	r2, [pc, #248]	; (800380c <HAL_GPIO_DeInit+0x200>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d019      	beq.n	800374a <HAL_GPIO_DeInit+0x13e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a3d      	ldr	r2, [pc, #244]	; (8003810 <HAL_GPIO_DeInit+0x204>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d013      	beq.n	8003746 <HAL_GPIO_DeInit+0x13a>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a3c      	ldr	r2, [pc, #240]	; (8003814 <HAL_GPIO_DeInit+0x208>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d00d      	beq.n	8003742 <HAL_GPIO_DeInit+0x136>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a3b      	ldr	r2, [pc, #236]	; (8003818 <HAL_GPIO_DeInit+0x20c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d007      	beq.n	800373e <HAL_GPIO_DeInit+0x132>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a3a      	ldr	r2, [pc, #232]	; (800381c <HAL_GPIO_DeInit+0x210>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d101      	bne.n	800373a <HAL_GPIO_DeInit+0x12e>
 8003736:	2309      	movs	r3, #9
 8003738:	e012      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800373a:	230a      	movs	r3, #10
 800373c:	e010      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800373e:	2308      	movs	r3, #8
 8003740:	e00e      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003742:	2307      	movs	r3, #7
 8003744:	e00c      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003746:	2306      	movs	r3, #6
 8003748:	e00a      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800374a:	2305      	movs	r3, #5
 800374c:	e008      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800374e:	2304      	movs	r3, #4
 8003750:	e006      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003752:	2303      	movs	r3, #3
 8003754:	e004      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 8003756:	2302      	movs	r3, #2
 8003758:	e002      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <HAL_GPIO_DeInit+0x154>
 800375e:	2300      	movs	r3, #0
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	f002 0203 	and.w	r2, r2, #3
 8003766:	0092      	lsls	r2, r2, #2
 8003768:	fa03 f202 	lsl.w	r2, r3, r2
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	429a      	cmp	r2, r3
 8003770:	d132      	bne.n	80037d8 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	220f      	movs	r2, #15
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8003782:	481c      	ldr	r0, [pc, #112]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	089b      	lsrs	r3, r3, #2
 8003788:	491a      	ldr	r1, [pc, #104]	; (80037f4 <HAL_GPIO_DeInit+0x1e8>)
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	0892      	lsrs	r2, r2, #2
 800378e:	3202      	adds	r2, #2
 8003790:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003794:	68ba      	ldr	r2, [r7, #8]
 8003796:	43d2      	mvns	r2, r2
 8003798:	400a      	ands	r2, r1
 800379a:	3302      	adds	r3, #2
 800379c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80037a0:	491f      	ldr	r1, [pc, #124]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037a2:	4b1f      	ldr	r3, [pc, #124]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	4013      	ands	r3, r2
 80037ac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80037ae:	491c      	ldr	r1, [pc, #112]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037b0:	4b1b      	ldr	r3, [pc, #108]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	43db      	mvns	r3, r3
 80037b8:	4013      	ands	r3, r2
 80037ba:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80037bc:	4918      	ldr	r1, [pc, #96]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037be:	4b18      	ldr	r3, [pc, #96]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037c0:	689a      	ldr	r2, [r3, #8]
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	43db      	mvns	r3, r3
 80037c6:	4013      	ands	r3, r2
 80037c8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80037ca:	4915      	ldr	r1, [pc, #84]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037cc:	4b14      	ldr	r3, [pc, #80]	; (8003820 <HAL_GPIO_DeInit+0x214>)
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	43db      	mvns	r3, r3
 80037d4:	4013      	ands	r3, r2
 80037d6:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	3301      	adds	r3, #1
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	f67f af21 	bls.w	8003628 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 80037e6:	bf00      	nop
 80037e8:	371c      	adds	r7, #28
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40013800 	.word	0x40013800
 80037f8:	40020000 	.word	0x40020000
 80037fc:	40020400 	.word	0x40020400
 8003800:	40020800 	.word	0x40020800
 8003804:	40020c00 	.word	0x40020c00
 8003808:	40021000 	.word	0x40021000
 800380c:	40021400 	.word	0x40021400
 8003810:	40021800 	.word	0x40021800
 8003814:	40021c00 	.word	0x40021c00
 8003818:	40022000 	.word	0x40022000
 800381c:	40022400 	.word	0x40022400
 8003820:	40013c00 	.word	0x40013c00

08003824 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	887b      	ldrh	r3, [r7, #2]
 8003836:	4013      	ands	r3, r2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800383c:	2301      	movs	r3, #1
 800383e:	73fb      	strb	r3, [r7, #15]
 8003840:	e001      	b.n	8003846 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003842:	2300      	movs	r3, #0
 8003844:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003846:	7bfb      	ldrb	r3, [r7, #15]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	460b      	mov	r3, r1
 800385e:	807b      	strh	r3, [r7, #2]
 8003860:	4613      	mov	r3, r2
 8003862:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003864:	787b      	ldrb	r3, [r7, #1]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800386a:	887a      	ldrh	r2, [r7, #2]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003870:	e003      	b.n	800387a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003872:	887b      	ldrh	r3, [r7, #2]
 8003874:	041a      	lsls	r2, r3, #16
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	619a      	str	r2, [r3, #24]
}
 800387a:	bf00      	nop
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003886:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003888:	b08d      	sub	sp, #52	; 0x34
 800388a:	af0a      	add	r7, sp, #40	; 0x28
 800388c:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e048      	b.n	800392a <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d106      	bne.n	80038b2 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f011 fb81 	bl	8014fb4 <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2203      	movs	r2, #3
 80038b6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f007 fa45 	bl	800ad4e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	603b      	str	r3, [r7, #0]
 80038ca:	687e      	ldr	r6, [r7, #4]
 80038cc:	466d      	mov	r5, sp
 80038ce:	f106 0410 	add.w	r4, r6, #16
 80038d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038de:	e885 0003 	stmia.w	r5, {r0, r1}
 80038e2:	1d33      	adds	r3, r6, #4
 80038e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038e6:	6838      	ldr	r0, [r7, #0]
 80038e8:	f007 f9ce 	bl	800ac88 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2101      	movs	r1, #1
 80038f2:	4618      	mov	r0, r3
 80038f4:	f007 fa3c 	bl	800ad70 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	687e      	ldr	r6, [r7, #4]
 8003900:	466d      	mov	r5, sp
 8003902:	f106 0410 	add.w	r4, r6, #16
 8003906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800390a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800390c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800390e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003912:	e885 0003 	stmia.w	r5, {r0, r1}
 8003916:	1d33      	adds	r3, r6, #4
 8003918:	cb0e      	ldmia	r3, {r1, r2, r3}
 800391a:	6838      	ldr	r0, [r7, #0]
 800391c:	f007 fb4e 	bl	800afbc <USB_HostInit>

  hhcd->State= HAL_HCD_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003932 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8003932:	b590      	push	{r4, r7, lr}
 8003934:	b089      	sub	sp, #36	; 0x24
 8003936:	af04      	add	r7, sp, #16
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	4608      	mov	r0, r1
 800393c:	4611      	mov	r1, r2
 800393e:	461a      	mov	r2, r3
 8003940:	4603      	mov	r3, r0
 8003942:	70fb      	strb	r3, [r7, #3]
 8003944:	460b      	mov	r3, r1
 8003946:	70bb      	strb	r3, [r7, #2]
 8003948:	4613      	mov	r3, r2
 800394a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_HCD_HC_Init+0x28>
 8003956:	2302      	movs	r3, #2
 8003958:	e07f      	b.n	8003a5a <HAL_HCD_HC_Init+0x128>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8003962:	78fa      	ldrb	r2, [r7, #3]
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	4613      	mov	r3, r2
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	4413      	add	r3, r2
 800396c:	00db      	lsls	r3, r3, #3
 800396e:	440b      	add	r3, r1
 8003970:	333d      	adds	r3, #61	; 0x3d
 8003972:	2200      	movs	r2, #0
 8003974:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003976:	78fa      	ldrb	r2, [r7, #3]
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	00db      	lsls	r3, r3, #3
 8003982:	440b      	add	r3, r1
 8003984:	3338      	adds	r3, #56	; 0x38
 8003986:	787a      	ldrb	r2, [r7, #1]
 8003988:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800398a:	78fa      	ldrb	r2, [r7, #3]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	4613      	mov	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4413      	add	r3, r2
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	440b      	add	r3, r1
 8003998:	3340      	adds	r3, #64	; 0x40
 800399a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800399c:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4613      	mov	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	4413      	add	r3, r2
 80039a8:	00db      	lsls	r3, r3, #3
 80039aa:	440b      	add	r3, r1
 80039ac:	3339      	adds	r3, #57	; 0x39
 80039ae:	78fa      	ldrb	r2, [r7, #3]
 80039b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	4413      	add	r3, r2
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	440b      	add	r3, r1
 80039c0:	333f      	adds	r3, #63	; 0x3f
 80039c2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80039c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	78bb      	ldrb	r3, [r7, #2]
 80039cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039d0:	b2d8      	uxtb	r0, r3
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	00db      	lsls	r3, r3, #3
 80039dc:	440b      	add	r3, r1
 80039de:	333a      	adds	r3, #58	; 0x3a
 80039e0:	4602      	mov	r2, r0
 80039e2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80039e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	da0a      	bge.n	8003a02 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80039ec:	78fa      	ldrb	r2, [r7, #3]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	440b      	add	r3, r1
 80039fa:	333b      	adds	r3, #59	; 0x3b
 80039fc:	2201      	movs	r2, #1
 80039fe:	701a      	strb	r2, [r3, #0]
 8003a00:	e009      	b.n	8003a16 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	440b      	add	r3, r1
 8003a10:	333b      	adds	r3, #59	; 0x3b
 8003a12:	2200      	movs	r2, #0
 8003a14:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003a16:	78fa      	ldrb	r2, [r7, #3]
 8003a18:	6879      	ldr	r1, [r7, #4]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	440b      	add	r3, r1
 8003a24:	333c      	adds	r3, #60	; 0x3c
 8003a26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003a2a:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6818      	ldr	r0, [r3, #0]
 8003a30:	787c      	ldrb	r4, [r7, #1]
 8003a32:	78ba      	ldrb	r2, [r7, #2]
 8003a34:	78f9      	ldrb	r1, [r7, #3]
 8003a36:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003a38:	9302      	str	r3, [sp, #8]
 8003a3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003a3e:	9301      	str	r3, [sp, #4]
 8003a40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	4623      	mov	r3, r4
 8003a48:	f007 fc26 	bl	800b298 <USB_HC_Init>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3714      	adds	r7, #20
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd90      	pop	{r4, r7, pc}

08003a62 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b084      	sub	sp, #16
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_HCD_HC_Halt+0x1e>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e00f      	b.n	8003aa0 <HAL_HCD_HC_Halt+0x3e>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	78fa      	ldrb	r2, [r7, #3]
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4618      	mov	r0, r3
 8003a92:	f007 fe68 	bl	800b766 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t* pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	4608      	mov	r0, r1
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	70fb      	strb	r3, [r7, #3]
 8003aba:	460b      	mov	r3, r1
 8003abc:	70bb      	strb	r3, [r7, #2]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8003ac2:	78fa      	ldrb	r2, [r7, #3]
 8003ac4:	6879      	ldr	r1, [r7, #4]
 8003ac6:	4613      	mov	r3, r2
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	4413      	add	r3, r2
 8003acc:	00db      	lsls	r3, r3, #3
 8003ace:	440b      	add	r3, r1
 8003ad0:	333b      	adds	r3, #59	; 0x3b
 8003ad2:	78ba      	ldrb	r2, [r7, #2]
 8003ad4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	333f      	adds	r3, #63	; 0x3f
 8003ae6:	787a      	ldrb	r2, [r7, #1]
 8003ae8:	701a      	strb	r2, [r3, #0]

  if(token == 0U)
 8003aea:	7c3b      	ldrb	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d10a      	bne.n	8003b06 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	440b      	add	r3, r1
 8003afe:	3342      	adds	r3, #66	; 0x42
 8003b00:	2203      	movs	r2, #3
 8003b02:	701a      	strb	r2, [r3, #0]
 8003b04:	e009      	b.n	8003b1a <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b06:	78fa      	ldrb	r2, [r7, #3]
 8003b08:	6879      	ldr	r1, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	00db      	lsls	r3, r3, #3
 8003b12:	440b      	add	r3, r1
 8003b14:	3342      	adds	r3, #66	; 0x42
 8003b16:	2202      	movs	r2, #2
 8003b18:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch(ep_type)
 8003b1a:	787b      	ldrb	r3, [r7, #1]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	f200 80d6 	bhi.w	8003cce <HAL_HCD_HC_SubmitRequest+0x226>
 8003b22:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <HAL_HCD_HC_SubmitRequest+0x80>)
 8003b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b28:	08003b39 	.word	0x08003b39
 8003b2c:	08003cb9 	.word	0x08003cb9
 8003b30:	08003ba5 	.word	0x08003ba5
 8003b34:	08003c2f 	.word	0x08003c2f
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8003b38:	7c3b      	ldrb	r3, [r7, #16]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	f040 80c9 	bne.w	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
 8003b40:	78bb      	ldrb	r3, [r7, #2]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f040 80c5 	bne.w	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
    {
      if (length == 0U)
 8003b48:	8b3b      	ldrh	r3, [r7, #24]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 8003b4e:	78fa      	ldrb	r2, [r7, #3]
 8003b50:	6879      	ldr	r1, [r7, #4]
 8003b52:	4613      	mov	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	440b      	add	r3, r1
 8003b5c:	3351      	adds	r3, #81	; 0x51
 8003b5e:	2201      	movs	r2, #1
 8003b60:	701a      	strb	r2, [r3, #0]
      }

      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b62:	78fa      	ldrb	r2, [r7, #3]
 8003b64:	6879      	ldr	r1, [r7, #4]
 8003b66:	4613      	mov	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	4413      	add	r3, r2
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	440b      	add	r3, r1
 8003b70:	3351      	adds	r3, #81	; 0x51
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10a      	bne.n	8003b8e <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	440b      	add	r3, r1
 8003b86:	3342      	adds	r3, #66	; 0x42
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003b8c:	e0a1      	b.n	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b8e:	78fa      	ldrb	r2, [r7, #3]
 8003b90:	6879      	ldr	r1, [r7, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	00db      	lsls	r3, r3, #3
 8003b9a:	440b      	add	r3, r1
 8003b9c:	3342      	adds	r3, #66	; 0x42
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	701a      	strb	r2, [r3, #0]
    break;
 8003ba2:	e096      	b.n	8003cd2 <HAL_HCD_HC_SubmitRequest+0x22a>

  case EP_TYPE_BULK:
    if(direction == 0U)
 8003ba4:	78bb      	ldrb	r3, [r7, #2]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d120      	bne.n	8003bec <HAL_HCD_HC_SubmitRequest+0x144>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003baa:	78fa      	ldrb	r2, [r7, #3]
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	440b      	add	r3, r1
 8003bb8:	3351      	adds	r3, #81	; 0x51
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10a      	bne.n	8003bd6 <HAL_HCD_HC_SubmitRequest+0x12e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bc0:	78fa      	ldrb	r2, [r7, #3]
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	4413      	add	r3, r2
 8003bca:	00db      	lsls	r3, r3, #3
 8003bcc:	440b      	add	r3, r1
 8003bce:	3342      	adds	r3, #66	; 0x42
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }

    break;
 8003bd4:	e07e      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	440b      	add	r3, r1
 8003be4:	3342      	adds	r3, #66	; 0x42
 8003be6:	2202      	movs	r2, #2
 8003be8:	701a      	strb	r2, [r3, #0]
    break;
 8003bea:	e073      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003bec:	78fa      	ldrb	r2, [r7, #3]
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	4413      	add	r3, r2
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	440b      	add	r3, r1
 8003bfa:	3350      	adds	r3, #80	; 0x50
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10a      	bne.n	8003c18 <HAL_HCD_HC_SubmitRequest+0x170>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	6879      	ldr	r1, [r7, #4]
 8003c06:	4613      	mov	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	00db      	lsls	r3, r3, #3
 8003c0e:	440b      	add	r3, r1
 8003c10:	3342      	adds	r3, #66	; 0x42
 8003c12:	2200      	movs	r2, #0
 8003c14:	701a      	strb	r2, [r3, #0]
    break;
 8003c16:	e05d      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	440b      	add	r3, r1
 8003c26:	3342      	adds	r3, #66	; 0x42
 8003c28:	2202      	movs	r2, #2
 8003c2a:	701a      	strb	r2, [r3, #0]
    break;
 8003c2c:	e052      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
  case EP_TYPE_INTR:
    if(direction == 0U)
 8003c2e:	78bb      	ldrb	r3, [r7, #2]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d120      	bne.n	8003c76 <HAL_HCD_HC_SubmitRequest+0x1ce>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003c34:	78fa      	ldrb	r2, [r7, #3]
 8003c36:	6879      	ldr	r1, [r7, #4]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	4413      	add	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	440b      	add	r3, r1
 8003c42:	3351      	adds	r3, #81	; 0x51
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10a      	bne.n	8003c60 <HAL_HCD_HC_SubmitRequest+0x1b8>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c4a:	78fa      	ldrb	r2, [r7, #3]
 8003c4c:	6879      	ldr	r1, [r7, #4]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4413      	add	r3, r2
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	440b      	add	r3, r1
 8003c58:	3342      	adds	r3, #66	; 0x42
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003c5e:	e039      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3342      	adds	r3, #66	; 0x42
 8003c70:	2202      	movs	r2, #2
 8003c72:	701a      	strb	r2, [r3, #0]
    break;
 8003c74:	e02e      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4613      	mov	r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	4413      	add	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	440b      	add	r3, r1
 8003c84:	3350      	adds	r3, #80	; 0x50
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d10a      	bne.n	8003ca2 <HAL_HCD_HC_SubmitRequest+0x1fa>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	440b      	add	r3, r1
 8003c9a:	3342      	adds	r3, #66	; 0x42
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
    break;
 8003ca0:	e018      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	4413      	add	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	440b      	add	r3, r1
 8003cb0:	3342      	adds	r3, #66	; 0x42
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	701a      	strb	r2, [r3, #0]
    break;
 8003cb6:	e00d      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>

  case EP_TYPE_ISOC:
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	4413      	add	r3, r2
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3342      	adds	r3, #66	; 0x42
 8003cc8:	2200      	movs	r2, #0
 8003cca:	701a      	strb	r2, [r3, #0]
    break;
 8003ccc:	e002      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>

  default:
    break;
 8003cce:	bf00      	nop
 8003cd0:	e000      	b.n	8003cd4 <HAL_HCD_HC_SubmitRequest+0x22c>
    break;
 8003cd2:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003cd4:	78fa      	ldrb	r2, [r7, #3]
 8003cd6:	6879      	ldr	r1, [r7, #4]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4413      	add	r3, r2
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	440b      	add	r3, r1
 8003ce2:	3344      	adds	r3, #68	; 0x44
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	8b39      	ldrh	r1, [r7, #24]
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	4413      	add	r3, r2
 8003cf4:	00db      	lsls	r3, r3, #3
 8003cf6:	4403      	add	r3, r0
 8003cf8:	3348      	adds	r3, #72	; 0x48
 8003cfa:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003cfc:	78fa      	ldrb	r2, [r7, #3]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	440b      	add	r3, r1
 8003d0a:	335c      	adds	r3, #92	; 0x5c
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003d10:	78fa      	ldrb	r2, [r7, #3]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4413      	add	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	440b      	add	r3, r1
 8003d1e:	334c      	adds	r3, #76	; 0x4c
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003d24:	78fa      	ldrb	r2, [r7, #3]
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4413      	add	r3, r2
 8003d2e:	00db      	lsls	r3, r3, #3
 8003d30:	440b      	add	r3, r1
 8003d32:	3339      	adds	r3, #57	; 0x39
 8003d34:	78fa      	ldrb	r2, [r7, #3]
 8003d36:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003d38:	78fa      	ldrb	r2, [r7, #3]
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	4413      	add	r3, r2
 8003d42:	00db      	lsls	r3, r3, #3
 8003d44:	440b      	add	r3, r1
 8003d46:	335d      	adds	r3, #93	; 0x5d
 8003d48:	2200      	movs	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6818      	ldr	r0, [r3, #0]
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	4613      	mov	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4413      	add	r3, r2
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	3338      	adds	r3, #56	; 0x38
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	18d1      	adds	r1, r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	f007 fba6 	bl	800b4b8 <USB_HC_StartXfer>
 8003d6c:	4603      	mov	r3, r0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3708      	adds	r7, #8
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop

08003d78 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f007 f8d1 	bl	800af36 <USB_GetMode>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	f040 80f2 	bne.w	8003f80 <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f007 f8b5 	bl	800af10 <USB_ReadInterrupts>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 80e8 	beq.w	8003f7e <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f007 f8ac 	bl	800af10 <USB_ReadInterrupts>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dc2:	d104      	bne.n	8003dce <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003dcc:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f007 f89c 	bl	800af10 <USB_ReadInterrupts>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003de2:	d104      	bne.n	8003dee <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003dec:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f007 f88c 	bl	800af10 <USB_ReadInterrupts>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e02:	d104      	bne.n	8003e0e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003e0c:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f007 f87c 	bl	800af10 <USB_ReadInterrupts>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d103      	bne.n	8003e2a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2202      	movs	r2, #2
 8003e28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f007 f86e 	bl	800af10 <USB_ReadInterrupts>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e3e:	d118      	bne.n	8003e72 <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e46:	461a      	mov	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003e54:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f011 f918 	bl	801508c <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2101      	movs	r1, #1
 8003e62:	4618      	mov	r0, r3
 8003e64:	f007 f94c 	bl	800b100 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003e70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f007 f84a 	bl	800af10 <USB_ReadInterrupts>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e86:	d102      	bne.n	8003e8e <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler (hhcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f001 f8d1 	bl	8005030 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f007 f83c 	bl	800af10 <USB_ReadInterrupts>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	f003 0308 	and.w	r3, r3, #8
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d106      	bne.n	8003eb0 <HAL_HCD_IRQHandler+0x138>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f011 f8d6 	bl	8015054 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2208      	movs	r2, #8
 8003eae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f007 f82b 	bl	800af10 <USB_ReadInterrupts>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ec4:	d138      	bne.n	8003f38 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f007 fc3a 	bl	800b744 <USB_HC_ReadInterrupt>
 8003ed0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	e025      	b.n	8003f24 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d018      	beq.n	8003f1e <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003efe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f02:	d106      	bne.n	8003f12 <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	4619      	mov	r1, r3
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f8cf 	bl	80040ae <HCD_HC_IN_IRQHandler>
 8003f10:	e005      	b.n	8003f1e <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, (uint8_t)i);
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	4619      	mov	r1, r3
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fc69 	bl	80047f0 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	3301      	adds	r3, #1
 8003f22:	617b      	str	r3, [r7, #20]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689a      	ldr	r2, [r3, #8]
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d8d4      	bhi.n	8003ed8 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f006 ffe7 	bl	800af10 <USB_ReadInterrupts>
 8003f42:	4603      	mov	r3, r0
 8003f44:	f003 0310 	and.w	r3, r3, #16
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	d101      	bne.n	8003f50 <HAL_HCD_IRQHandler+0x1d8>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e000      	b.n	8003f52 <HAL_HCD_IRQHandler+0x1da>
 8003f50:	2300      	movs	r3, #0
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d014      	beq.n	8003f80 <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	6992      	ldr	r2, [r2, #24]
 8003f60:	f022 0210 	bic.w	r2, r2, #16
 8003f64:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler (hhcd);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 ffb6 	bl	8004ed8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6812      	ldr	r2, [r2, #0]
 8003f74:	6992      	ldr	r2, [r2, #24]
 8003f76:	f042 0210 	orr.w	r2, r2, #16
 8003f7a:	619a      	str	r2, [r3, #24]
 8003f7c:	e000      	b.n	8003f80 <HAL_HCD_IRQHandler+0x208>
      return;
 8003f7e:	bf00      	nop
    }
  }
}
 8003f80:	3718      	adds	r7, #24
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_HCD_Start+0x16>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e013      	b.n	8003fc4 <HAL_HCD_Start+0x3e>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f006 febf 	bl	800ad2c <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f007 f90b 	bl	800b1d0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003fc2:	2300      	movs	r3, #0
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3708      	adds	r7, #8
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d101      	bne.n	8003fe2 <HAL_HCD_Stop+0x16>
 8003fde:	2302      	movs	r3, #2
 8003fe0:	e00d      	b.n	8003ffe <HAL_HCD_Stop+0x32>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f007 fcfe 	bl	800b9f0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4618      	mov	r0, r3
 8004014:	f007 f8b0 	bl	800b178 <USB_ResetPort>
 8004018:	4603      	mov	r3, r0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004022:	b480      	push	{r7}
 8004024:	b083      	sub	sp, #12
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	460b      	mov	r3, r1
 800402c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800402e:	78fa      	ldrb	r2, [r7, #3]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4613      	mov	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	440b      	add	r3, r1
 800403c:	335c      	adds	r3, #92	; 0x5c
 800403e:	781b      	ldrb	r3, [r3, #0]
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	4413      	add	r3, r2
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	440b      	add	r3, r1
 8004066:	334c      	adds	r3, #76	; 0x4c
 8004068:	681b      	ldr	r3, [r3, #0]
}
 800406a:	4618      	mov	r0, r3
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr

08004076 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b082      	sub	sp, #8
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4618      	mov	r0, r3
 8004084:	f007 f8f6 	bl	800b274 <USB_GetCurrentFrame>
 8004088:	4603      	mov	r3, r0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3708      	adds	r7, #8
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b082      	sub	sp, #8
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f007 f8d1 	bl	800b246 <USB_GetHostSpeed>
 80040a4:	4603      	mov	r3, r0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3708      	adds	r7, #8
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b086      	sub	sp, #24
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
 80040b6:	460b      	mov	r3, r1
 80040b8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80040c4:	78fb      	ldrb	r3, [r7, #3]
 80040c6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	2b04      	cmp	r3, #4
 80040dc:	d11a      	bne.n	8004114 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	015a      	lsls	r2, r3, #5
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	4413      	add	r3, r2
 80040e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ea:	461a      	mov	r2, r3
 80040ec:	2304      	movs	r3, #4
 80040ee:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	015a      	lsls	r2, r3, #5
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	4413      	add	r3, r2
 80040f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040fc:	4619      	mov	r1, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f043 0302 	orr.w	r3, r3, #2
 8004110:	60cb      	str	r3, [r1, #12]
 8004112:	e097      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	4413      	add	r3, r2
 800411c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	2b20      	cmp	r3, #32
 8004128:	d109      	bne.n	800413e <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	015a      	lsls	r2, r3, #5
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	4413      	add	r3, r2
 8004132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004136:	461a      	mov	r2, r3
 8004138:	2320      	movs	r3, #32
 800413a:	6093      	str	r3, [r2, #8]
 800413c:	e082      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	015a      	lsls	r2, r3, #5
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	4413      	add	r3, r2
 8004146:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b08      	cmp	r3, #8
 8004152:	d135      	bne.n	80041c0 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	015a      	lsls	r2, r3, #5
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	4413      	add	r3, r2
 800415c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004160:	4619      	mov	r1, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	015a      	lsls	r2, r3, #5
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	4413      	add	r3, r2
 800416a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4613      	mov	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	440b      	add	r3, r1
 8004184:	335d      	adds	r3, #93	; 0x5d
 8004186:	2205      	movs	r2, #5
 8004188:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	4413      	add	r3, r2
 8004192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004196:	461a      	mov	r2, r3
 8004198:	2310      	movs	r3, #16
 800419a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	015a      	lsls	r2, r3, #5
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	4413      	add	r3, r2
 80041a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a8:	461a      	mov	r2, r3
 80041aa:	2308      	movs	r3, #8
 80041ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	4611      	mov	r1, r2
 80041b8:	4618      	mov	r0, r3
 80041ba:	f007 fad4 	bl	800b766 <USB_HC_Halt>
 80041be:	e041      	b.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	015a      	lsls	r2, r3, #5
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	4413      	add	r3, r2
 80041c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041d6:	d135      	bne.n	8004244 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	015a      	lsls	r2, r3, #5
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4413      	add	r3, r2
 80041e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e4:	4619      	mov	r1, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	015a      	lsls	r2, r3, #5
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	4413      	add	r3, r2
 80041ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f043 0302 	orr.w	r3, r3, #2
 80041f8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68fa      	ldr	r2, [r7, #12]
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	4611      	mov	r1, r2
 8004204:	4618      	mov	r0, r3
 8004206:	f007 faae 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	015a      	lsls	r2, r3, #5
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	4413      	add	r3, r2
 8004212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004216:	461a      	mov	r2, r3
 8004218:	2310      	movs	r3, #16
 800421a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	4613      	mov	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	4413      	add	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	440b      	add	r3, r1
 800422a:	335d      	adds	r3, #93	; 0x5d
 800422c:	2208      	movs	r2, #8
 800422e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	015a      	lsls	r2, r3, #5
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4413      	add	r3, r2
 8004238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800423c:	461a      	mov	r2, r3
 800423e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004242:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004256:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800425a:	d123      	bne.n	80042a4 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	015a      	lsls	r2, r3, #5
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	4413      	add	r3, r2
 8004264:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004268:	4619      	mov	r1, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	015a      	lsls	r2, r3, #5
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	4413      	add	r3, r2
 8004272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	f043 0302 	orr.w	r3, r3, #2
 800427c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	b2d2      	uxtb	r2, r2
 8004286:	4611      	mov	r1, r2
 8004288:	4618      	mov	r0, r3
 800428a:	f007 fa6c 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	4413      	add	r3, r2
 8004296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800429a:	461a      	mov	r2, r3
 800429c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a0:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80042a2:	e2a1      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	015a      	lsls	r2, r3, #5
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4413      	add	r3, r2
 80042ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	f040 80c3 	bne.w	8004442 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01b      	beq.n	80042fc <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4613      	mov	r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	4413      	add	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	440b      	add	r3, r1
 80042d2:	3348      	adds	r3, #72	; 0x48
 80042d4:	681a      	ldr	r2, [r3, #0]
                               (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	0159      	lsls	r1, r3, #5
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	440b      	add	r3, r1
 80042de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80042e8:	1ad1      	subs	r1, r2, r3
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	4613      	mov	r3, r2
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	4413      	add	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4403      	add	r3, r0
 80042f8:	334c      	adds	r3, #76	; 0x4c
 80042fa:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4613      	mov	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	440b      	add	r3, r1
 800430a:	335d      	adds	r3, #93	; 0x5d
 800430c:	2201      	movs	r2, #1
 800430e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004310:	6879      	ldr	r1, [r7, #4]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	440b      	add	r3, r1
 800431e:	3358      	adds	r3, #88	; 0x58
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	015a      	lsls	r2, r3, #5
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	4413      	add	r3, r2
 800432c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004330:	461a      	mov	r2, r3
 8004332:	2301      	movs	r3, #1
 8004334:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	4613      	mov	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	4413      	add	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	440b      	add	r3, r1
 8004344:	333f      	adds	r3, #63	; 0x3f
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00a      	beq.n	8004362 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4613      	mov	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	440b      	add	r3, r1
 800435a:	333f      	adds	r3, #63	; 0x3f
 800435c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800435e:	2b02      	cmp	r3, #2
 8004360:	d122      	bne.n	80043a8 <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	015a      	lsls	r2, r3, #5
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4413      	add	r3, r2
 800436a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800436e:	4619      	mov	r1, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	015a      	lsls	r2, r3, #5
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4413      	add	r3, r2
 8004378:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f043 0302 	orr.w	r3, r3, #2
 8004382:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	4611      	mov	r1, r2
 800438e:	4618      	mov	r0, r3
 8004390:	f007 f9e9 	bl	800b766 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	015a      	lsls	r2, r3, #5
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	4413      	add	r3, r2
 800439c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043a0:	461a      	mov	r2, r3
 80043a2:	2310      	movs	r3, #16
 80043a4:	6093      	str	r3, [r2, #8]
 80043a6:	e035      	b.n	8004414 <HCD_HC_IN_IRQHandler+0x366>
    else if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80043a8:	6879      	ldr	r1, [r7, #4]
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	00db      	lsls	r3, r3, #3
 80043b4:	440b      	add	r3, r1
 80043b6:	333f      	adds	r3, #63	; 0x3f
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d12a      	bne.n	8004414 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	015a      	lsls	r2, r3, #5
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	4413      	add	r3, r2
 80043c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043ca:	4619      	mov	r1, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	015a      	lsls	r2, r3, #5
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	4413      	add	r3, r2
 80043d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80043de:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	4613      	mov	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	440b      	add	r3, r1
 80043ee:	335c      	adds	r3, #92	; 0x5c
 80043f0:	2201      	movs	r2, #1
 80043f2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	b2d8      	uxtb	r0, r3
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	4613      	mov	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	4413      	add	r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	440b      	add	r3, r1
 8004406:	335c      	adds	r3, #92	; 0x5c
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	4601      	mov	r1, r0
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f010 fe4a 	bl	80150a8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8004414:	6879      	ldr	r1, [r7, #4]
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	440b      	add	r3, r1
 8004422:	3350      	adds	r3, #80	; 0x50
 8004424:	781b      	ldrb	r3, [r3, #0]
 8004426:	f083 0301 	eor.w	r3, r3, #1
 800442a:	b2d8      	uxtb	r0, r3
 800442c:	6879      	ldr	r1, [r7, #4]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	4613      	mov	r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	4413      	add	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	440b      	add	r3, r1
 800443a:	3350      	adds	r3, #80	; 0x50
 800443c:	4602      	mov	r2, r0
 800443e:	701a      	strb	r2, [r3, #0]
}
 8004440:	e1d2      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	015a      	lsls	r2, r3, #5
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	4413      	add	r3, r2
 800444a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b02      	cmp	r3, #2
 8004456:	f040 80f2 	bne.w	800463e <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	015a      	lsls	r2, r3, #5
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	4413      	add	r3, r2
 8004462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004466:	4619      	mov	r1, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	015a      	lsls	r2, r3, #5
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4413      	add	r3, r2
 8004470:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f023 0302 	bic.w	r3, r3, #2
 800447a:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[ch_num].state == HC_XFRC)
 800447c:	6879      	ldr	r1, [r7, #4]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4613      	mov	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	4413      	add	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	440b      	add	r3, r1
 800448a:	335d      	adds	r3, #93	; 0x5d
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d10a      	bne.n	80044a8 <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004492:	6879      	ldr	r1, [r7, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	440b      	add	r3, r1
 80044a0:	335c      	adds	r3, #92	; 0x5c
 80044a2:	2201      	movs	r2, #1
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	e0b0      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80044a8:	6879      	ldr	r1, [r7, #4]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4613      	mov	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	440b      	add	r3, r1
 80044b6:	335d      	adds	r3, #93	; 0x5d
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b05      	cmp	r3, #5
 80044bc:	d10a      	bne.n	80044d4 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4613      	mov	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	00db      	lsls	r3, r3, #3
 80044ca:	440b      	add	r3, r1
 80044cc:	335c      	adds	r3, #92	; 0x5c
 80044ce:	2205      	movs	r2, #5
 80044d0:	701a      	strb	r2, [r3, #0]
 80044d2:	e09a      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044d4:	6879      	ldr	r1, [r7, #4]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4613      	mov	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4413      	add	r3, r2
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	440b      	add	r3, r1
 80044e2:	335d      	adds	r3, #93	; 0x5d
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	2b06      	cmp	r3, #6
 80044e8:	d00a      	beq.n	8004500 <HCD_HC_IN_IRQHandler+0x452>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	440b      	add	r3, r1
 80044f8:	335d      	adds	r3, #93	; 0x5d
 80044fa:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80044fc:	2b08      	cmp	r3, #8
 80044fe:	d156      	bne.n	80045ae <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	440b      	add	r3, r1
 800450e:	3358      	adds	r3, #88	; 0x58
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	1c59      	adds	r1, r3, #1
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	4403      	add	r3, r0
 8004522:	3358      	adds	r3, #88	; 0x58
 8004524:	6019      	str	r1, [r3, #0]
      if(hhcd->hc[ch_num].ErrCnt > 3U)
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	440b      	add	r3, r1
 8004534:	3358      	adds	r3, #88	; 0x58
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b03      	cmp	r3, #3
 800453a:	d914      	bls.n	8004566 <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4613      	mov	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	440b      	add	r3, r1
 800454a:	3358      	adds	r3, #88	; 0x58
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004550:	6879      	ldr	r1, [r7, #4]
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4613      	mov	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	440b      	add	r3, r1
 800455e:	335c      	adds	r3, #92	; 0x5c
 8004560:	2204      	movs	r2, #4
 8004562:	701a      	strb	r2, [r3, #0]
 8004564:	e009      	b.n	800457a <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	4613      	mov	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4413      	add	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	440b      	add	r3, r1
 8004574:	335c      	adds	r3, #92	; 0x5c
 8004576:	2202      	movs	r2, #2
 8004578:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4413      	add	r3, r2
 8004582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004590:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004598:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a6:	461a      	mov	r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	e02d      	b.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	4613      	mov	r3, r2
 80045b4:	009b      	lsls	r3, r3, #2
 80045b6:	4413      	add	r3, r2
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	440b      	add	r3, r1
 80045bc:	335d      	adds	r3, #93	; 0x5d
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d122      	bne.n	800460a <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	4613      	mov	r3, r2
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	440b      	add	r3, r1
 80045d2:	335c      	adds	r3, #92	; 0x5c
 80045d4:	2202      	movs	r2, #2
 80045d6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	015a      	lsls	r2, r3, #5
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	4413      	add	r3, r2
 80045e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80045ee:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80045f6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004604:	461a      	mov	r2, r3
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	015a      	lsls	r2, r3, #5
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	4413      	add	r3, r2
 8004612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004616:	461a      	mov	r2, r3
 8004618:	2302      	movs	r3, #2
 800461a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	b2d8      	uxtb	r0, r3
 8004620:	6879      	ldr	r1, [r7, #4]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	4613      	mov	r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	440b      	add	r3, r1
 800462e:	335c      	adds	r3, #92	; 0x5c
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	4601      	mov	r1, r0
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f010 fd36 	bl	80150a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800463c:	e0d4      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	4413      	add	r3, r2
 8004646:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004650:	2b80      	cmp	r3, #128	; 0x80
 8004652:	d13f      	bne.n	80046d4 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	4413      	add	r3, r2
 800465c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004660:	4619      	mov	r1, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	015a      	lsls	r2, r3, #5
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4413      	add	r3, r2
 800466a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f043 0302 	orr.w	r3, r3, #2
 8004674:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8004676:	6879      	ldr	r1, [r7, #4]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	4613      	mov	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4413      	add	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	440b      	add	r3, r1
 8004684:	3358      	adds	r3, #88	; 0x58
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	1c59      	adds	r1, r3, #1
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	4403      	add	r3, r0
 8004698:	3358      	adds	r3, #88	; 0x58
 800469a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4613      	mov	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	4413      	add	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	440b      	add	r3, r1
 80046aa:	335d      	adds	r3, #93	; 0x5d
 80046ac:	2206      	movs	r2, #6
 80046ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	b2d2      	uxtb	r2, r2
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f007 f853 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046cc:	461a      	mov	r2, r3
 80046ce:	2380      	movs	r3, #128	; 0x80
 80046d0:	6093      	str	r3, [r2, #8]
}
 80046d2:	e089      	b.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f003 0310 	and.w	r3, r3, #16
 80046e6:	2b10      	cmp	r3, #16
 80046e8:	d17e      	bne.n	80047e8 <HCD_HC_IN_IRQHandler+0x73a>
    if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80046ea:	6879      	ldr	r1, [r7, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4613      	mov	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	440b      	add	r3, r1
 80046f8:	333f      	adds	r3, #63	; 0x3f
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d123      	bne.n	8004748 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004700:	6879      	ldr	r1, [r7, #4]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	4613      	mov	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	4413      	add	r3, r2
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	440b      	add	r3, r1
 800470e:	3358      	adds	r3, #88	; 0x58
 8004710:	2200      	movs	r2, #0
 8004712:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004720:	4619      	mov	r1, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	015a      	lsls	r2, r3, #5
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	4413      	add	r3, r2
 800472a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f043 0302 	orr.w	r3, r3, #2
 8004734:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	4611      	mov	r1, r2
 8004740:	4618      	mov	r0, r3
 8004742:	f007 f810 	bl	800b766 <USB_HC_Halt>
 8004746:	e046      	b.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	4613      	mov	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	440b      	add	r3, r1
 8004756:	333f      	adds	r3, #63	; 0x3f
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d00a      	beq.n	8004774 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	00db      	lsls	r3, r3, #3
 800476a:	440b      	add	r3, r1
 800476c:	333f      	adds	r3, #63	; 0x3f
 800476e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004770:	2b02      	cmp	r3, #2
 8004772:	d130      	bne.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
       hhcd->hc[ch_num].ErrCnt = 0U;
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4613      	mov	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	440b      	add	r3, r1
 8004782:	3358      	adds	r3, #88	; 0x58
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]
       if (hhcd->Init.dma_enable == 0U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d122      	bne.n	80047d6 <HCD_HC_IN_IRQHandler+0x728>
         hhcd->hc[ch_num].state = HC_NAK;
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	440b      	add	r3, r1
 800479e:	335d      	adds	r3, #93	; 0x5d
 80047a0:	2203      	movs	r2, #3
 80047a2:	701a      	strb	r2, [r3, #0]
         __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	015a      	lsls	r2, r3, #5
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	4413      	add	r3, r2
 80047ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047b0:	4619      	mov	r1, r3
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	015a      	lsls	r2, r3, #5
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4413      	add	r3, r2
 80047ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f043 0302 	orr.w	r3, r3, #2
 80047c4:	60cb      	str	r3, [r1, #12]
         (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	4611      	mov	r1, r2
 80047d0:	4618      	mov	r0, r3
 80047d2:	f006 ffc8 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	015a      	lsls	r2, r3, #5
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e2:	461a      	mov	r2, r3
 80047e4:	2310      	movs	r3, #16
 80047e6:	6093      	str	r3, [r2, #8]
}
 80047e8:	bf00      	nop
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004806:	78fb      	ldrb	r3, [r7, #3]
 8004808:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	015a      	lsls	r2, r3, #5
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	4413      	add	r3, r2
 8004812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b04      	cmp	r3, #4
 800481e:	d11a      	bne.n	8004856 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	015a      	lsls	r2, r3, #5
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	4413      	add	r3, r2
 8004828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800482c:	461a      	mov	r2, r3
 800482e:	2304      	movs	r3, #4
 8004830:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	015a      	lsls	r2, r3, #5
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	4413      	add	r3, r2
 800483a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800483e:	4619      	mov	r1, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	4413      	add	r3, r2
 8004848:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f043 0302 	orr.w	r3, r3, #2
 8004852:	60cb      	str	r3, [r1, #12]
  }
  else
  {
     /* ... */
  }
}
 8004854:	e33c      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	015a      	lsls	r2, r3, #5
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	4413      	add	r3, r2
 800485e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b20      	cmp	r3, #32
 800486a:	d142      	bne.n	80048f2 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004878:	461a      	mov	r2, r3
 800487a:	2320      	movs	r3, #32
 800487c:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[ch_num].do_ping == 1U)
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	00db      	lsls	r3, r3, #3
 800488a:	440b      	add	r3, r1
 800488c:	333d      	adds	r3, #61	; 0x3d
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b01      	cmp	r3, #1
 8004892:	f040 831d 	bne.w	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 8004896:	6879      	ldr	r1, [r7, #4]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4613      	mov	r3, r2
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	4413      	add	r3, r2
 80048a0:	00db      	lsls	r3, r3, #3
 80048a2:	440b      	add	r3, r1
 80048a4:	333d      	adds	r3, #61	; 0x3d
 80048a6:	2200      	movs	r2, #0
 80048a8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80048aa:	6879      	ldr	r1, [r7, #4]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	4613      	mov	r3, r2
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	4413      	add	r3, r2
 80048b4:	00db      	lsls	r3, r3, #3
 80048b6:	440b      	add	r3, r1
 80048b8:	335c      	adds	r3, #92	; 0x5c
 80048ba:	2202      	movs	r2, #2
 80048bc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	015a      	lsls	r2, r3, #5
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	4413      	add	r3, r2
 80048c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ca:	4619      	mov	r1, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f043 0302 	orr.w	r3, r3, #2
 80048de:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	b2d2      	uxtb	r2, r2
 80048e8:	4611      	mov	r1, r2
 80048ea:	4618      	mov	r0, r3
 80048ec:	f006 ff3b 	bl	800b766 <USB_HC_Halt>
}
 80048f0:	e2ee      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	015a      	lsls	r2, r3, #5
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	4413      	add	r3, r2
 80048fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d140      	bne.n	800498a <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	4613      	mov	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	440b      	add	r3, r1
 8004916:	335d      	adds	r3, #93	; 0x5d
 8004918:	2204      	movs	r2, #4
 800491a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	68fa      	ldr	r2, [r7, #12]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	440b      	add	r3, r1
 800492a:	333d      	adds	r3, #61	; 0x3d
 800492c:	2201      	movs	r2, #1
 800492e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt= 0U;
 8004930:	6879      	ldr	r1, [r7, #4]
 8004932:	68fa      	ldr	r2, [r7, #12]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	440b      	add	r3, r1
 800493e:	3358      	adds	r3, #88	; 0x58
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	4413      	add	r3, r2
 800494c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004950:	4619      	mov	r1, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	015a      	lsls	r2, r3, #5
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	4413      	add	r3, r2
 800495a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f043 0302 	orr.w	r3, r3, #2
 8004964:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	4611      	mov	r1, r2
 8004970:	4618      	mov	r0, r3
 8004972:	f006 fef8 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	4413      	add	r3, r2
 800497e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004982:	461a      	mov	r2, r3
 8004984:	2340      	movs	r3, #64	; 0x40
 8004986:	6093      	str	r3, [r2, #8]
}
 8004988:	e2a2      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4413      	add	r3, r2
 8004992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800499c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049a0:	d123      	bne.n	80049ea <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	015a      	lsls	r2, r3, #5
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	4413      	add	r3, r2
 80049aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049ae:	4619      	mov	r1, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	015a      	lsls	r2, r3, #5
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	4413      	add	r3, r2
 80049b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f043 0302 	orr.w	r3, r3, #2
 80049c2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	b2d2      	uxtb	r2, r2
 80049cc:	4611      	mov	r1, r2
 80049ce:	4618      	mov	r0, r3
 80049d0:	f006 fec9 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e0:	461a      	mov	r2, r3
 80049e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049e6:	6093      	str	r3, [r2, #8]
}
 80049e8:	e272      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	015a      	lsls	r2, r3, #5
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	4413      	add	r3, r2
 80049f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d136      	bne.n	8004a6e <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3358      	adds	r3, #88	; 0x58
 8004a10:	2200      	movs	r2, #0
 8004a12:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a20:	4619      	mov	r1, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	015a      	lsls	r2, r3, #5
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	4413      	add	r3, r2
 8004a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	f043 0302 	orr.w	r3, r3, #2
 8004a34:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	4611      	mov	r1, r2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f006 fe90 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a52:	461a      	mov	r2, r3
 8004a54:	2301      	movs	r3, #1
 8004a56:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	4413      	add	r3, r2
 8004a62:	00db      	lsls	r3, r3, #3
 8004a64:	440b      	add	r3, r1
 8004a66:	335d      	adds	r3, #93	; 0x5d
 8004a68:	2201      	movs	r2, #1
 8004a6a:	701a      	strb	r2, [r3, #0]
}
 8004a6c:	e230      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	015a      	lsls	r2, r3, #5
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	4413      	add	r3, r2
 8004a76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f003 0308 	and.w	r3, r3, #8
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d12c      	bne.n	8004ade <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a90:	461a      	mov	r2, r3
 8004a92:	2308      	movs	r3, #8
 8004a94:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	015a      	lsls	r2, r3, #5
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f043 0302 	orr.w	r3, r3, #2
 8004ab6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f006 fe4f 	bl	800b766 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4613      	mov	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	440b      	add	r3, r1
 8004ad6:	335d      	adds	r3, #93	; 0x5d
 8004ad8:	2205      	movs	r2, #5
 8004ada:	701a      	strb	r2, [r3, #0]
}
 8004adc:	e1f8      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	015a      	lsls	r2, r3, #5
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b10      	cmp	r3, #16
 8004af2:	d156      	bne.n	8004ba2 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	440b      	add	r3, r1
 8004b02:	3358      	adds	r3, #88	; 0x58
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	440b      	add	r3, r1
 8004b16:	335d      	adds	r3, #93	; 0x5d
 8004b18:	2203      	movs	r2, #3
 8004b1a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	68fa      	ldr	r2, [r7, #12]
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	440b      	add	r3, r1
 8004b2a:	333d      	adds	r3, #61	; 0x3d
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d114      	bne.n	8004b5c <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	440b      	add	r3, r1
 8004b40:	333c      	adds	r3, #60	; 0x3c
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d109      	bne.n	8004b5c <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	333d      	adds	r3, #61	; 0x3d
 8004b58:	2201      	movs	r2, #1
 8004b5a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	015a      	lsls	r2, r3, #5
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	4413      	add	r3, r2
 8004b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b68:	4619      	mov	r1, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f043 0302 	orr.w	r3, r3, #2
 8004b7c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	b2d2      	uxtb	r2, r2
 8004b86:	4611      	mov	r1, r2
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f006 fdec 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	2310      	movs	r3, #16
 8004b9e:	6093      	str	r3, [r2, #8]
}
 8004ba0:	e196      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	015a      	lsls	r2, r3, #5
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb4:	2b80      	cmp	r3, #128	; 0x80
 8004bb6:	d12c      	bne.n	8004c12 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	015a      	lsls	r2, r3, #5
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f043 0302 	orr.w	r3, r3, #2
 8004bd8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	b2d2      	uxtb	r2, r2
 8004be2:	4611      	mov	r1, r2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f006 fdbe 	bl	800b766 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004bea:	6879      	ldr	r1, [r7, #4]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	4413      	add	r3, r2
 8004bf4:	00db      	lsls	r3, r3, #3
 8004bf6:	440b      	add	r3, r1
 8004bf8:	335d      	adds	r3, #93	; 0x5d
 8004bfa:	2206      	movs	r2, #6
 8004bfc:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	015a      	lsls	r2, r3, #5
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	4413      	add	r3, r2
 8004c06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	2380      	movs	r3, #128	; 0x80
 8004c0e:	6093      	str	r3, [r2, #8]
}
 8004c10:	e15e      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	015a      	lsls	r2, r3, #5
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	4413      	add	r3, r2
 8004c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c28:	d136      	bne.n	8004c98 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	015a      	lsls	r2, r3, #5
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	4413      	add	r3, r2
 8004c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c36:	4619      	mov	r1, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	015a      	lsls	r2, r3, #5
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f043 0302 	orr.w	r3, r3, #2
 8004c4a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	4611      	mov	r1, r2
 8004c56:	4618      	mov	r0, r3
 8004c58:	f006 fd85 	bl	800b766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c68:	461a      	mov	r2, r3
 8004c6a:	2310      	movs	r3, #16
 8004c6c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	015a      	lsls	r2, r3, #5
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	4413      	add	r3, r2
 8004c76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c80:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	68fa      	ldr	r2, [r7, #12]
 8004c86:	4613      	mov	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4413      	add	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	440b      	add	r3, r1
 8004c90:	335d      	adds	r3, #93	; 0x5d
 8004c92:	2208      	movs	r2, #8
 8004c94:	701a      	strb	r2, [r3, #0]
}
 8004c96:	e11b      	b.n	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	f040 8110 	bne.w	8004ed0 <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	015a      	lsls	r2, r3, #5
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	015a      	lsls	r2, r3, #5
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f023 0302 	bic.w	r3, r3, #2
 8004cd0:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	440b      	add	r3, r1
 8004ce0:	335d      	adds	r3, #93	; 0x5d
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d12c      	bne.n	8004d42 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4613      	mov	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4413      	add	r3, r2
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	440b      	add	r3, r1
 8004cf6:	335c      	adds	r3, #92	; 0x5c
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	68fa      	ldr	r2, [r7, #12]
 8004d00:	4613      	mov	r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	440b      	add	r3, r1
 8004d0a:	333f      	adds	r3, #63	; 0x3f
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	f040 80c5 	bne.w	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	4413      	add	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	440b      	add	r3, r1
 8004d22:	3351      	adds	r3, #81	; 0x51
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	f083 0301 	eor.w	r3, r3, #1
 8004d2a:	b2d8      	uxtb	r0, r3
 8004d2c:	6879      	ldr	r1, [r7, #4]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4613      	mov	r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4413      	add	r3, r2
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	440b      	add	r3, r1
 8004d3a:	3351      	adds	r3, #81	; 0x51
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	701a      	strb	r2, [r3, #0]
 8004d40:	e0ad      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004d42:	6879      	ldr	r1, [r7, #4]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	00db      	lsls	r3, r3, #3
 8004d4e:	440b      	add	r3, r1
 8004d50:	335d      	adds	r3, #93	; 0x5d
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d10a      	bne.n	8004d6e <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d58:	6879      	ldr	r1, [r7, #4]
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	4613      	mov	r3, r2
 8004d5e:	009b      	lsls	r3, r3, #2
 8004d60:	4413      	add	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	440b      	add	r3, r1
 8004d66:	335c      	adds	r3, #92	; 0x5c
 8004d68:	2202      	movs	r2, #2
 8004d6a:	701a      	strb	r2, [r3, #0]
 8004d6c:	e097      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004d6e:	6879      	ldr	r1, [r7, #4]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	4613      	mov	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	4413      	add	r3, r2
 8004d78:	00db      	lsls	r3, r3, #3
 8004d7a:	440b      	add	r3, r1
 8004d7c:	335d      	adds	r3, #93	; 0x5d
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d10a      	bne.n	8004d9a <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	4413      	add	r3, r2
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	440b      	add	r3, r1
 8004d92:	335c      	adds	r3, #92	; 0x5c
 8004d94:	2202      	movs	r2, #2
 8004d96:	701a      	strb	r2, [r3, #0]
 8004d98:	e081      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004d9a:	6879      	ldr	r1, [r7, #4]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	4413      	add	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	440b      	add	r3, r1
 8004da8:	335d      	adds	r3, #93	; 0x5d
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	2b05      	cmp	r3, #5
 8004dae:	d10a      	bne.n	8004dc6 <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004db0:	6879      	ldr	r1, [r7, #4]
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4613      	mov	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	00db      	lsls	r3, r3, #3
 8004dbc:	440b      	add	r3, r1
 8004dbe:	335c      	adds	r3, #92	; 0x5c
 8004dc0:	2205      	movs	r2, #5
 8004dc2:	701a      	strb	r2, [r3, #0]
 8004dc4:	e06b      	b.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	440b      	add	r3, r1
 8004dd4:	335d      	adds	r3, #93	; 0x5d
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b06      	cmp	r3, #6
 8004dda:	d00a      	beq.n	8004df2 <HCD_HC_OUT_IRQHandler+0x602>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4613      	mov	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	4413      	add	r3, r2
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	440b      	add	r3, r1
 8004dea:	335d      	adds	r3, #93	; 0x5d
 8004dec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d155      	bne.n	8004e9e <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004df2:	6879      	ldr	r1, [r7, #4]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	440b      	add	r3, r1
 8004e00:	3358      	adds	r3, #88	; 0x58
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c59      	adds	r1, r3, #1
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	4403      	add	r3, r0
 8004e14:	3358      	adds	r3, #88	; 0x58
 8004e16:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004e18:	6879      	ldr	r1, [r7, #4]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	4413      	add	r3, r2
 8004e22:	00db      	lsls	r3, r3, #3
 8004e24:	440b      	add	r3, r1
 8004e26:	3358      	adds	r3, #88	; 0x58
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2b03      	cmp	r3, #3
 8004e2c:	d914      	bls.n	8004e58 <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004e2e:	6879      	ldr	r1, [r7, #4]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	4613      	mov	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	440b      	add	r3, r1
 8004e3c:	3358      	adds	r3, #88	; 0x58
 8004e3e:	2200      	movs	r2, #0
 8004e40:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004e42:	6879      	ldr	r1, [r7, #4]
 8004e44:	68fa      	ldr	r2, [r7, #12]
 8004e46:	4613      	mov	r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	4413      	add	r3, r2
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	440b      	add	r3, r1
 8004e50:	335c      	adds	r3, #92	; 0x5c
 8004e52:	2204      	movs	r2, #4
 8004e54:	701a      	strb	r2, [r3, #0]
 8004e56:	e009      	b.n	8004e6c <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4413      	add	r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	440b      	add	r3, r1
 8004e66:	335c      	adds	r3, #92	; 0x5c
 8004e68:	2202      	movs	r2, #2
 8004e6a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004e82:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e8a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e98:	461a      	mov	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	461a      	mov	r2, r3
 8004eac:	2302      	movs	r3, #2
 8004eae:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	b2d8      	uxtb	r0, r3
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	440b      	add	r3, r1
 8004ec2:	335c      	adds	r3, #92	; 0x5c
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4601      	mov	r1, r0
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f010 f8ec 	bl	80150a8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004ed0:	bf00      	nop
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	; 0x28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	6a1b      	ldr	r3, [r3, #32]
 8004ef0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	f003 030f 	and.w	r3, r3, #15
 8004ef8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	0c5b      	lsrs	r3, r3, #17
 8004efe:	f003 030f 	and.w	r3, r3, #15
 8004f02:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	091b      	lsrs	r3, r3, #4
 8004f08:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f0c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d003      	beq.n	8004f1c <HCD_RXQLVL_IRQHandler+0x44>
 8004f14:	2b05      	cmp	r3, #5
 8004f16:	f000 8082 	beq.w	800501e <HCD_RXQLVL_IRQHandler+0x146>
    break;

  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8004f1a:	e083      	b.n	8005024 <HCD_RXQLVL_IRQHandler+0x14c>
    if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void  *)0))
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d07f      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	4613      	mov	r3, r2
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	4413      	add	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	440b      	add	r3, r1
 8004f30:	3344      	adds	r3, #68	; 0x44
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d074      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
      (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6818      	ldr	r0, [r3, #0]
 8004f3c:	6879      	ldr	r1, [r7, #4]
 8004f3e:	69ba      	ldr	r2, [r7, #24]
 8004f40:	4613      	mov	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	440b      	add	r3, r1
 8004f4a:	3344      	adds	r3, #68	; 0x44
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	b292      	uxth	r2, r2
 8004f52:	4619      	mov	r1, r3
 8004f54:	f005 ffb3 	bl	800aebe <USB_ReadPacket>
      hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	440b      	add	r3, r1
 8004f66:	3344      	adds	r3, #68	; 0x44
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	18d1      	adds	r1, r2, r3
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	4403      	add	r3, r0
 8004f7c:	3344      	adds	r3, #68	; 0x44
 8004f7e:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	69ba      	ldr	r2, [r7, #24]
 8004f84:	4613      	mov	r3, r2
 8004f86:	009b      	lsls	r3, r3, #2
 8004f88:	4413      	add	r3, r2
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	440b      	add	r3, r1
 8004f8e:	334c      	adds	r3, #76	; 0x4c
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	18d1      	adds	r1, r2, r3
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	69ba      	ldr	r2, [r7, #24]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	4403      	add	r3, r0
 8004fa4:	334c      	adds	r3, #76	; 0x4c
 8004fa6:	6019      	str	r1, [r3, #0]
      if((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	4b1d      	ldr	r3, [pc, #116]	; (800502c <HCD_RXQLVL_IRQHandler+0x154>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d031      	beq.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	015a      	lsls	r2, r3, #5
 8004fc2:	6a3b      	ldr	r3, [r7, #32]
 8004fc4:	4413      	add	r3, r2
 8004fc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004fd4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fdc:	60fb      	str	r3, [r7, #12]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	015a      	lsls	r2, r3, #5
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fea:	461a      	mov	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6013      	str	r3, [r2, #0]
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	440b      	add	r3, r1
 8004ffe:	3350      	adds	r3, #80	; 0x50
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	f083 0301 	eor.w	r3, r3, #1
 8005006:	b2d8      	uxtb	r0, r3
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4613      	mov	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	440b      	add	r3, r1
 8005016:	3350      	adds	r3, #80	; 0x50
 8005018:	4602      	mov	r2, r0
 800501a:	701a      	strb	r2, [r3, #0]
    break;
 800501c:	e001      	b.n	8005022 <HCD_RXQLVL_IRQHandler+0x14a>
    break;
 800501e:	bf00      	nop
 8005020:	e000      	b.n	8005024 <HCD_RXQLVL_IRQHandler+0x14c>
    break;
 8005022:	bf00      	nop
  }
}
 8005024:	bf00      	nop
 8005026:	3728      	adds	r7, #40	; 0x28
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	1ff80000 	.word	0x1ff80000

08005030 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800505c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b02      	cmp	r3, #2
 8005066:	d113      	bne.n	8005090 <HCD_Port_IRQHandler+0x60>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b01      	cmp	r3, #1
 8005070:	d10a      	bne.n	8005088 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	6812      	ldr	r2, [r2, #0]
 800507a:	6992      	ldr	r2, [r2, #24]
 800507c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005080:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f00f fff4 	bl	8015070 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	f043 0302 	orr.w	r3, r3, #2
 800508e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b08      	cmp	r3, #8
 8005098:	d148      	bne.n	800512c <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f043 0308 	orr.w	r3, r3, #8
 80050a0:	60bb      	str	r3, [r7, #8]

    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0304 	and.w	r3, r3, #4
 80050a8:	2b04      	cmp	r3, #4
 80050aa:	d129      	bne.n	8005100 <HCD_Port_IRQHandler+0xd0>
    {
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d113      	bne.n	80050dc <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80050ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80050be:	d106      	bne.n	80050ce <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2102      	movs	r1, #2
 80050c6:	4618      	mov	r0, r3
 80050c8:	f006 f81a 	bl	800b100 <USB_InitFSLSPClkSel>
 80050cc:	e011      	b.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2101      	movs	r1, #1
 80050d4:	4618      	mov	r0, r3
 80050d6:	f006 f813 	bl	800b100 <USB_InitFSLSPClkSel>
 80050da:	e00a      	b.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b03      	cmp	r3, #3
 80050e2:	d106      	bne.n	80050f2 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ea:	461a      	mov	r2, r3
 80050ec:	f64e 2360 	movw	r3, #60000	; 0xea60
 80050f0:	6053      	str	r3, [r2, #4]
        }
      }

      HAL_HCD_PortEnabled_Callback(hhcd);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f00f ffe6 	bl	80150c4 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f00f ffb9 	bl	8015070 <HAL_HCD_Connect_Callback>
 80050fe:	e015      	b.n	800512c <HCD_Port_IRQHandler+0xfc>
    }
    else
    {
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f00f ffed 	bl	80150e0 <HAL_HCD_PortDisabled_Callback>

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800510c:	461a      	mov	r2, r3
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800511a:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	6992      	ldr	r2, [r2, #24]
 8005126:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800512a:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f003 0320 	and.w	r3, r3, #32
 8005132:	2b20      	cmp	r3, #32
 8005134:	d103      	bne.n	800513e <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	f043 0320 	orr.w	r3, r3, #32
 800513c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005144:	461a      	mov	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	6013      	str	r3, [r2, #0]
}
 800514a:	bf00      	nop
 800514c:	3718      	adds	r7, #24
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
	...

08005154 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e07e      	b.n	8005264 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f00f fc28 	bl	80149d0 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2224      	movs	r2, #36	; 0x24
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	6812      	ldr	r2, [r2, #0]
 8005190:	6812      	ldr	r2, [r2, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	6852      	ldr	r2, [r2, #4]
 80051a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051a4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	6812      	ldr	r2, [r2, #0]
 80051ae:	6892      	ldr	r2, [r2, #8]
 80051b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051b4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d107      	bne.n	80051ce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6892      	ldr	r2, [r2, #8]
 80051c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	e006      	b.n	80051dc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	6892      	ldr	r2, [r2, #8]
 80051d6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80051da:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d104      	bne.n	80051ee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051ec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	6859      	ldr	r1, [r3, #4]
 80051f8:	4b1c      	ldr	r3, [pc, #112]	; (800526c <HAL_I2C_Init+0x118>)
 80051fa:	430b      	orrs	r3, r1
 80051fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	6812      	ldr	r2, [r2, #0]
 8005206:	68d2      	ldr	r2, [r2, #12]
 8005208:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800520c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6911      	ldr	r1, [r2, #16]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6952      	ldr	r2, [r2, #20]
 800521a:	4311      	orrs	r1, r2
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6992      	ldr	r2, [r2, #24]
 8005220:	0212      	lsls	r2, r2, #8
 8005222:	430a      	orrs	r2, r1
 8005224:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	69d1      	ldr	r1, [r2, #28]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6a12      	ldr	r2, [r2, #32]
 8005232:	430a      	orrs	r2, r1
 8005234:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6812      	ldr	r2, [r2, #0]
 800523e:	6812      	ldr	r2, [r2, #0]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}
 800526c:	02008000 	.word	0x02008000

08005270 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b088      	sub	sp, #32
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	4608      	mov	r0, r1
 800527a:	4611      	mov	r1, r2
 800527c:	461a      	mov	r2, r3
 800527e:	4603      	mov	r3, r0
 8005280:	817b      	strh	r3, [r7, #10]
 8005282:	460b      	mov	r3, r1
 8005284:	813b      	strh	r3, [r7, #8]
 8005286:	4613      	mov	r3, r2
 8005288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800528a:	2300      	movs	r3, #0
 800528c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b20      	cmp	r3, #32
 8005298:	f040 8109 	bne.w	80054ae <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_I2C_Mem_Write+0x38>
 80052a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e101      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d101      	bne.n	80052ba <HAL_I2C_Mem_Write+0x4a>
 80052b6:	2302      	movs	r3, #2
 80052b8:	e0fa      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052c2:	f7fb fe7f 	bl	8000fc4 <HAL_GetTick>
 80052c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	2319      	movs	r3, #25
 80052ce:	2201      	movs	r2, #1
 80052d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052d4:	68f8      	ldr	r0, [r7, #12]
 80052d6:	f000 fbd9 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80052da:	4603      	mov	r3, r0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e0e5      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2221      	movs	r2, #33	; 0x21
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2240      	movs	r2, #64	; 0x40
 80052f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6a3a      	ldr	r2, [r7, #32]
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005304:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800530c:	88f8      	ldrh	r0, [r7, #6]
 800530e:	893a      	ldrh	r2, [r7, #8]
 8005310:	8979      	ldrh	r1, [r7, #10]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	9301      	str	r3, [sp, #4]
 8005316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	4603      	mov	r3, r0
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fad1 	bl	80058c4 <I2C_RequestMemoryWrite>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d00f      	beq.n	8005348 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532c:	2b04      	cmp	r3, #4
 800532e:	d105      	bne.n	800533c <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e0b9      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e0b3      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800534c:	b29b      	uxth	r3, r3
 800534e:	2bff      	cmp	r3, #255	; 0xff
 8005350:	d90e      	bls.n	8005370 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	22ff      	movs	r2, #255	; 0xff
 8005356:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800535c:	b2da      	uxtb	r2, r3
 800535e:	8979      	ldrh	r1, [r7, #10]
 8005360:	2300      	movs	r3, #0
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 fca3 	bl	8005cb4 <I2C_TransferConfig>
 800536e:	e00f      	b.n	8005390 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537e:	b2da      	uxtb	r2, r3
 8005380:	8979      	ldrh	r1, [r7, #10]
 8005382:	2300      	movs	r3, #0
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 fc92 	bl	8005cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fbb3 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d007      	beq.n	80053b0 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d101      	bne.n	80053ac <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e081      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e07f      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	1c58      	adds	r0, r3, #1
 80053ba:	68f9      	ldr	r1, [r7, #12]
 80053bc:	6248      	str	r0, [r1, #36]	; 0x24
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053d4:	3b01      	subs	r3, #1
 80053d6:	b29a      	uxth	r2, r3
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d135      	bne.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d030      	beq.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f4:	2200      	movs	r2, #0
 80053f6:	2180      	movs	r1, #128	; 0x80
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 fb47 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e053      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800540c:	b29b      	uxth	r3, r3
 800540e:	2bff      	cmp	r3, #255	; 0xff
 8005410:	d90e      	bls.n	8005430 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	22ff      	movs	r2, #255	; 0xff
 8005416:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800541c:	b2da      	uxtb	r2, r3
 800541e:	8979      	ldrh	r1, [r7, #10]
 8005420:	2300      	movs	r3, #0
 8005422:	9300      	str	r3, [sp, #0]
 8005424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 fc43 	bl	8005cb4 <I2C_TransferConfig>
 800542e:	e00f      	b.n	8005450 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005434:	b29a      	uxth	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543e:	b2da      	uxtb	r2, r3
 8005440:	8979      	ldrh	r1, [r7, #10]
 8005442:	2300      	movs	r3, #0
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 fc32 	bl	8005cb4 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005454:	b29b      	uxth	r3, r3
 8005456:	2b00      	cmp	r3, #0
 8005458:	d19a      	bne.n	8005390 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f000 fb8e 	bl	8005b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005464:	4603      	mov	r3, r0
 8005466:	2b00      	cmp	r3, #0
 8005468:	d007      	beq.n	800547a <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546e:	2b04      	cmp	r3, #4
 8005470:	d101      	bne.n	8005476 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e01c      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e01a      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2220      	movs	r2, #32
 8005480:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6859      	ldr	r1, [r3, #4]
 800548c:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <HAL_I2C_Mem_Write+0x248>)
 800548e:	400b      	ands	r3, r1
 8005490:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80054ae:	2302      	movs	r3, #2
  }
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	fe00e800 	.word	0xfe00e800

080054bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	4608      	mov	r0, r1
 80054c6:	4611      	mov	r1, r2
 80054c8:	461a      	mov	r2, r3
 80054ca:	4603      	mov	r3, r0
 80054cc:	817b      	strh	r3, [r7, #10]
 80054ce:	460b      	mov	r3, r1
 80054d0:	813b      	strh	r3, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	f040 8107 	bne.w	80056f6 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d002      	beq.n	80054f4 <HAL_I2C_Mem_Read+0x38>
 80054ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e0ff      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_I2C_Mem_Read+0x4a>
 8005502:	2302      	movs	r3, #2
 8005504:	e0f8      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800550e:	f7fb fd59 	bl	8000fc4 <HAL_GetTick>
 8005512:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	9300      	str	r3, [sp, #0]
 8005518:	2319      	movs	r3, #25
 800551a:	2201      	movs	r2, #1
 800551c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f000 fab3 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d001      	beq.n	8005530 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e0e3      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2222      	movs	r2, #34	; 0x22
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2240      	movs	r2, #64	; 0x40
 800553c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6a3a      	ldr	r2, [r7, #32]
 800554a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005550:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005558:	88f8      	ldrh	r0, [r7, #6]
 800555a:	893a      	ldrh	r2, [r7, #8]
 800555c:	8979      	ldrh	r1, [r7, #10]
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	9301      	str	r3, [sp, #4]
 8005562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	4603      	mov	r3, r0
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 fa0b 	bl	8005984 <I2C_RequestMemoryRead>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00f      	beq.n	8005594 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005578:	2b04      	cmp	r3, #4
 800557a:	d105      	bne.n	8005588 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e0b7      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e0b1      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005598:	b29b      	uxth	r3, r3
 800559a:	2bff      	cmp	r3, #255	; 0xff
 800559c:	d90e      	bls.n	80055bc <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	22ff      	movs	r2, #255	; 0xff
 80055a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	8979      	ldrh	r1, [r7, #10]
 80055ac:	4b54      	ldr	r3, [pc, #336]	; (8005700 <HAL_I2C_Mem_Read+0x244>)
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fb7d 	bl	8005cb4 <I2C_TransferConfig>
 80055ba:	e00f      	b.n	80055dc <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ca:	b2da      	uxtb	r2, r3
 80055cc:	8979      	ldrh	r1, [r7, #10]
 80055ce:	4b4c      	ldr	r3, [pc, #304]	; (8005700 <HAL_I2C_Mem_Read+0x244>)
 80055d0:	9300      	str	r3, [sp, #0]
 80055d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fb6c 	bl	8005cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055e2:	2200      	movs	r2, #0
 80055e4:	2104      	movs	r1, #4
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 fa50 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e080      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	1c59      	adds	r1, r3, #1
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	6251      	str	r1, [r2, #36]	; 0x24
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	6812      	ldr	r2, [r2, #0]
 8005604:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800560e:	3b01      	subs	r3, #1
 8005610:	b29a      	uxth	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800561a:	b29b      	uxth	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005628:	2b00      	cmp	r3, #0
 800562a:	d135      	bne.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d030      	beq.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800563c:	2200      	movs	r2, #0
 800563e:	2180      	movs	r1, #128	; 0x80
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	f000 fa23 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d001      	beq.n	8005650 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e053      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005654:	b29b      	uxth	r3, r3
 8005656:	2bff      	cmp	r3, #255	; 0xff
 8005658:	d90e      	bls.n	8005678 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	22ff      	movs	r2, #255	; 0xff
 800565e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005664:	b2da      	uxtb	r2, r3
 8005666:	8979      	ldrh	r1, [r7, #10]
 8005668:	2300      	movs	r3, #0
 800566a:	9300      	str	r3, [sp, #0]
 800566c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 fb1f 	bl	8005cb4 <I2C_TransferConfig>
 8005676:	e00f      	b.n	8005698 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800567c:	b29a      	uxth	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005686:	b2da      	uxtb	r2, r3
 8005688:	8979      	ldrh	r1, [r7, #10]
 800568a:	2300      	movs	r3, #0
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fb0e 	bl	8005cb4 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569c:	b29b      	uxth	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d19c      	bne.n	80055dc <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fa6a 	bl	8005b80 <I2C_WaitOnSTOPFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d007      	beq.n	80056c2 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d101      	bne.n	80056be <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e01c      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e01a      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2220      	movs	r2, #32
 80056c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681a      	ldr	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	4b0b      	ldr	r3, [pc, #44]	; (8005704 <HAL_I2C_Mem_Read+0x248>)
 80056d6:	400b      	ands	r3, r1
 80056d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e000      	b.n	80056f8 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80056f6:	2302      	movs	r3, #2
  }
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	80002400 	.word	0x80002400
 8005704:	fe00e800 	.word	0xfe00e800

08005708 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b088      	sub	sp, #32
 800570c:	af02      	add	r7, sp, #8
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	607a      	str	r2, [r7, #4]
 8005712:	603b      	str	r3, [r7, #0]
 8005714:	460b      	mov	r3, r1
 8005716:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 800571c:	2300      	movs	r3, #0
 800571e:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b20      	cmp	r3, #32
 800572a:	f040 80c4 	bne.w	80058b6 <HAL_I2C_IsDeviceReady+0x1ae>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005738:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800573c:	d101      	bne.n	8005742 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800573e:	2302      	movs	r3, #2
 8005740:	e0ba      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005748:	2b01      	cmp	r3, #1
 800574a:	d101      	bne.n	8005750 <HAL_I2C_IsDeviceReady+0x48>
 800574c:	2302      	movs	r3, #2
 800574e:	e0b3      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2224      	movs	r2, #36	; 0x24
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d105      	bne.n	800577e <HAL_I2C_IsDeviceReady+0x76>
 8005772:	897b      	ldrh	r3, [r7, #10]
 8005774:	f3c3 0109 	ubfx	r1, r3, #0, #10
 8005778:	4b51      	ldr	r3, [pc, #324]	; (80058c0 <HAL_I2C_IsDeviceReady+0x1b8>)
 800577a:	430b      	orrs	r3, r1
 800577c:	e004      	b.n	8005788 <HAL_I2C_IsDeviceReady+0x80>
 800577e:	897b      	ldrh	r3, [r7, #10]
 8005780:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005784:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8005788:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800578a:	f7fb fc1b 	bl	8000fc4 <HAL_GetTick>
 800578e:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8005790:	e018      	b.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005798:	d014      	beq.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d007      	beq.n	80057b0 <HAL_I2C_IsDeviceReady+0xa8>
 80057a0:	f7fb fc10 	bl	8000fc4 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	1ad2      	subs	r2, r2, r3
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d909      	bls.n	80057c4 <HAL_I2C_IsDeviceReady+0xbc>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2220      	movs	r2, #32
 80057b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 80057c0:	2303      	movs	r3, #3
 80057c2:	e079      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d00c      	beq.n	80057ec <HAL_I2C_IsDeviceReady+0xe4>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	f003 0310 	and.w	r3, r3, #16
 80057dc:	2b10      	cmp	r3, #16
 80057de:	d005      	beq.n	80057ec <HAL_I2C_IsDeviceReady+0xe4>
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2ba0      	cmp	r3, #160	; 0xa0
 80057ea:	d1d2      	bne.n	8005792 <HAL_I2C_IsDeviceReady+0x8a>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	f003 0310 	and.w	r3, r3, #16
 80057f6:	2b10      	cmp	r3, #16
 80057f8:	d01a      	beq.n	8005830 <HAL_I2C_IsDeviceReady+0x128>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2200      	movs	r2, #0
 8005802:	2120      	movs	r1, #32
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f941 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d001      	beq.n	8005814 <HAL_I2C_IsDeviceReady+0x10c>
        {
          return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e051      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2220      	movs	r2, #32
 800581a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800582c:	2300      	movs	r3, #0
 800582e:	e043      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	2200      	movs	r2, #0
 8005838:	2120      	movs	r1, #32
 800583a:	68f8      	ldr	r0, [r7, #12]
 800583c:	f000 f926 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <HAL_I2C_IsDeviceReady+0x142>
        {
          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e036      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2210      	movs	r2, #16
 8005850:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2220      	movs	r2, #32
 8005858:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1c5a      	adds	r2, r3, #1
 800585e:	613a      	str	r2, [r7, #16]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	4293      	cmp	r3, r2
 8005864:	d118      	bne.n	8005898 <HAL_I2C_IsDeviceReady+0x190>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	6812      	ldr	r2, [r2, #0]
 800586e:	6852      	ldr	r2, [r2, #4]
 8005870:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005874:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	9300      	str	r3, [sp, #0]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2200      	movs	r2, #0
 800587e:	2120      	movs	r1, #32
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f903 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <HAL_I2C_IsDeviceReady+0x188>
        {
          return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e013      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2220      	movs	r2, #32
 8005896:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	f4ff af62 	bcc.w	8005766 <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2220      	movs	r2, #32
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e000      	b.n	80058b8 <HAL_I2C_IsDeviceReady+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 80058b6:	2302      	movs	r3, #2
  }
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	02002000 	.word	0x02002000

080058c4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	4608      	mov	r0, r1
 80058ce:	4611      	mov	r1, r2
 80058d0:	461a      	mov	r2, r3
 80058d2:	4603      	mov	r3, r0
 80058d4:	817b      	strh	r3, [r7, #10]
 80058d6:	460b      	mov	r3, r1
 80058d8:	813b      	strh	r3, [r7, #8]
 80058da:	4613      	mov	r3, r2
 80058dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80058de:	88fb      	ldrh	r3, [r7, #6]
 80058e0:	b2da      	uxtb	r2, r3
 80058e2:	8979      	ldrh	r1, [r7, #10]
 80058e4:	4b26      	ldr	r3, [pc, #152]	; (8005980 <I2C_RequestMemoryWrite+0xbc>)
 80058e6:	9300      	str	r3, [sp, #0]
 80058e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058ec:	68f8      	ldr	r0, [r7, #12]
 80058ee:	f000 f9e1 	bl	8005cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058f2:	69fa      	ldr	r2, [r7, #28]
 80058f4:	69b9      	ldr	r1, [r7, #24]
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	f000 f902 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d007      	beq.n	8005912 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005906:	2b04      	cmp	r3, #4
 8005908:	d101      	bne.n	800590e <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e034      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e032      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005912:	88fb      	ldrh	r3, [r7, #6]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d105      	bne.n	8005924 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	893a      	ldrh	r2, [r7, #8]
 800591e:	b2d2      	uxtb	r2, r2
 8005920:	629a      	str	r2, [r3, #40]	; 0x28
 8005922:	e01b      	b.n	800595c <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	893a      	ldrh	r2, [r7, #8]
 800592a:	0a12      	lsrs	r2, r2, #8
 800592c:	b292      	uxth	r2, r2
 800592e:	b2d2      	uxtb	r2, r2
 8005930:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	69b9      	ldr	r1, [r7, #24]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 f8e2 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 800593c:	4603      	mov	r3, r0
 800593e:	2b00      	cmp	r3, #0
 8005940:	d007      	beq.n	8005952 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005946:	2b04      	cmp	r3, #4
 8005948:	d101      	bne.n	800594e <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e014      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e012      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	893a      	ldrh	r2, [r7, #8]
 8005958:	b2d2      	uxtb	r2, r2
 800595a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	2200      	movs	r2, #0
 8005964:	2180      	movs	r1, #128	; 0x80
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 f890 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e000      	b.n	8005978 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	80002000 	.word	0x80002000

08005984 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b086      	sub	sp, #24
 8005988:	af02      	add	r7, sp, #8
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	4608      	mov	r0, r1
 800598e:	4611      	mov	r1, r2
 8005990:	461a      	mov	r2, r3
 8005992:	4603      	mov	r3, r0
 8005994:	817b      	strh	r3, [r7, #10]
 8005996:	460b      	mov	r3, r1
 8005998:	813b      	strh	r3, [r7, #8]
 800599a:	4613      	mov	r3, r2
 800599c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800599e:	88fb      	ldrh	r3, [r7, #6]
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	8979      	ldrh	r1, [r7, #10]
 80059a4:	4b26      	ldr	r3, [pc, #152]	; (8005a40 <I2C_RequestMemoryRead+0xbc>)
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	2300      	movs	r3, #0
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f982 	bl	8005cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059b0:	69fa      	ldr	r2, [r7, #28]
 80059b2:	69b9      	ldr	r1, [r7, #24]
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f000 f8a3 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	2b04      	cmp	r3, #4
 80059c6:	d101      	bne.n	80059cc <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e034      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e032      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	893a      	ldrh	r2, [r7, #8]
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	629a      	str	r2, [r3, #40]	; 0x28
 80059e0:	e01b      	b.n	8005a1a <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	893a      	ldrh	r2, [r7, #8]
 80059e8:	0a12      	lsrs	r2, r2, #8
 80059ea:	b292      	uxth	r2, r2
 80059ec:	b2d2      	uxtb	r2, r2
 80059ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	69b9      	ldr	r1, [r7, #24]
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f883 	bl	8005b00 <I2C_WaitOnTXISFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d007      	beq.n	8005a10 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a04:	2b04      	cmp	r3, #4
 8005a06:	d101      	bne.n	8005a0c <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e014      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e012      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	893a      	ldrh	r2, [r7, #8]
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	2200      	movs	r2, #0
 8005a22:	2140      	movs	r1, #64	; 0x40
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 f831 	bl	8005a8c <I2C_WaitOnFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e000      	b.n	8005a36 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	80002000 	.word	0x80002000

08005a44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d103      	bne.n	8005a62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	f003 0301 	and.w	r3, r3, #1
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d007      	beq.n	8005a80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6812      	ldr	r2, [r2, #0]
 8005a78:	6992      	ldr	r2, [r2, #24]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	619a      	str	r2, [r3, #24]
  }
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr

08005a8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	603b      	str	r3, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a9c:	e01c      	b.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa4:	d018      	beq.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d007      	beq.n	8005abc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005aac:	f7fb fa8a 	bl	8000fc4 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad2      	subs	r2, r2, r3
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d90d      	bls.n	8005ad8 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e00f      	b.n	8005af8 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	699a      	ldr	r2, [r3, #24]
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	401a      	ands	r2, r3
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	bf0c      	ite	eq
 8005ae8:	2301      	moveq	r3, #1
 8005aea:	2300      	movne	r3, #0
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	461a      	mov	r2, r3
 8005af0:	79fb      	ldrb	r3, [r7, #7]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d0d3      	beq.n	8005a9e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	60f8      	str	r0, [r7, #12]
 8005b08:	60b9      	str	r1, [r7, #8]
 8005b0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b0c:	e02c      	b.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	68b9      	ldr	r1, [r7, #8]
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 f870 	bl	8005bf8 <I2C_IsAcknowledgeFailed>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e02a      	b.n	8005b78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b28:	d01e      	beq.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d007      	beq.n	8005b40 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b30:	f7fb fa48 	bl	8000fc4 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	1ad2      	subs	r2, r2, r3
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d913      	bls.n	8005b68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b44:	f043 0220 	orr.w	r2, r3, #32
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e007      	b.n	8005b78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d1cb      	bne.n	8005b0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b8c:	e028      	b.n	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	68b9      	ldr	r1, [r7, #8]
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 f830 	bl	8005bf8 <I2C_IsAcknowledgeFailed>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e026      	b.n	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d007      	beq.n	8005bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005ba8:	f7fb fa0c 	bl	8000fc4 <HAL_GetTick>
 8005bac:	4602      	mov	r2, r0
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	1ad2      	subs	r2, r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d913      	bls.n	8005be0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bbc:	f043 0220 	orr.w	r2, r3, #32
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e007      	b.n	8005bf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f003 0320 	and.w	r3, r3, #32
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d1cf      	bne.n	8005b8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	f003 0310 	and.w	r3, r3, #16
 8005c0e:	2b10      	cmp	r3, #16
 8005c10:	d148      	bne.n	8005ca4 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c12:	e01c      	b.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c1a:	d018      	beq.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d007      	beq.n	8005c32 <I2C_IsAcknowledgeFailed+0x3a>
 8005c22:	f7fb f9cf 	bl	8000fc4 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	1ad2      	subs	r2, r2, r3
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d90d      	bls.n	8005c4e <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e02b      	b.n	8005ca6 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	f003 0320 	and.w	r3, r3, #32
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d1db      	bne.n	8005c14 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2210      	movs	r2, #16
 8005c62:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2220      	movs	r2, #32
 8005c6a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c6c:	68f8      	ldr	r0, [r7, #12]
 8005c6e:	f7ff fee9 	bl	8005a44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	6859      	ldr	r1, [r3, #4]
 8005c7c:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <I2C_IsAcknowledgeFailed+0xb8>)
 8005c7e:	400b      	ands	r3, r1
 8005c80:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2204      	movs	r2, #4
 8005c86:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e000      	b.n	8005ca6 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	fe00e800 	.word	0xfe00e800

08005cb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b085      	sub	sp, #20
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	60f8      	str	r0, [r7, #12]
 8005cbc:	607b      	str	r3, [r7, #4]
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	817b      	strh	r3, [r7, #10]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	6859      	ldr	r1, [r3, #4]
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	0d5b      	lsrs	r3, r3, #21
 8005cd4:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8005cd8:	4b0b      	ldr	r3, [pc, #44]	; (8005d08 <I2C_TransferConfig+0x54>)
 8005cda:	4303      	orrs	r3, r0
 8005cdc:	43db      	mvns	r3, r3
 8005cde:	4019      	ands	r1, r3
 8005ce0:	897b      	ldrh	r3, [r7, #10]
 8005ce2:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8005ce6:	7a7b      	ldrb	r3, [r7, #9]
 8005ce8:	041b      	lsls	r3, r3, #16
 8005cea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cee:	4318      	orrs	r0, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4318      	orrs	r0, r3
 8005cf4:	69bb      	ldr	r3, [r7, #24]
 8005cf6:	4303      	orrs	r3, r0
 8005cf8:	430b      	orrs	r3, r1
 8005cfa:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005cfc:	bf00      	nop
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr
 8005d08:	03ff63ff 	.word	0x03ff63ff

08005d0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d138      	bne.n	8005d94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e032      	b.n	8005d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2224      	movs	r2, #36	; 0x24
 8005d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6812      	ldr	r2, [r2, #0]
 8005d48:	6812      	ldr	r2, [r2, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6812      	ldr	r2, [r2, #0]
 8005d58:	6812      	ldr	r2, [r2, #0]
 8005d5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	6812      	ldr	r2, [r2, #0]
 8005d68:	6811      	ldr	r1, [r2, #0]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	6812      	ldr	r2, [r2, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2220      	movs	r2, #32
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d90:	2300      	movs	r3, #0
 8005d92:	e000      	b.n	8005d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d94:	2302      	movs	r3, #2
  }
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	370c      	adds	r7, #12
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr

08005da2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b085      	sub	sp, #20
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b20      	cmp	r3, #32
 8005dba:	d139      	bne.n	8005e30 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e033      	b.n	8005e32 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2224      	movs	r2, #36	; 0x24
 8005dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	f022 0201 	bic.w	r2, r2, #1
 8005de8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005df8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	6812      	ldr	r2, [r2, #0]
 8005e16:	f042 0201 	orr.w	r2, r2, #1
 8005e1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2220      	movs	r2, #32
 8005e20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	e000      	b.n	8005e32 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8005e30:	2302      	movs	r3, #2
  }
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
	...

08005e40 <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d101      	bne.n	8005e5a <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e0c7      	b.n	8005fea <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f00e fdde 	bl	8014a30 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	6812      	ldr	r2, [r2, #0]
 8005e84:	6992      	ldr	r2, [r2, #24]
 8005e86:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005e8a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6812      	ldr	r2, [r2, #0]
 8005e94:	6991      	ldr	r1, [r2, #24]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	6850      	ldr	r0, [r2, #4]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6892      	ldr	r2, [r2, #8]
 8005e9e:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005ea4:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	6912      	ldr	r2, [r2, #16]
 8005eaa:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005eac:	430a      	orrs	r2, r1
 8005eae:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6899      	ldr	r1, [r3, #8]
 8005eba:	4b4e      	ldr	r3, [pc, #312]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005ebc:	400b      	ands	r3, r1
 8005ebe:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	041b      	lsls	r3, r3, #16
 8005ec6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	6812      	ldr	r2, [r2, #0]
 8005ed0:	6891      	ldr	r1, [r2, #8]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6990      	ldr	r0, [r2, #24]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	4302      	orrs	r2, r0
 8005eda:	430a      	orrs	r2, r1
 8005edc:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68d9      	ldr	r1, [r3, #12]
 8005ee8:	4b42      	ldr	r3, [pc, #264]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005eea:	400b      	ands	r3, r1
 8005eec:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	69db      	ldr	r3, [r3, #28]
 8005ef2:	041b      	lsls	r3, r3, #16
 8005ef4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	68d1      	ldr	r1, [r2, #12]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	6a10      	ldr	r0, [r2, #32]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4302      	orrs	r2, r0
 8005f08:	430a      	orrs	r2, r1
 8005f0a:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	6919      	ldr	r1, [r3, #16]
 8005f16:	4b37      	ldr	r3, [pc, #220]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005f18:	400b      	ands	r3, r1
 8005f1a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f20:	041b      	lsls	r3, r3, #16
 8005f22:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	6911      	ldr	r1, [r2, #16]
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4302      	orrs	r2, r0
 8005f36:	430a      	orrs	r2, r1
 8005f38:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6959      	ldr	r1, [r3, #20]
 8005f44:	4b2b      	ldr	r3, [pc, #172]	; (8005ff4 <HAL_LTDC_Init+0x1b4>)
 8005f46:	400b      	ands	r3, r1
 8005f48:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4e:	041b      	lsls	r3, r3, #16
 8005f50:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	6951      	ldr	r1, [r2, #20]
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	4302      	orrs	r2, r0
 8005f64:	430a      	orrs	r2, r1
 8005f66:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f6e:	021b      	lsls	r3, r3, #8
 8005f70:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005f78:	041b      	lsls	r3, r3, #16
 8005f7a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005f86:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	6812      	ldr	r2, [r2, #0]
 8005f94:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005f96:	68b8      	ldr	r0, [r7, #8]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4302      	orrs	r2, r0
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005fa2:	4302      	orrs	r2, r0
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	6812      	ldr	r2, [r2, #0]
 8005fb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fb2:	f042 0204 	orr.w	r2, r2, #4
 8005fb6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6812      	ldr	r2, [r2, #0]
 8005fc0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fc2:	f042 0202 	orr.w	r2, r2, #2
 8005fc6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	6992      	ldr	r2, [r2, #24]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3710      	adds	r7, #16
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd80      	pop	{r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	f000f800 	.word	0xf000f800

08005ff8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b082      	sub	sp, #8
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006006:	f003 0304 	and.w	r3, r3, #4
 800600a:	2b00      	cmp	r3, #0
 800600c:	d025      	beq.n	800605a <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01e      	beq.n	800605a <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	6812      	ldr	r2, [r2, #0]
 8006024:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006026:	f022 0204 	bic.w	r2, r2, #4
 800602a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2204      	movs	r2, #4
 8006032:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800603a:	f043 0201 	orr.w	r2, r3, #1
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2204      	movs	r2, #4
 8006048:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 f87b 	bl	8006150 <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006060:	f003 0302 	and.w	r3, r3, #2
 8006064:	2b00      	cmp	r3, #0
 8006066:	d025      	beq.n	80060b4 <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	f003 0302 	and.w	r3, r3, #2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d01e      	beq.n	80060b4 <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6812      	ldr	r2, [r2, #0]
 800607e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006080:	f022 0202 	bic.w	r2, r2, #2
 8006084:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2202      	movs	r2, #2
 800608c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006094:	f043 0202 	orr.w	r2, r3, #2
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2204      	movs	r2, #4
 80060a2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f84e 	bl	8006150 <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d01d      	beq.n	80060fe <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d016      	beq.n	80060fe <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	687a      	ldr	r2, [r7, #4]
 80060d6:	6812      	ldr	r2, [r2, #0]
 80060d8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80060da:	f022 0201 	bic.w	r2, r2, #1
 80060de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	2201      	movs	r2, #1
 80060e6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f833 	bl	8006164 <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006104:	f003 0308 	and.w	r3, r3, #8
 8006108:	2b00      	cmp	r3, #0
 800610a:	d01d      	beq.n	8006148 <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b00      	cmp	r3, #0
 8006118:	d016      	beq.n	8006148 <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	6812      	ldr	r2, [r2, #0]
 8006122:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006124:	f022 0208 	bic.w	r2, r2, #8
 8006128:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2208      	movs	r2, #8
 8006130:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2201      	movs	r2, #1
 8006136:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f818 	bl	8006178 <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 8006148:	bf00      	nop
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800616c:	bf00      	nop
 800616e:	370c      	adds	r7, #12
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr

08006178 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006180:	bf00      	nop
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 800618c:	b5b0      	push	{r4, r5, r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d101      	bne.n	80061a6 <HAL_LTDC_ConfigLayer+0x1a>
 80061a2:	2302      	movs	r3, #2
 80061a4:	e02c      	b.n	8006200 <HAL_LTDC_ConfigLayer+0x74>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80061b6:	68fa      	ldr	r2, [r7, #12]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2134      	movs	r1, #52	; 0x34
 80061bc:	fb01 f303 	mul.w	r3, r1, r3
 80061c0:	4413      	add	r3, r2
 80061c2:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	4614      	mov	r4, r2
 80061ca:	461d      	mov	r5, r3
 80061cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80061d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 f811 	bl	8006208 <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	2201      	movs	r2, #1
 80061ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bdb0      	pop	{r4, r5, r7, pc}

08006208 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006208:	b480      	push	{r7}
 800620a:	b089      	sub	sp, #36	; 0x24
 800620c:	af00      	add	r7, sp, #0
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	60b9      	str	r1, [r7, #8]
 8006212:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8006214:	2300      	movs	r3, #0
 8006216:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 8006218:	2300      	movs	r3, #0
 800621a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 800621c:	2300      	movs	r3, #0
 800621e:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	685a      	ldr	r2, [r3, #4]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	0c1b      	lsrs	r3, r3, #16
 800622c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006230:	4413      	add	r3, r2
 8006232:	041b      	lsls	r3, r3, #16
 8006234:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	461a      	mov	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	01db      	lsls	r3, r3, #7
 8006240:	4413      	add	r3, r2
 8006242:	3384      	adds	r3, #132	; 0x84
 8006244:	461a      	mov	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4619      	mov	r1, r3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	01db      	lsls	r3, r3, #7
 8006250:	440b      	add	r3, r1
 8006252:	3384      	adds	r3, #132	; 0x84
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800625a:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	01db      	lsls	r3, r3, #7
 8006266:	4413      	add	r3, r2
 8006268:	3384      	adds	r3, #132	; 0x84
 800626a:	4619      	mov	r1, r3
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	0c1b      	lsrs	r3, r3, #16
 8006278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800627c:	4413      	add	r3, r2
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	4313      	orrs	r3, r2
 8006284:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006294:	4413      	add	r3, r2
 8006296:	041b      	lsls	r3, r3, #16
 8006298:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	461a      	mov	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	01db      	lsls	r3, r3, #7
 80062a4:	4413      	add	r3, r2
 80062a6:	3384      	adds	r3, #132	; 0x84
 80062a8:	461a      	mov	r2, r3
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4619      	mov	r1, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	01db      	lsls	r3, r3, #7
 80062b4:	440b      	add	r3, r1
 80062b6:	3384      	adds	r3, #132	; 0x84
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80062be:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	461a      	mov	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	01db      	lsls	r3, r3, #7
 80062ca:	4413      	add	r3, r2
 80062cc:	3384      	adds	r3, #132	; 0x84
 80062ce:	4619      	mov	r1, r3
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	689a      	ldr	r2, [r3, #8]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062de:	4413      	add	r3, r2
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	461a      	mov	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	01db      	lsls	r3, r3, #7
 80062f2:	4413      	add	r3, r2
 80062f4:	3384      	adds	r3, #132	; 0x84
 80062f6:	461a      	mov	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4619      	mov	r1, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	01db      	lsls	r3, r3, #7
 8006302:	440b      	add	r3, r1
 8006304:	3384      	adds	r3, #132	; 0x84
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f023 0307 	bic.w	r3, r3, #7
 800630c:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	461a      	mov	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	01db      	lsls	r3, r3, #7
 8006318:	4413      	add	r3, r2
 800631a:	3384      	adds	r3, #132	; 0x84
 800631c:	461a      	mov	r2, r3
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800632a:	021b      	lsls	r3, r3, #8
 800632c:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006334:	041b      	lsls	r3, r3, #16
 8006336:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	061b      	lsls	r3, r3, #24
 800633e:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	461a      	mov	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	01db      	lsls	r3, r3, #7
 800634a:	4413      	add	r3, r2
 800634c:	3384      	adds	r3, #132	; 0x84
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	461a      	mov	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	01db      	lsls	r3, r3, #7
 800635a:	4413      	add	r3, r2
 800635c:	3384      	adds	r3, #132	; 0x84
 800635e:	461a      	mov	r2, r3
 8006360:	2300      	movs	r3, #0
 8006362:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	461a      	mov	r2, r3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	01db      	lsls	r3, r3, #7
 800636e:	4413      	add	r3, r2
 8006370:	3384      	adds	r3, #132	; 0x84
 8006372:	4619      	mov	r1, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800637a:	461a      	mov	r2, r3
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	431a      	orrs	r2, r3
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	431a      	orrs	r2, r3
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	4313      	orrs	r3, r2
 8006388:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	461a      	mov	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	01db      	lsls	r3, r3, #7
 8006394:	4413      	add	r3, r2
 8006396:	3384      	adds	r3, #132	; 0x84
 8006398:	461a      	mov	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4619      	mov	r1, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	01db      	lsls	r3, r3, #7
 80063a4:	440b      	add	r3, r1
 80063a6:	3384      	adds	r3, #132	; 0x84
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80063ae:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	461a      	mov	r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	01db      	lsls	r3, r3, #7
 80063ba:	4413      	add	r3, r2
 80063bc:	3384      	adds	r3, #132	; 0x84
 80063be:	461a      	mov	r2, r3
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	461a      	mov	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	01db      	lsls	r3, r3, #7
 80063d0:	4413      	add	r3, r2
 80063d2:	3384      	adds	r3, #132	; 0x84
 80063d4:	4619      	mov	r1, r3
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	461a      	mov	r2, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	01db      	lsls	r3, r3, #7
 80063e0:	4413      	add	r3, r2
 80063e2:	3384      	adds	r3, #132	; 0x84
 80063e4:	69da      	ldr	r2, [r3, #28]
 80063e6:	4b5a      	ldr	r3, [pc, #360]	; (8006550 <LTDC_SetConfig+0x348>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	4413      	add	r3, r2
 80063f8:	3384      	adds	r3, #132	; 0x84
 80063fa:	4619      	mov	r1, r3
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	69da      	ldr	r2, [r3, #28]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	4313      	orrs	r3, r2
 8006406:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	461a      	mov	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	01db      	lsls	r3, r3, #7
 8006412:	4413      	add	r3, r2
 8006414:	3384      	adds	r3, #132	; 0x84
 8006416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	461a      	mov	r2, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	01db      	lsls	r3, r3, #7
 8006422:	4413      	add	r3, r2
 8006424:	3384      	adds	r3, #132	; 0x84
 8006426:	461a      	mov	r2, r3
 8006428:	2300      	movs	r3, #0
 800642a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	461a      	mov	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	01db      	lsls	r3, r3, #7
 8006436:	4413      	add	r3, r2
 8006438:	3384      	adds	r3, #132	; 0x84
 800643a:	461a      	mov	r2, r3
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006440:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d102      	bne.n	8006450 <LTDC_SetConfig+0x248>
  {
    tmp = 4;
 800644a:	2304      	movs	r3, #4
 800644c:	61fb      	str	r3, [r7, #28]
 800644e:	e01b      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b01      	cmp	r3, #1
 8006456:	d102      	bne.n	800645e <LTDC_SetConfig+0x256>
  {
    tmp = 3;
 8006458:	2303      	movs	r3, #3
 800645a:	61fb      	str	r3, [r7, #28]
 800645c:	e014      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	2b04      	cmp	r3, #4
 8006464:	d00b      	beq.n	800647e <LTDC_SetConfig+0x276>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800646a:	2b02      	cmp	r3, #2
 800646c:	d007      	beq.n	800647e <LTDC_SetConfig+0x276>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006472:	2b03      	cmp	r3, #3
 8006474:	d003      	beq.n	800647e <LTDC_SetConfig+0x276>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800647a:	2b07      	cmp	r3, #7
 800647c:	d102      	bne.n	8006484 <LTDC_SetConfig+0x27c>
  {
    tmp = 2;
 800647e:	2302      	movs	r3, #2
 8006480:	61fb      	str	r3, [r7, #28]
 8006482:	e001      	b.n	8006488 <LTDC_SetConfig+0x280>
  }
  else
  {
    tmp = 1;
 8006484:	2301      	movs	r3, #1
 8006486:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	01db      	lsls	r3, r3, #7
 8006492:	4413      	add	r3, r2
 8006494:	3384      	adds	r3, #132	; 0x84
 8006496:	461a      	mov	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4619      	mov	r1, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	01db      	lsls	r3, r3, #7
 80064a2:	440b      	add	r3, r1
 80064a4:	3384      	adds	r3, #132	; 0x84
 80064a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a8:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80064ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	461a      	mov	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	01db      	lsls	r3, r3, #7
 80064b8:	4413      	add	r3, r2
 80064ba:	3384      	adds	r3, #132	; 0x84
 80064bc:	4618      	mov	r0, r3
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c2:	69fa      	ldr	r2, [r7, #28]
 80064c4:	fb02 f303 	mul.w	r3, r2, r3
 80064c8:	041a      	lsls	r2, r3, #16
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	6859      	ldr	r1, [r3, #4]
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	1acb      	subs	r3, r1, r3
 80064d4:	69f9      	ldr	r1, [r7, #28]
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	3303      	adds	r3, #3
 80064dc:	4313      	orrs	r3, r2
 80064de:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	461a      	mov	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	01db      	lsls	r3, r3, #7
 80064ea:	4413      	add	r3, r2
 80064ec:	3384      	adds	r3, #132	; 0x84
 80064ee:	4619      	mov	r1, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	461a      	mov	r2, r3
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	01db      	lsls	r3, r3, #7
 80064fa:	4413      	add	r3, r2
 80064fc:	3384      	adds	r3, #132	; 0x84
 80064fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006500:	4b14      	ldr	r3, [pc, #80]	; (8006554 <LTDC_SetConfig+0x34c>)
 8006502:	4013      	ands	r3, r2
 8006504:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	461a      	mov	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	01db      	lsls	r3, r3, #7
 8006510:	4413      	add	r3, r2
 8006512:	3384      	adds	r3, #132	; 0x84
 8006514:	461a      	mov	r2, r3
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	461a      	mov	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	01db      	lsls	r3, r3, #7
 8006526:	4413      	add	r3, r2
 8006528:	3384      	adds	r3, #132	; 0x84
 800652a:	461a      	mov	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4619      	mov	r1, r3
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	01db      	lsls	r3, r3, #7
 8006536:	440b      	add	r3, r1
 8006538:	3384      	adds	r3, #132	; 0x84
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	6013      	str	r3, [r2, #0]
}
 8006542:	bf00      	nop
 8006544:	3724      	adds	r7, #36	; 0x24
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	4770      	bx	lr
 800654e:	bf00      	nop
 8006550:	fffff8f8 	.word	0xfffff8f8
 8006554:	fffff800 	.word	0xfffff800

08006558 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800656a:	2200      	movs	r2, #0
 800656c:	e001      	b.n	8006572 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800656e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	6a1b      	ldr	r3, [r3, #32]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d102      	bne.n	8006584 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 800657e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006582:	e000      	b.n	8006586 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8006584:	2200      	movs	r2, #0
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	69db      	ldr	r3, [r3, #28]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d102      	bne.n	8006598 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8006592:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006596:	e000      	b.n	800659a <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8006598:	2200      	movs	r2, #0
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a2:	1e5a      	subs	r2, r3, #1
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b0:	4413      	add	r3, r2
 80065b2:	1e5a      	subs	r2, r3, #1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c0:	441a      	add	r2, r3
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	4413      	add	r3, r2
 80065c8:	1e5a      	subs	r2, r3, #1
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d6:	441a      	add	r2, r3
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065dc:	441a      	add	r2, r3
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e2:	4413      	add	r3, r2
 80065e4:	1e5a      	subs	r2, r3, #1
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	e043      	b.n	8006696 <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d106      	bne.n	8006628 <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f00d ffb4 	bl	8014590 <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	3308      	adds	r3, #8
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	f004 f9f2 	bl	800aa1c <FMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6818      	ldr	r0, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	689b      	ldr	r3, [r3, #8]
 8006640:	461a      	mov	r2, r3
 8006642:	68b9      	ldr	r1, [r7, #8]
 8006644:	f004 fa8e 	bl	800ab64 <FMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6858      	ldr	r0, [r3, #4]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689a      	ldr	r2, [r3, #8]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	f004 fad7 	bl	800ac08 <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	6892      	ldr	r2, [r2, #8]
 8006662:	68f9      	ldr	r1, [r7, #12]
 8006664:	6809      	ldr	r1, [r1, #0]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	6880      	ldr	r0, [r0, #8]
 800666a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800666e:	f041 0101 	orr.w	r1, r1, #1
 8006672:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d103      	bne.n	8006686 <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 800667e:	4b08      	ldr	r3, [pc, #32]	; (80066a0 <HAL_NOR_Init+0xa8>)
 8006680:	2200      	movs	r2, #0
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	e002      	b.n	800668c <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 8006686:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <HAL_NOR_Init+0xa8>)
 8006688:	2201      	movs	r2, #1
 800668a:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  return HAL_OK;
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	200207cc 	.word	0x200207cc

080066a4 <HAL_NOR_DeInit>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b082      	sub	sp, #8
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_NOR_MspDeInit(hnor);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f00d ffbd 	bl	801462c <HAL_NOR_MspDeInit>
 
  /* Configure the NOR registers with their reset values */
  FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6859      	ldr	r1, [r3, #4]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	461a      	mov	r2, r3
 80066c0:	f004 fa1c 	bl	800aafc <FMC_NORSRAM_DeInit>
  
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_RESET;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Release Lock */
  __HAL_UNLOCK(hnor);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3708      	adds	r7, #8
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
	...

080066e0 <HAL_NOR_Read_ID>:
  *                the configuration information for NOR module.
  * @param  pNOR_ID  pointer to NOR ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d101      	bne.n	80066fc <HAL_NOR_Read_ID+0x1c>
 80066f8:	2302      	movs	r3, #2
 80066fa:	e08c      	b.n	8006816 <HAL_NOR_Read_ID+0x136>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b02      	cmp	r3, #2
 800670e:	d101      	bne.n	8006714 <HAL_NOR_Read_ID+0x34>
  {
     return HAL_BUSY;
 8006710:	2302      	movs	r3, #2
 8006712:	e080      	b.n	8006816 <HAL_NOR_Read_ID+0x136>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d103      	bne.n	8006724 <HAL_NOR_Read_ID+0x44>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 800671c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	e012      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	2b02      	cmp	r3, #2
 800672a:	d103      	bne.n	8006734 <HAL_NOR_Read_ID+0x54>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 800672c:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8006730:	60fb      	str	r3, [r7, #12]
 8006732:	e00a      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	2b04      	cmp	r3, #4
 800673a:	d103      	bne.n	8006744 <HAL_NOR_Read_ID+0x64>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 800673c:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8006740:	60fb      	str	r3, [r7, #12]
 8006742:	e002      	b.n	800674a <HAL_NOR_Read_ID+0x6a>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8006744:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8006748:	60fb      	str	r3, [r7, #12]
  }  
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2202      	movs	r2, #2
 800674e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send read ID command */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 8006752:	4b34      	ldr	r3, [pc, #208]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d103      	bne.n	8006762 <HAL_NOR_Read_ID+0x82>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006760:	e002      	b.n	8006768 <HAL_NOR_Read_ID+0x88>
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8006768:	22aa      	movs	r2, #170	; 0xaa
 800676a:	801a      	strh	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800676c:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 8006770:	4b2c      	ldr	r3, [pc, #176]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d103      	bne.n	8006780 <HAL_NOR_Read_ID+0xa0>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f203 5354 	addw	r3, r3, #1364	; 0x554
 800677e:	e002      	b.n	8006786 <HAL_NOR_Read_ID+0xa6>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006786:	2255      	movs	r2, #85	; 0x55
 8006788:	801a      	strh	r2, [r3, #0]
 800678a:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_AUTO_SELECT);
 800678e:	4b25      	ldr	r3, [pc, #148]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b01      	cmp	r3, #1
 8006794:	d103      	bne.n	800679e <HAL_NOR_Read_ID+0xbe>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 800679c:	e002      	b.n	80067a4 <HAL_NOR_Read_ID+0xc4>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f203 5355 	addw	r3, r3, #1365	; 0x555
 80067a4:	2290      	movs	r2, #144	; 0x90
 80067a6:	801a      	strh	r2, [r3, #0]
 80067a8:	f3bf 8f4f 	dsb	sy

  /* Read the NOR IDs */
  pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, MC_ADDRESS);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	881b      	ldrh	r3, [r3, #0]
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	801a      	strh	r2, [r3, #0]
  pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE1_ADDR);
 80067b6:	4b1b      	ldr	r3, [pc, #108]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d102      	bne.n	80067c4 <HAL_NOR_Read_ID+0xe4>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	3302      	adds	r3, #2
 80067c2:	e001      	b.n	80067c8 <HAL_NOR_Read_ID+0xe8>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	3301      	adds	r3, #1
 80067c8:	881b      	ldrh	r3, [r3, #0]
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	805a      	strh	r2, [r3, #2]
  pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE2_ADDR);
 80067d0:	4b14      	ldr	r3, [pc, #80]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d102      	bne.n	80067de <HAL_NOR_Read_ID+0xfe>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	331c      	adds	r3, #28
 80067dc:	e001      	b.n	80067e2 <HAL_NOR_Read_ID+0x102>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	330e      	adds	r3, #14
 80067e2:	881b      	ldrh	r3, [r3, #0]
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	809a      	strh	r2, [r3, #4]
  pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE3_ADDR);
 80067ea:	4b0e      	ldr	r3, [pc, #56]	; (8006824 <HAL_NOR_Read_ID+0x144>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d102      	bne.n	80067f8 <HAL_NOR_Read_ID+0x118>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	331e      	adds	r3, #30
 80067f6:	e001      	b.n	80067fc <HAL_NOR_Read_ID+0x11c>
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	330f      	adds	r3, #15
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	80da      	strh	r2, [r3, #6]
  
  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8006814:	2300      	movs	r3, #0
}
 8006816:	4618      	mov	r0, r3
 8006818:	3714      	adds	r7, #20
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	200207cc 	.word	0x200207cc

08006828 <HAL_NOR_ReturnToReadMode>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress = 0;  
 8006830:	2300      	movs	r3, #0
 8006832:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_NOR_ReturnToReadMode+0x1a>
 800683e:	2302      	movs	r3, #2
 8006840:	e034      	b.n	80068ac <HAL_NOR_ReturnToReadMode+0x84>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b02      	cmp	r3, #2
 8006854:	d101      	bne.n	800685a <HAL_NOR_ReturnToReadMode+0x32>
  {
     return HAL_BUSY;
 8006856:	2302      	movs	r3, #2
 8006858:	e028      	b.n	80068ac <HAL_NOR_ReturnToReadMode+0x84>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d103      	bne.n	800686a <HAL_NOR_ReturnToReadMode+0x42>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8006862:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	e012      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	2b02      	cmp	r3, #2
 8006870:	d103      	bne.n	800687a <HAL_NOR_ReturnToReadMode+0x52>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006872:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8006876:	60fb      	str	r3, [r7, #12]
 8006878:	e00a      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	2b04      	cmp	r3, #4
 8006880:	d103      	bne.n	800688a <HAL_NOR_ReturnToReadMode+0x62>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006882:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8006886:	60fb      	str	r3, [r7, #12]
 8006888:	e002      	b.n	8006890 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 800688a:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 800688e:	60fb      	str	r3, [r7, #12]
  }  
  
  NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	22f0      	movs	r2, #240	; 0xf0
 8006894:	801a      	strh	r2, [r3, #0]
 8006896:	f3bf 8f4f 	dsb	sy

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3714      	adds	r7, #20
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_NOR_Erase_Block>:
  * @param  BlockAddress  Block to erase address 
  * @param  Address Device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Erase_Block(NOR_HandleTypeDef *hnor, uint32_t BlockAddress, uint32_t Address)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t deviceaddress = 0;
 80068c4:	2300      	movs	r3, #0
 80068c6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hnor);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d101      	bne.n	80068d6 <HAL_NOR_Erase_Block+0x1e>
 80068d2:	2302      	movs	r3, #2
 80068d4:	e085      	b.n	80069e2 <HAL_NOR_Erase_Block+0x12a>
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d101      	bne.n	80068ee <HAL_NOR_Erase_Block+0x36>
  {
     return HAL_BUSY;
 80068ea:	2302      	movs	r3, #2
 80068ec:	e079      	b.n	80069e2 <HAL_NOR_Erase_Block+0x12a>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d103      	bne.n	80068fe <HAL_NOR_Erase_Block+0x46>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 80068f6:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80068fa:	617b      	str	r3, [r7, #20]
 80068fc:	e012      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d103      	bne.n	800690e <HAL_NOR_Erase_Block+0x56>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006906:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	e00a      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	2b04      	cmp	r3, #4
 8006914:	d103      	bne.n	800691e <HAL_NOR_Erase_Block+0x66>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006916:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 800691a:	617b      	str	r3, [r7, #20]
 800691c:	e002      	b.n	8006924 <HAL_NOR_Erase_Block+0x6c>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 800691e:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8006922:	617b      	str	r3, [r7, #20]
  }
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2202      	movs	r2, #2
 8006928:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send block erase command sequence */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 800692c:	4b30      	ldr	r3, [pc, #192]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d103      	bne.n	800693c <HAL_NOR_Erase_Block+0x84>
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 800693a:	e002      	b.n	8006942 <HAL_NOR_Erase_Block+0x8a>
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8006942:	22aa      	movs	r2, #170	; 0xaa
 8006944:	801a      	strh	r2, [r3, #0]
 8006946:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 800694a:	4b29      	ldr	r3, [pc, #164]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d103      	bne.n	800695a <HAL_NOR_Erase_Block+0xa2>
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f203 5354 	addw	r3, r3, #1364	; 0x554
 8006958:	e002      	b.n	8006960 <HAL_NOR_Erase_Block+0xa8>
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006960:	2255      	movs	r2, #85	; 0x55
 8006962:	801a      	strh	r2, [r3, #0]
 8006964:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_CHIP_BLOCK_ERASE_THIRD);
 8006968:	4b21      	ldr	r3, [pc, #132]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d103      	bne.n	8006978 <HAL_NOR_Erase_Block+0xc0>
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006976:	e002      	b.n	800697e <HAL_NOR_Erase_Block+0xc6>
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	f203 5355 	addw	r3, r3, #1365	; 0x555
 800697e:	2280      	movs	r2, #128	; 0x80
 8006980:	801a      	strh	r2, [r3, #0]
 8006982:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FOURTH), NOR_CMD_DATA_CHIP_BLOCK_ERASE_FOURTH);
 8006986:	4b1a      	ldr	r3, [pc, #104]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2b01      	cmp	r3, #1
 800698c:	d103      	bne.n	8006996 <HAL_NOR_Erase_Block+0xde>
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006994:	e002      	b.n	800699c <HAL_NOR_Erase_Block+0xe4>
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	f203 5355 	addw	r3, r3, #1365	; 0x555
 800699c:	22aa      	movs	r2, #170	; 0xaa
 800699e:	801a      	strh	r2, [r3, #0]
 80069a0:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIFTH), NOR_CMD_DATA_CHIP_BLOCK_ERASE_FIFTH);
 80069a4:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <HAL_NOR_Erase_Block+0x138>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d103      	bne.n	80069b4 <HAL_NOR_Erase_Block+0xfc>
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	f203 5354 	addw	r3, r3, #1364	; 0x554
 80069b2:	e002      	b.n	80069ba <HAL_NOR_Erase_Block+0x102>
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80069ba:	2255      	movs	r2, #85	; 0x55
 80069bc:	801a      	strh	r2, [r3, #0]
 80069be:	f3bf 8f4f 	dsb	sy
  NOR_WRITE((uint32_t)(BlockAddress + Address), NOR_CMD_DATA_BLOCK_ERASE);
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4413      	add	r3, r2
 80069c8:	2230      	movs	r2, #48	; 0x30
 80069ca:	801a      	strh	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy

  /* Check the NOR memory status and update the controller state */
  hnor->State = HAL_NOR_STATE_READY;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
  /* Process unlocked */
  __HAL_UNLOCK(hnor);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
 
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	200207cc 	.word	0x200207cc

080069f4 <HAL_NOR_GetStatus>:
  * @param  Timeout NOR programming Timeout
  * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
  *         or HAL_NOR_STATUS_TIMEOUT
  */
HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)
{ 
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b088      	sub	sp, #32
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]
  HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 8006a00:	2301      	movs	r3, #1
 8006a02:	77fb      	strb	r3, [r7, #31]
  uint16_t tmpSR1 = 0, tmpSR2 = 0;
 8006a04:	2300      	movs	r3, #0
 8006a06:	83bb      	strh	r3, [r7, #28]
 8006a08:	2300      	movs	r3, #0
 8006a0a:	837b      	strh	r3, [r7, #26]
  uint32_t tickstart = 0;
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	617b      	str	r3, [r7, #20]

  /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
  HAL_NOR_MspWait(hnor, Timeout);
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	68f8      	ldr	r0, [r7, #12]
 8006a14:	f011 fbe0 	bl	80181d8 <HAL_NOR_MspWait>
  
  /* Get the NOR memory operation status -------------------------------------*/
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8006a18:	f7fa fad4 	bl	8000fc4 <HAL_GetTick>
 8006a1c:	6178      	str	r0, [r7, #20]
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8006a1e:	e03e      	b.n	8006a9e <HAL_NOR_GetStatus+0xaa>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a26:	d00c      	beq.n	8006a42 <HAL_NOR_GetStatus+0x4e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d007      	beq.n	8006a3e <HAL_NOR_GetStatus+0x4a>
 8006a2e:	f7fa fac9 	bl	8000fc4 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	1ad2      	subs	r2, r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d901      	bls.n	8006a42 <HAL_NOR_GetStatus+0x4e>
      {
        status = HAL_NOR_STATUS_TIMEOUT; 
 8006a3e:	2303      	movs	r3, #3
 8006a40:	77fb      	strb	r3, [r7, #31]
      } 
    } 

    /* Read NOR status register (DQ6 and DQ5) */
    tmpSR1 = *(__IO uint16_t *)Address;
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	881b      	ldrh	r3, [r3, #0]
 8006a46:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006a4e:	8bba      	ldrh	r2, [r7, #28]
 8006a50:	8b7b      	ldrh	r3, [r7, #26]
 8006a52:	4053      	eors	r3, r2
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d101      	bne.n	8006a62 <HAL_NOR_GetStatus+0x6e>
    {
      return HAL_NOR_STATUS_SUCCESS ;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e024      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
    }
    
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8006a62:	8bbb      	ldrh	r3, [r7, #28]
 8006a64:	f003 0320 	and.w	r3, r3, #32
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <HAL_NOR_GetStatus+0x7c>
    {
      status = HAL_NOR_STATUS_ONGOING;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	77fb      	strb	r3, [r7, #31]
    }
    
    tmpSR1 = *(__IO uint16_t *)Address;
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	881b      	ldrh	r3, [r3, #0]
 8006a74:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	881b      	ldrh	r3, [r3, #0]
 8006a7a:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006a7c:	8bba      	ldrh	r2, [r7, #28]
 8006a7e:	8b7b      	ldrh	r3, [r7, #26]
 8006a80:	4053      	eors	r3, r2
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_NOR_GetStatus+0x9c>
    {
      return HAL_NOR_STATUS_SUCCESS;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e00d      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
    }
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8006a90:	8bbb      	ldrh	r3, [r7, #28]
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d001      	beq.n	8006a9e <HAL_NOR_GetStatus+0xaa>
    {
      return HAL_NOR_STATUS_ERROR;
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	e006      	b.n	8006aac <HAL_NOR_GetStatus+0xb8>
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8006a9e:	7ffb      	ldrb	r3, [r7, #31]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d002      	beq.n	8006aaa <HAL_NOR_GetStatus+0xb6>
 8006aa4:	7ffb      	ldrb	r3, [r7, #31]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d1ba      	bne.n	8006a20 <HAL_NOR_GetStatus+0x2c>
    } 
  }

  /* Return the operation status */
  return status;
 8006aaa:	7ffb      	ldrb	r3, [r7, #31]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3720      	adds	r7, #32
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b086      	sub	sp, #24
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8006abc:	2300      	movs	r3, #0
 8006abe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d101      	bne.n	8006aca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e25e      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 0301 	and.w	r3, r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f000 8087 	beq.w	8006be6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006ad8:	4b96      	ldr	r3, [pc, #600]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	f003 030c 	and.w	r3, r3, #12
 8006ae0:	2b04      	cmp	r3, #4
 8006ae2:	d00c      	beq.n	8006afe <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ae4:	4b93      	ldr	r3, [pc, #588]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	f003 030c 	and.w	r3, r3, #12
 8006aec:	2b08      	cmp	r3, #8
 8006aee:	d112      	bne.n	8006b16 <HAL_RCC_OscConfig+0x62>
 8006af0:	4b90      	ldr	r3, [pc, #576]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006af8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006afc:	d10b      	bne.n	8006b16 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006afe:	4b8d      	ldr	r3, [pc, #564]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d06c      	beq.n	8006be4 <HAL_RCC_OscConfig+0x130>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d168      	bne.n	8006be4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e238      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b1e:	d106      	bne.n	8006b2e <HAL_RCC_OscConfig+0x7a>
 8006b20:	4a84      	ldr	r2, [pc, #528]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b22:	4b84      	ldr	r3, [pc, #528]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b2a:	6013      	str	r3, [r2, #0]
 8006b2c:	e02e      	b.n	8006b8c <HAL_RCC_OscConfig+0xd8>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d10c      	bne.n	8006b50 <HAL_RCC_OscConfig+0x9c>
 8006b36:	4a7f      	ldr	r2, [pc, #508]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b38:	4b7e      	ldr	r3, [pc, #504]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b40:	6013      	str	r3, [r2, #0]
 8006b42:	4a7c      	ldr	r2, [pc, #496]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b44:	4b7b      	ldr	r3, [pc, #492]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b4c:	6013      	str	r3, [r2, #0]
 8006b4e:	e01d      	b.n	8006b8c <HAL_RCC_OscConfig+0xd8>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b58:	d10c      	bne.n	8006b74 <HAL_RCC_OscConfig+0xc0>
 8006b5a:	4a76      	ldr	r2, [pc, #472]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b5c:	4b75      	ldr	r3, [pc, #468]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b64:	6013      	str	r3, [r2, #0]
 8006b66:	4a73      	ldr	r2, [pc, #460]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b68:	4b72      	ldr	r3, [pc, #456]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b70:	6013      	str	r3, [r2, #0]
 8006b72:	e00b      	b.n	8006b8c <HAL_RCC_OscConfig+0xd8>
 8006b74:	4a6f      	ldr	r2, [pc, #444]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b76:	4b6f      	ldr	r3, [pc, #444]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	4a6c      	ldr	r2, [pc, #432]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b82:	4b6c      	ldr	r3, [pc, #432]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d013      	beq.n	8006bbc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b94:	f7fa fa16 	bl	8000fc4 <HAL_GetTick>
 8006b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b9c:	f7fa fa12 	bl	8000fc4 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b64      	cmp	r3, #100	; 0x64
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e1ec      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bae:	4b61      	ldr	r3, [pc, #388]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0f0      	beq.n	8006b9c <HAL_RCC_OscConfig+0xe8>
 8006bba:	e014      	b.n	8006be6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bbc:	f7fa fa02 	bl	8000fc4 <HAL_GetTick>
 8006bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bc2:	e008      	b.n	8006bd6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bc4:	f7fa f9fe 	bl	8000fc4 <HAL_GetTick>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	1ad3      	subs	r3, r2, r3
 8006bce:	2b64      	cmp	r3, #100	; 0x64
 8006bd0:	d901      	bls.n	8006bd6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006bd2:	2303      	movs	r3, #3
 8006bd4:	e1d8      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bd6:	4b57      	ldr	r3, [pc, #348]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1f0      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x110>
 8006be2:	e000      	b.n	8006be6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006be4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d069      	beq.n	8006cc6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006bf2:	4b50      	ldr	r3, [pc, #320]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 030c 	and.w	r3, r3, #12
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d00b      	beq.n	8006c16 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006bfe:	4b4d      	ldr	r3, [pc, #308]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 030c 	and.w	r3, r3, #12
 8006c06:	2b08      	cmp	r3, #8
 8006c08:	d11c      	bne.n	8006c44 <HAL_RCC_OscConfig+0x190>
 8006c0a:	4b4a      	ldr	r3, [pc, #296]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d116      	bne.n	8006c44 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c16:	4b47      	ldr	r3, [pc, #284]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f003 0302 	and.w	r3, r3, #2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d005      	beq.n	8006c2e <HAL_RCC_OscConfig+0x17a>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	2b01      	cmp	r3, #1
 8006c28:	d001      	beq.n	8006c2e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e1ac      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c2e:	4941      	ldr	r1, [pc, #260]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c30:	4b40      	ldr	r3, [pc, #256]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	00db      	lsls	r3, r3, #3
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c42:	e040      	b.n	8006cc6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68db      	ldr	r3, [r3, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d023      	beq.n	8006c94 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c4c:	4a39      	ldr	r2, [pc, #228]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c4e:	4b39      	ldr	r3, [pc, #228]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f043 0301 	orr.w	r3, r3, #1
 8006c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c58:	f7fa f9b4 	bl	8000fc4 <HAL_GetTick>
 8006c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c5e:	e008      	b.n	8006c72 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c60:	f7fa f9b0 	bl	8000fc4 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d901      	bls.n	8006c72 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006c6e:	2303      	movs	r3, #3
 8006c70:	e18a      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c72:	4b30      	ldr	r3, [pc, #192]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0302 	and.w	r3, r3, #2
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d0f0      	beq.n	8006c60 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c7e:	492d      	ldr	r1, [pc, #180]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c80:	4b2c      	ldr	r3, [pc, #176]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	00db      	lsls	r3, r3, #3
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	600b      	str	r3, [r1, #0]
 8006c92:	e018      	b.n	8006cc6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c94:	4a27      	ldr	r2, [pc, #156]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c96:	4b27      	ldr	r3, [pc, #156]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f023 0301 	bic.w	r3, r3, #1
 8006c9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca0:	f7fa f990 	bl	8000fc4 <HAL_GetTick>
 8006ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ca6:	e008      	b.n	8006cba <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ca8:	f7fa f98c 	bl	8000fc4 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e166      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cba:	4b1e      	ldr	r3, [pc, #120]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1f0      	bne.n	8006ca8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0308 	and.w	r3, r3, #8
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d038      	beq.n	8006d44 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d019      	beq.n	8006d0e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cda:	4a16      	ldr	r2, [pc, #88]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006cdc:	4b15      	ldr	r3, [pc, #84]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ce0:	f043 0301 	orr.w	r3, r3, #1
 8006ce4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce6:	f7fa f96d 	bl	8000fc4 <HAL_GetTick>
 8006cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cec:	e008      	b.n	8006d00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006cee:	f7fa f969 	bl	8000fc4 <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d901      	bls.n	8006d00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	e143      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d00:	4b0c      	ldr	r3, [pc, #48]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d04:	f003 0302 	and.w	r3, r3, #2
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d0f0      	beq.n	8006cee <HAL_RCC_OscConfig+0x23a>
 8006d0c:	e01a      	b.n	8006d44 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d0e:	4a09      	ldr	r2, [pc, #36]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006d10:	4b08      	ldr	r3, [pc, #32]	; (8006d34 <HAL_RCC_OscConfig+0x280>)
 8006d12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d14:	f023 0301 	bic.w	r3, r3, #1
 8006d18:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d1a:	f7fa f953 	bl	8000fc4 <HAL_GetTick>
 8006d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d20:	e00a      	b.n	8006d38 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d22:	f7fa f94f 	bl	8000fc4 <HAL_GetTick>
 8006d26:	4602      	mov	r2, r0
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d903      	bls.n	8006d38 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e129      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
 8006d34:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d38:	4b95      	ldr	r3, [pc, #596]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d3c:	f003 0302 	and.w	r3, r3, #2
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d1ee      	bne.n	8006d22 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0304 	and.w	r3, r3, #4
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 80a4 	beq.w	8006e9a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d52:	4b8f      	ldr	r3, [pc, #572]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10d      	bne.n	8006d7a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d5e:	4a8c      	ldr	r2, [pc, #560]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006d60:	4b8b      	ldr	r3, [pc, #556]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d68:	6413      	str	r3, [r2, #64]	; 0x40
 8006d6a:	4b89      	ldr	r3, [pc, #548]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006d76:	2301      	movs	r3, #1
 8006d78:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d7a:	4b86      	ldr	r3, [pc, #536]	; (8006f94 <HAL_RCC_OscConfig+0x4e0>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d118      	bne.n	8006db8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006d86:	4a83      	ldr	r2, [pc, #524]	; (8006f94 <HAL_RCC_OscConfig+0x4e0>)
 8006d88:	4b82      	ldr	r3, [pc, #520]	; (8006f94 <HAL_RCC_OscConfig+0x4e0>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d92:	f7fa f917 	bl	8000fc4 <HAL_GetTick>
 8006d96:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d98:	e008      	b.n	8006dac <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006d9a:	f7fa f913 	bl	8000fc4 <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b64      	cmp	r3, #100	; 0x64
 8006da6:	d901      	bls.n	8006dac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e0ed      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006dac:	4b79      	ldr	r3, [pc, #484]	; (8006f94 <HAL_RCC_OscConfig+0x4e0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d0f0      	beq.n	8006d9a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d106      	bne.n	8006dce <HAL_RCC_OscConfig+0x31a>
 8006dc0:	4a73      	ldr	r2, [pc, #460]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dc2:	4b73      	ldr	r3, [pc, #460]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dc6:	f043 0301 	orr.w	r3, r3, #1
 8006dca:	6713      	str	r3, [r2, #112]	; 0x70
 8006dcc:	e02d      	b.n	8006e2a <HAL_RCC_OscConfig+0x376>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d10c      	bne.n	8006df0 <HAL_RCC_OscConfig+0x33c>
 8006dd6:	4a6e      	ldr	r2, [pc, #440]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dd8:	4b6d      	ldr	r3, [pc, #436]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ddc:	f023 0301 	bic.w	r3, r3, #1
 8006de0:	6713      	str	r3, [r2, #112]	; 0x70
 8006de2:	4a6b      	ldr	r2, [pc, #428]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006de4:	4b6a      	ldr	r3, [pc, #424]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de8:	f023 0304 	bic.w	r3, r3, #4
 8006dec:	6713      	str	r3, [r2, #112]	; 0x70
 8006dee:	e01c      	b.n	8006e2a <HAL_RCC_OscConfig+0x376>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2b05      	cmp	r3, #5
 8006df6:	d10c      	bne.n	8006e12 <HAL_RCC_OscConfig+0x35e>
 8006df8:	4a65      	ldr	r2, [pc, #404]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dfa:	4b65      	ldr	r3, [pc, #404]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dfe:	f043 0304 	orr.w	r3, r3, #4
 8006e02:	6713      	str	r3, [r2, #112]	; 0x70
 8006e04:	4a62      	ldr	r2, [pc, #392]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e06:	4b62      	ldr	r3, [pc, #392]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e0a:	f043 0301 	orr.w	r3, r3, #1
 8006e0e:	6713      	str	r3, [r2, #112]	; 0x70
 8006e10:	e00b      	b.n	8006e2a <HAL_RCC_OscConfig+0x376>
 8006e12:	4a5f      	ldr	r2, [pc, #380]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e14:	4b5e      	ldr	r3, [pc, #376]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e18:	f023 0301 	bic.w	r3, r3, #1
 8006e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8006e1e:	4a5c      	ldr	r2, [pc, #368]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e20:	4b5b      	ldr	r3, [pc, #364]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e24:	f023 0304 	bic.w	r3, r3, #4
 8006e28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d015      	beq.n	8006e5e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e32:	f7fa f8c7 	bl	8000fc4 <HAL_GetTick>
 8006e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e38:	e00a      	b.n	8006e50 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e3a:	f7fa f8c3 	bl	8000fc4 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d901      	bls.n	8006e50 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e09b      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e50:	4b4f      	ldr	r3, [pc, #316]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0ee      	beq.n	8006e3a <HAL_RCC_OscConfig+0x386>
 8006e5c:	e014      	b.n	8006e88 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e5e:	f7fa f8b1 	bl	8000fc4 <HAL_GetTick>
 8006e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e64:	e00a      	b.n	8006e7c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e66:	f7fa f8ad 	bl	8000fc4 <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e085      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e7c:	4b44      	ldr	r3, [pc, #272]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1ee      	bne.n	8006e66 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e88:	7dfb      	ldrb	r3, [r7, #23]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d105      	bne.n	8006e9a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e8e:	4a40      	ldr	r2, [pc, #256]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e90:	4b3f      	ldr	r3, [pc, #252]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d071      	beq.n	8006f86 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006ea2:	4b3b      	ldr	r3, [pc, #236]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f003 030c 	and.w	r3, r3, #12
 8006eaa:	2b08      	cmp	r3, #8
 8006eac:	d069      	beq.n	8006f82 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	699b      	ldr	r3, [r3, #24]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d14b      	bne.n	8006f4e <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eb6:	4a36      	ldr	r2, [pc, #216]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006eb8:	4b35      	ldr	r3, [pc, #212]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ec2:	f7fa f87f 	bl	8000fc4 <HAL_GetTick>
 8006ec6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ec8:	e008      	b.n	8006edc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006eca:	f7fa f87b 	bl	8000fc4 <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d901      	bls.n	8006edc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e055      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006edc:	4b2c      	ldr	r3, [pc, #176]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d1f0      	bne.n	8006eca <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ee8:	4929      	ldr	r1, [pc, #164]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69da      	ldr	r2, [r3, #28]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	431a      	orrs	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef8:	019b      	lsls	r3, r3, #6
 8006efa:	431a      	orrs	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f00:	085b      	lsrs	r3, r3, #1
 8006f02:	3b01      	subs	r3, #1
 8006f04:	041b      	lsls	r3, r3, #16
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f0c:	061b      	lsls	r3, r3, #24
 8006f0e:	431a      	orrs	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f14:	071b      	lsls	r3, r3, #28
 8006f16:	4313      	orrs	r3, r2
 8006f18:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f1a:	4a1d      	ldr	r2, [pc, #116]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f1c:	4b1c      	ldr	r3, [pc, #112]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f26:	f7fa f84d 	bl	8000fc4 <HAL_GetTick>
 8006f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f2c:	e008      	b.n	8006f40 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f2e:	f7fa f849 	bl	8000fc4 <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	2b02      	cmp	r3, #2
 8006f3a:	d901      	bls.n	8006f40 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006f3c:	2303      	movs	r3, #3
 8006f3e:	e023      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f40:	4b13      	ldr	r3, [pc, #76]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0f0      	beq.n	8006f2e <HAL_RCC_OscConfig+0x47a>
 8006f4c:	e01b      	b.n	8006f86 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f4e:	4a10      	ldr	r2, [pc, #64]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f50:	4b0f      	ldr	r3, [pc, #60]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f5a:	f7fa f833 	bl	8000fc4 <HAL_GetTick>
 8006f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f60:	e008      	b.n	8006f74 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f62:	f7fa f82f 	bl	8000fc4 <HAL_GetTick>
 8006f66:	4602      	mov	r2, r0
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	2b02      	cmp	r3, #2
 8006f6e:	d901      	bls.n	8006f74 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006f70:	2303      	movs	r3, #3
 8006f72:	e009      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f74:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <HAL_RCC_OscConfig+0x4dc>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d1f0      	bne.n	8006f62 <HAL_RCC_OscConfig+0x4ae>
 8006f80:	e001      	b.n	8006f86 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e000      	b.n	8006f88 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3718      	adds	r7, #24
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	40023800 	.word	0x40023800
 8006f94:	40007000 	.word	0x40007000

08006f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d101      	bne.n	8006fb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e0ce      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fb0:	4b69      	ldr	r3, [pc, #420]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f003 020f 	and.w	r2, r3, #15
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d210      	bcs.n	8006fe0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fbe:	4966      	ldr	r1, [pc, #408]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 8006fc0:	4b65      	ldr	r3, [pc, #404]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f023 020f 	bic.w	r2, r3, #15
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fce:	4b62      	ldr	r3, [pc, #392]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 020f 	and.w	r2, r3, #15
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d001      	beq.n	8006fe0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0b6      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0302 	and.w	r3, r3, #2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d020      	beq.n	800702e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0304 	and.w	r3, r3, #4
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d005      	beq.n	8007004 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ff8:	4a58      	ldr	r2, [pc, #352]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8006ffa:	4b58      	ldr	r3, [pc, #352]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8006ffc:	689b      	ldr	r3, [r3, #8]
 8006ffe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007002:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b00      	cmp	r3, #0
 800700e:	d005      	beq.n	800701c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007010:	4a52      	ldr	r2, [pc, #328]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007012:	4b52      	ldr	r3, [pc, #328]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800701a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800701c:	494f      	ldr	r1, [pc, #316]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800701e:	4b4f      	ldr	r3, [pc, #316]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	4313      	orrs	r3, r2
 800702c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	2b00      	cmp	r3, #0
 8007038:	d040      	beq.n	80070bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d107      	bne.n	8007052 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007042:	4b46      	ldr	r3, [pc, #280]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d115      	bne.n	800707a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e07d      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	2b02      	cmp	r3, #2
 8007058:	d107      	bne.n	800706a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800705a:	4b40      	ldr	r3, [pc, #256]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d109      	bne.n	800707a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e071      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800706a:	4b3c      	ldr	r3, [pc, #240]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b00      	cmp	r3, #0
 8007074:	d101      	bne.n	800707a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e069      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800707a:	4938      	ldr	r1, [pc, #224]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800707c:	4b37      	ldr	r3, [pc, #220]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f023 0203 	bic.w	r2, r3, #3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	4313      	orrs	r3, r2
 800708a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800708c:	f7f9 ff9a 	bl	8000fc4 <HAL_GetTick>
 8007090:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007092:	e00a      	b.n	80070aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007094:	f7f9 ff96 	bl	8000fc4 <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	f241 3288 	movw	r2, #5000	; 0x1388
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e051      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070aa:	4b2c      	ldr	r3, [pc, #176]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	f003 020c 	and.w	r2, r3, #12
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d1eb      	bne.n	8007094 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070bc:	4b26      	ldr	r3, [pc, #152]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 020f 	and.w	r2, r3, #15
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d910      	bls.n	80070ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ca:	4923      	ldr	r1, [pc, #140]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 80070cc:	4b22      	ldr	r3, [pc, #136]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f023 020f 	bic.w	r2, r3, #15
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80070da:	4b1f      	ldr	r3, [pc, #124]	; (8007158 <HAL_RCC_ClockConfig+0x1c0>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f003 020f 	and.w	r2, r3, #15
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d001      	beq.n	80070ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e030      	b.n	800714e <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 0304 	and.w	r3, r3, #4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d008      	beq.n	800710a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070f8:	4918      	ldr	r1, [pc, #96]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 80070fa:	4b18      	ldr	r3, [pc, #96]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	4313      	orrs	r3, r2
 8007108:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	2b00      	cmp	r3, #0
 8007114:	d009      	beq.n	800712a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007116:	4911      	ldr	r1, [pc, #68]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007118:	4b10      	ldr	r3, [pc, #64]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	00db      	lsls	r3, r3, #3
 8007126:	4313      	orrs	r3, r2
 8007128:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800712a:	f000 f81d 	bl	8007168 <HAL_RCC_GetSysClockFreq>
 800712e:	4601      	mov	r1, r0
 8007130:	4b0a      	ldr	r3, [pc, #40]	; (800715c <HAL_RCC_ClockConfig+0x1c4>)
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	091b      	lsrs	r3, r3, #4
 8007136:	f003 030f 	and.w	r3, r3, #15
 800713a:	4a09      	ldr	r2, [pc, #36]	; (8007160 <HAL_RCC_ClockConfig+0x1c8>)
 800713c:	5cd3      	ldrb	r3, [r2, r3]
 800713e:	fa21 f303 	lsr.w	r3, r1, r3
 8007142:	4a08      	ldr	r2, [pc, #32]	; (8007164 <HAL_RCC_ClockConfig+0x1cc>)
 8007144:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8007146:	2000      	movs	r0, #0
 8007148:	f7f9 fef8 	bl	8000f3c <HAL_InitTick>

  return HAL_OK;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	40023c00 	.word	0x40023c00
 800715c:	40023800 	.word	0x40023800
 8007160:	08023a78 	.word	0x08023a78
 8007164:	2002013c 	.word	0x2002013c

08007168 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	b087      	sub	sp, #28
 800716e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007170:	2200      	movs	r2, #0
 8007172:	60fa      	str	r2, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	617a      	str	r2, [r7, #20]
 8007178:	2200      	movs	r2, #0
 800717a:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 800717c:	2200      	movs	r2, #0
 800717e:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007180:	4a51      	ldr	r2, [pc, #324]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007182:	6892      	ldr	r2, [r2, #8]
 8007184:	f002 020c 	and.w	r2, r2, #12
 8007188:	2a04      	cmp	r2, #4
 800718a:	d007      	beq.n	800719c <HAL_RCC_GetSysClockFreq+0x34>
 800718c:	2a08      	cmp	r2, #8
 800718e:	d008      	beq.n	80071a2 <HAL_RCC_GetSysClockFreq+0x3a>
 8007190:	2a00      	cmp	r2, #0
 8007192:	f040 8090 	bne.w	80072b6 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007196:	4b4d      	ldr	r3, [pc, #308]	; (80072cc <HAL_RCC_GetSysClockFreq+0x164>)
 8007198:	613b      	str	r3, [r7, #16]
       break;
 800719a:	e08f      	b.n	80072bc <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800719c:	4b4c      	ldr	r3, [pc, #304]	; (80072d0 <HAL_RCC_GetSysClockFreq+0x168>)
 800719e:	613b      	str	r3, [r7, #16]
      break;
 80071a0:	e08c      	b.n	80072bc <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071a2:	4a49      	ldr	r2, [pc, #292]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 80071a4:	6852      	ldr	r2, [r2, #4]
 80071a6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80071aa:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80071ac:	4a46      	ldr	r2, [pc, #280]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 80071ae:	6852      	ldr	r2, [r2, #4]
 80071b0:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	d023      	beq.n	8007200 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071b8:	4b43      	ldr	r3, [pc, #268]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	099b      	lsrs	r3, r3, #6
 80071be:	f04f 0400 	mov.w	r4, #0
 80071c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80071c6:	f04f 0200 	mov.w	r2, #0
 80071ca:	ea03 0301 	and.w	r3, r3, r1
 80071ce:	ea04 0402 	and.w	r4, r4, r2
 80071d2:	4a3f      	ldr	r2, [pc, #252]	; (80072d0 <HAL_RCC_GetSysClockFreq+0x168>)
 80071d4:	fb02 f104 	mul.w	r1, r2, r4
 80071d8:	2200      	movs	r2, #0
 80071da:	fb02 f203 	mul.w	r2, r2, r3
 80071de:	440a      	add	r2, r1
 80071e0:	493b      	ldr	r1, [pc, #236]	; (80072d0 <HAL_RCC_GetSysClockFreq+0x168>)
 80071e2:	fba3 0101 	umull	r0, r1, r3, r1
 80071e6:	1853      	adds	r3, r2, r1
 80071e8:	4619      	mov	r1, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f04f 0400 	mov.w	r4, #0
 80071f0:	461a      	mov	r2, r3
 80071f2:	4623      	mov	r3, r4
 80071f4:	f7f9 fd0c 	bl	8000c10 <__aeabi_uldivmod>
 80071f8:	4603      	mov	r3, r0
 80071fa:	460c      	mov	r4, r1
 80071fc:	617b      	str	r3, [r7, #20]
 80071fe:	e04c      	b.n	800729a <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007200:	4a31      	ldr	r2, [pc, #196]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 8007202:	6852      	ldr	r2, [r2, #4]
 8007204:	0992      	lsrs	r2, r2, #6
 8007206:	4611      	mov	r1, r2
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	f240 15ff 	movw	r5, #511	; 0x1ff
 8007210:	f04f 0600 	mov.w	r6, #0
 8007214:	ea05 0501 	and.w	r5, r5, r1
 8007218:	ea06 0602 	and.w	r6, r6, r2
 800721c:	4629      	mov	r1, r5
 800721e:	4632      	mov	r2, r6
 8007220:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8007224:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8007228:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 800722c:	4651      	mov	r1, sl
 800722e:	465a      	mov	r2, fp
 8007230:	46aa      	mov	sl, r5
 8007232:	46b3      	mov	fp, r6
 8007234:	4655      	mov	r5, sl
 8007236:	465e      	mov	r6, fp
 8007238:	1b4d      	subs	r5, r1, r5
 800723a:	eb62 0606 	sbc.w	r6, r2, r6
 800723e:	4629      	mov	r1, r5
 8007240:	4632      	mov	r2, r6
 8007242:	0194      	lsls	r4, r2, #6
 8007244:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007248:	018b      	lsls	r3, r1, #6
 800724a:	1a5b      	subs	r3, r3, r1
 800724c:	eb64 0402 	sbc.w	r4, r4, r2
 8007250:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8007254:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8007258:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 800725c:	4643      	mov	r3, r8
 800725e:	464c      	mov	r4, r9
 8007260:	4655      	mov	r5, sl
 8007262:	465e      	mov	r6, fp
 8007264:	18ed      	adds	r5, r5, r3
 8007266:	eb46 0604 	adc.w	r6, r6, r4
 800726a:	462b      	mov	r3, r5
 800726c:	4634      	mov	r4, r6
 800726e:	02a2      	lsls	r2, r4, #10
 8007270:	607a      	str	r2, [r7, #4]
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007278:	607a      	str	r2, [r7, #4]
 800727a:	029b      	lsls	r3, r3, #10
 800727c:	603b      	str	r3, [r7, #0]
 800727e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8007282:	4618      	mov	r0, r3
 8007284:	4621      	mov	r1, r4
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f04f 0400 	mov.w	r4, #0
 800728c:	461a      	mov	r2, r3
 800728e:	4623      	mov	r3, r4
 8007290:	f7f9 fcbe 	bl	8000c10 <__aeabi_uldivmod>
 8007294:	4603      	mov	r3, r0
 8007296:	460c      	mov	r4, r1
 8007298:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800729a:	4b0b      	ldr	r3, [pc, #44]	; (80072c8 <HAL_RCC_GetSysClockFreq+0x160>)
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	0c1b      	lsrs	r3, r3, #16
 80072a0:	f003 0303 	and.w	r3, r3, #3
 80072a4:	3301      	adds	r3, #1
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80072aa:	697a      	ldr	r2, [r7, #20]
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b2:	613b      	str	r3, [r7, #16]
      break;
 80072b4:	e002      	b.n	80072bc <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80072b6:	4b05      	ldr	r3, [pc, #20]	; (80072cc <HAL_RCC_GetSysClockFreq+0x164>)
 80072b8:	613b      	str	r3, [r7, #16]
      break;
 80072ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80072bc:	693b      	ldr	r3, [r7, #16]
}
 80072be:	4618      	mov	r0, r3
 80072c0:	371c      	adds	r7, #28
 80072c2:	46bd      	mov	sp, r7
 80072c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072c8:	40023800 	.word	0x40023800
 80072cc:	00f42400 	.word	0x00f42400
 80072d0:	017d7840 	.word	0x017d7840

080072d4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072d4:	b480      	push	{r7}
 80072d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072d8:	4b03      	ldr	r3, [pc, #12]	; (80072e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80072da:	681b      	ldr	r3, [r3, #0]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	2002013c 	.word	0x2002013c

080072ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80072f0:	f7ff fff0 	bl	80072d4 <HAL_RCC_GetHCLKFreq>
 80072f4:	4601      	mov	r1, r0
 80072f6:	4b05      	ldr	r3, [pc, #20]	; (800730c <HAL_RCC_GetPCLK1Freq+0x20>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0a9b      	lsrs	r3, r3, #10
 80072fc:	f003 0307 	and.w	r3, r3, #7
 8007300:	4a03      	ldr	r2, [pc, #12]	; (8007310 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007302:	5cd3      	ldrb	r3, [r2, r3]
 8007304:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007308:	4618      	mov	r0, r3
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40023800 	.word	0x40023800
 8007310:	08023a88 	.word	0x08023a88

08007314 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007318:	f7ff ffdc 	bl	80072d4 <HAL_RCC_GetHCLKFreq>
 800731c:	4601      	mov	r1, r0
 800731e:	4b05      	ldr	r3, [pc, #20]	; (8007334 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	0b5b      	lsrs	r3, r3, #13
 8007324:	f003 0307 	and.w	r3, r3, #7
 8007328:	4a03      	ldr	r2, [pc, #12]	; (8007338 <HAL_RCC_GetPCLK2Freq+0x24>)
 800732a:	5cd3      	ldrb	r3, [r2, r3]
 800732c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007330:	4618      	mov	r0, r3
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40023800 	.word	0x40023800
 8007338:	08023a88 	.word	0x08023a88

0800733c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b088      	sub	sp, #32
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007344:	2300      	movs	r3, #0
 8007346:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007348:	2300      	movs	r3, #0
 800734a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800734c:	2300      	movs	r3, #0
 800734e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007350:	2300      	movs	r3, #0
 8007352:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007354:	2300      	movs	r3, #0
 8007356:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0301 	and.w	r3, r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	d012      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007364:	4a69      	ldr	r2, [pc, #420]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007366:	4b69      	ldr	r3, [pc, #420]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800736e:	6093      	str	r3, [r2, #8]
 8007370:	4966      	ldr	r1, [pc, #408]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007372:	4b66      	ldr	r3, [pc, #408]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007374:	689a      	ldr	r2, [r3, #8]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800737a:	4313      	orrs	r3, r2
 800737c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007386:	2301      	movs	r3, #1
 8007388:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d017      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007396:	495d      	ldr	r1, [pc, #372]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007398:	4b5c      	ldr	r3, [pc, #368]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800739a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800739e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073b4:	d101      	bne.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80073b6:	2301      	movs	r3, #1
 80073b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80073c2:	2301      	movs	r3, #1
 80073c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d017      	beq.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80073d2:	494e      	ldr	r1, [pc, #312]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073d4:	4b4d      	ldr	r3, [pc, #308]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073e2:	4313      	orrs	r3, r2
 80073e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073f0:	d101      	bne.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80073f2:	2301      	movs	r3, #1
 80073f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d101      	bne.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80073fe:	2301      	movs	r3, #1
 8007400:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d001      	beq.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800740e:	2301      	movs	r3, #1
 8007410:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0320 	and.w	r3, r3, #32
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 808b 	beq.w	8007536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007420:	4a3a      	ldr	r2, [pc, #232]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007422:	4b3a      	ldr	r3, [pc, #232]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800742a:	6413      	str	r3, [r2, #64]	; 0x40
 800742c:	4b37      	ldr	r3, [pc, #220]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800742e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007434:	60bb      	str	r3, [r7, #8]
 8007436:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007438:	4a35      	ldr	r2, [pc, #212]	; (8007510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800743a:	4b35      	ldr	r3, [pc, #212]	; (8007510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007444:	f7f9 fdbe 	bl	8000fc4 <HAL_GetTick>
 8007448:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800744a:	e008      	b.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800744c:	f7f9 fdba 	bl	8000fc4 <HAL_GetTick>
 8007450:	4602      	mov	r2, r0
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	2b64      	cmp	r3, #100	; 0x64
 8007458:	d901      	bls.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e38d      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800745e:	4b2c      	ldr	r3, [pc, #176]	; (8007510 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007466:	2b00      	cmp	r3, #0
 8007468:	d0f0      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800746a:	4b28      	ldr	r3, [pc, #160]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800746c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800746e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007472:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d035      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800747e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	429a      	cmp	r2, r3
 8007486:	d02e      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007488:	4b20      	ldr	r3, [pc, #128]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800748a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007490:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007492:	4a1e      	ldr	r2, [pc, #120]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007494:	4b1d      	ldr	r3, [pc, #116]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800749c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800749e:	4a1b      	ldr	r2, [pc, #108]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074a0:	4b1a      	ldr	r3, [pc, #104]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80074aa:	4a18      	ldr	r2, [pc, #96]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80074b0:	4b16      	ldr	r3, [pc, #88]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d014      	beq.n	80074e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074bc:	f7f9 fd82 	bl	8000fc4 <HAL_GetTick>
 80074c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074c2:	e00a      	b.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074c4:	f7f9 fd7e 	bl	8000fc4 <HAL_GetTick>
 80074c8:	4602      	mov	r2, r0
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	1ad3      	subs	r3, r2, r3
 80074ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d901      	bls.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e34f      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074da:	4b0c      	ldr	r3, [pc, #48]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d0ee      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074f2:	d111      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80074f4:	4805      	ldr	r0, [pc, #20]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074f6:	4b05      	ldr	r3, [pc, #20]	; (800750c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007502:	4b04      	ldr	r3, [pc, #16]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007504:	400b      	ands	r3, r1
 8007506:	4313      	orrs	r3, r2
 8007508:	6083      	str	r3, [r0, #8]
 800750a:	e00b      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800750c:	40023800 	.word	0x40023800
 8007510:	40007000 	.word	0x40007000
 8007514:	0ffffcff 	.word	0x0ffffcff
 8007518:	4ab2      	ldr	r2, [pc, #712]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800751a:	4bb2      	ldr	r3, [pc, #712]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800751c:	689b      	ldr	r3, [r3, #8]
 800751e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007522:	6093      	str	r3, [r2, #8]
 8007524:	49af      	ldr	r1, [pc, #700]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007526:	4baf      	ldr	r3, [pc, #700]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007528:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007532:	4313      	orrs	r3, r2
 8007534:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0310 	and.w	r3, r3, #16
 800753e:	2b00      	cmp	r3, #0
 8007540:	d010      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007542:	4aa8      	ldr	r2, [pc, #672]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007544:	4ba7      	ldr	r3, [pc, #668]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007546:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800754a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800754e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007552:	49a4      	ldr	r1, [pc, #656]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007554:	4ba3      	ldr	r3, [pc, #652]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007556:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800755e:	4313      	orrs	r3, r2
 8007560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00a      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007570:	499c      	ldr	r1, [pc, #624]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007572:	4b9c      	ldr	r3, [pc, #624]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007578:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007580:	4313      	orrs	r3, r2
 8007582:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d00a      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007592:	4994      	ldr	r1, [pc, #592]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007594:	4b93      	ldr	r3, [pc, #588]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800759a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80075a2:	4313      	orrs	r3, r2
 80075a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00a      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80075b4:	498b      	ldr	r1, [pc, #556]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075b6:	4b8b      	ldr	r3, [pc, #556]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00a      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80075d6:	4983      	ldr	r1, [pc, #524]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075d8:	4b82      	ldr	r3, [pc, #520]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075e6:	4313      	orrs	r3, r2
 80075e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00a      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80075f8:	497a      	ldr	r1, [pc, #488]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075fa:	4b7a      	ldr	r3, [pc, #488]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80075fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007600:	f023 0203 	bic.w	r2, r3, #3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007608:	4313      	orrs	r3, r2
 800760a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800761a:	4972      	ldr	r1, [pc, #456]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800761c:	4b71      	ldr	r3, [pc, #452]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800761e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007622:	f023 020c 	bic.w	r2, r3, #12
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800762a:	4313      	orrs	r3, r2
 800762c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800763c:	4969      	ldr	r1, [pc, #420]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800763e:	4b69      	ldr	r3, [pc, #420]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007644:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800764c:	4313      	orrs	r3, r2
 800764e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00a      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800765e:	4961      	ldr	r1, [pc, #388]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007660:	4b60      	ldr	r3, [pc, #384]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007666:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800766e:	4313      	orrs	r3, r2
 8007670:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800767c:	2b00      	cmp	r3, #0
 800767e:	d00a      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007680:	4958      	ldr	r1, [pc, #352]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007682:	4b58      	ldr	r3, [pc, #352]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007688:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007690:	4313      	orrs	r3, r2
 8007692:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00a      	beq.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80076a2:	4950      	ldr	r1, [pc, #320]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076a4:	4b4f      	ldr	r3, [pc, #316]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076aa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076b2:	4313      	orrs	r3, r2
 80076b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00a      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80076c4:	4947      	ldr	r1, [pc, #284]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076c6:	4b47      	ldr	r3, [pc, #284]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076cc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076d4:	4313      	orrs	r3, r2
 80076d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d00a      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80076e6:	493f      	ldr	r1, [pc, #252]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076e8:	4b3e      	ldr	r3, [pc, #248]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80076ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076f6:	4313      	orrs	r3, r2
 80076f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00a      	beq.n	800771e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007708:	4936      	ldr	r1, [pc, #216]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800770a:	4b36      	ldr	r3, [pc, #216]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800770c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007710:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007718:	4313      	orrs	r3, r2
 800771a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d011      	beq.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800772a:	492e      	ldr	r1, [pc, #184]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800772c:	4b2d      	ldr	r3, [pc, #180]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800772e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007732:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800773a:	4313      	orrs	r3, r2
 800773c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007744:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007748:	d101      	bne.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800774a:	2301      	movs	r3, #1
 800774c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0308 	and.w	r3, r3, #8
 8007756:	2b00      	cmp	r3, #0
 8007758:	d001      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800775a:	2301      	movs	r3, #1
 800775c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007766:	2b00      	cmp	r3, #0
 8007768:	d00a      	beq.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800776a:	491e      	ldr	r1, [pc, #120]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800776c:	4b1d      	ldr	r3, [pc, #116]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800776e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007772:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800777a:	4313      	orrs	r3, r2
 800777c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d00b      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800778c:	4915      	ldr	r1, [pc, #84]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800778e:	4b15      	ldr	r3, [pc, #84]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007794:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800779e:	4313      	orrs	r3, r2
 80077a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00b      	beq.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80077b0:	490c      	ldr	r1, [pc, #48]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80077b2:	4b0c      	ldr	r3, [pc, #48]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80077b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077b8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077c2:	4313      	orrs	r3, r2
 80077c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00e      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80077d4:	4903      	ldr	r1, [pc, #12]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80077d6:	4b03      	ldr	r3, [pc, #12]	; (80077e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80077d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077dc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	e001      	b.n	80077e8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 80077e4:	40023800 	.word	0x40023800
 80077e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ec:	4313      	orrs	r3, r2
 80077ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d00b      	beq.n	8007816 <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80077fe:	4981      	ldr	r1, [pc, #516]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007800:	4b80      	ldr	r3, [pc, #512]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007802:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007806:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007810:	4313      	orrs	r3, r2
 8007812:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	2b01      	cmp	r3, #1
 800781a:	d005      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007824:	f040 80d6 	bne.w	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007828:	4a76      	ldr	r2, [pc, #472]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800782a:	4b76      	ldr	r3, [pc, #472]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007832:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007834:	f7f9 fbc6 	bl	8000fc4 <HAL_GetTick>
 8007838:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800783a:	e008      	b.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800783c:	f7f9 fbc2 	bl	8000fc4 <HAL_GetTick>
 8007840:	4602      	mov	r2, r0
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	1ad3      	subs	r3, r2, r3
 8007846:	2b64      	cmp	r3, #100	; 0x64
 8007848:	d901      	bls.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	e195      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800784e:	4b6d      	ldr	r3, [pc, #436]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d1f0      	bne.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	2b00      	cmp	r3, #0
 8007864:	d021      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800786a:	2b00      	cmp	r3, #0
 800786c:	d11d      	bne.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800786e:	4b65      	ldr	r3, [pc, #404]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007870:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007874:	0c1b      	lsrs	r3, r3, #16
 8007876:	f003 0303 	and.w	r3, r3, #3
 800787a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800787c:	4b61      	ldr	r3, [pc, #388]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800787e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007882:	0e1b      	lsrs	r3, r3, #24
 8007884:	f003 030f 	and.w	r3, r3, #15
 8007888:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800788a:	495e      	ldr	r1, [pc, #376]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	019a      	lsls	r2, r3, #6
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	041b      	lsls	r3, r3, #16
 8007896:	431a      	orrs	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	061b      	lsls	r3, r3, #24
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	689b      	ldr	r3, [r3, #8]
 80078a2:	071b      	lsls	r3, r3, #28
 80078a4:	4313      	orrs	r3, r2
 80078a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d004      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078be:	d00a      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d02e      	beq.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80078d4:	d129      	bne.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80078d6:	4b4b      	ldr	r3, [pc, #300]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80078d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078dc:	0c1b      	lsrs	r3, r3, #16
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80078e4:	4b47      	ldr	r3, [pc, #284]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80078e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078ea:	0f1b      	lsrs	r3, r3, #28
 80078ec:	f003 0307 	and.w	r3, r3, #7
 80078f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80078f2:	4944      	ldr	r1, [pc, #272]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	019a      	lsls	r2, r3, #6
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	041b      	lsls	r3, r3, #16
 80078fe:	431a      	orrs	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	061b      	lsls	r3, r3, #24
 8007906:	431a      	orrs	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	071b      	lsls	r3, r3, #28
 800790c:	4313      	orrs	r3, r2
 800790e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007912:	493c      	ldr	r1, [pc, #240]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007914:	4b3b      	ldr	r3, [pc, #236]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007916:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800791a:	f023 021f 	bic.w	r2, r3, #31
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007922:	3b01      	subs	r3, #1
 8007924:	4313      	orrs	r3, r2
 8007926:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007932:	2b00      	cmp	r3, #0
 8007934:	d01d      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007936:	4b33      	ldr	r3, [pc, #204]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007938:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800793c:	0e1b      	lsrs	r3, r3, #24
 800793e:	f003 030f 	and.w	r3, r3, #15
 8007942:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007944:	4b2f      	ldr	r3, [pc, #188]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007946:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800794a:	0f1b      	lsrs	r3, r3, #28
 800794c:	f003 0307 	and.w	r3, r3, #7
 8007950:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007952:	492c      	ldr	r1, [pc, #176]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	019a      	lsls	r2, r3, #6
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	041b      	lsls	r3, r3, #16
 8007960:	431a      	orrs	r2, r3
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	061b      	lsls	r3, r3, #24
 8007966:	431a      	orrs	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	071b      	lsls	r3, r3, #28
 800796c:	4313      	orrs	r3, r2
 800796e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800797a:	2b00      	cmp	r3, #0
 800797c:	d011      	beq.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800797e:	4921      	ldr	r1, [pc, #132]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	019a      	lsls	r2, r3, #6
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	691b      	ldr	r3, [r3, #16]
 800798a:	041b      	lsls	r3, r3, #16
 800798c:	431a      	orrs	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	061b      	lsls	r3, r3, #24
 8007994:	431a      	orrs	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	071b      	lsls	r3, r3, #28
 800799c:	4313      	orrs	r3, r2
 800799e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80079a2:	4a18      	ldr	r2, [pc, #96]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80079a4:	4b17      	ldr	r3, [pc, #92]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80079ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079ae:	f7f9 fb09 	bl	8000fc4 <HAL_GetTick>
 80079b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079b4:	e008      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80079b6:	f7f9 fb05 	bl	8000fc4 <HAL_GetTick>
 80079ba:	4602      	mov	r2, r0
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	1ad3      	subs	r3, r2, r3
 80079c0:	2b64      	cmp	r3, #100	; 0x64
 80079c2:	d901      	bls.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e0d8      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80079c8:	4b0e      	ldr	r3, [pc, #56]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0f0      	beq.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	f040 80ce 	bne.w	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80079dc:	4a09      	ldr	r2, [pc, #36]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80079de:	4b09      	ldr	r3, [pc, #36]	; (8007a04 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079e8:	f7f9 faec 	bl	8000fc4 <HAL_GetTick>
 80079ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80079ee:	e00b      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80079f0:	f7f9 fae8 	bl	8000fc4 <HAL_GetTick>
 80079f4:	4602      	mov	r2, r0
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	2b64      	cmp	r3, #100	; 0x64
 80079fc:	d904      	bls.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e0bb      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007a02:	bf00      	nop
 8007a04:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007a08:	4b5e      	ldr	r3, [pc, #376]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a14:	d0ec      	beq.n	80079f0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d009      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d02e      	beq.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d12a      	bne.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007a3e:	4b51      	ldr	r3, [pc, #324]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a44:	0c1b      	lsrs	r3, r3, #16
 8007a46:	f003 0303 	and.w	r3, r3, #3
 8007a4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007a4c:	4b4d      	ldr	r3, [pc, #308]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a52:	0f1b      	lsrs	r3, r3, #28
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007a5a:	494a      	ldr	r1, [pc, #296]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	695b      	ldr	r3, [r3, #20]
 8007a60:	019a      	lsls	r2, r3, #6
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	041b      	lsls	r3, r3, #16
 8007a66:	431a      	orrs	r2, r3
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	699b      	ldr	r3, [r3, #24]
 8007a6c:	061b      	lsls	r3, r3, #24
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	071b      	lsls	r3, r3, #28
 8007a74:	4313      	orrs	r3, r2
 8007a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007a7a:	4942      	ldr	r1, [pc, #264]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a7c:	4b41      	ldr	r3, [pc, #260]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a82:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	021b      	lsls	r3, r3, #8
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d022      	beq.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007aa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007aa8:	d11d      	bne.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007aaa:	4b36      	ldr	r3, [pc, #216]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ab0:	0e1b      	lsrs	r3, r3, #24
 8007ab2:	f003 030f 	and.w	r3, r3, #15
 8007ab6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ab8:	4b32      	ldr	r3, [pc, #200]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007abe:	0f1b      	lsrs	r3, r3, #28
 8007ac0:	f003 0307 	and.w	r3, r3, #7
 8007ac4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007ac6:	492f      	ldr	r1, [pc, #188]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	695b      	ldr	r3, [r3, #20]
 8007acc:	019a      	lsls	r2, r3, #6
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a1b      	ldr	r3, [r3, #32]
 8007ad2:	041b      	lsls	r3, r3, #16
 8007ad4:	431a      	orrs	r2, r3
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	061b      	lsls	r3, r3, #24
 8007ada:	431a      	orrs	r2, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	071b      	lsls	r3, r3, #28
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0308 	and.w	r3, r3, #8
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d028      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007af2:	4b24      	ldr	r3, [pc, #144]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007af8:	0e1b      	lsrs	r3, r3, #24
 8007afa:	f003 030f 	and.w	r3, r3, #15
 8007afe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007b00:	4b20      	ldr	r3, [pc, #128]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b06:	0c1b      	lsrs	r3, r3, #16
 8007b08:	f003 0303 	and.w	r3, r3, #3
 8007b0c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007b0e:	491d      	ldr	r1, [pc, #116]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	019a      	lsls	r2, r3, #6
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	041b      	lsls	r3, r3, #16
 8007b1a:	431a      	orrs	r2, r3
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	061b      	lsls	r3, r3, #24
 8007b20:	431a      	orrs	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69db      	ldr	r3, [r3, #28]
 8007b26:	071b      	lsls	r3, r3, #28
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007b2e:	4915      	ldr	r1, [pc, #84]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b30:	4b14      	ldr	r3, [pc, #80]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007b44:	4a0f      	ldr	r2, [pc, #60]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b46:	4b0f      	ldr	r3, [pc, #60]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b50:	f7f9 fa38 	bl	8000fc4 <HAL_GetTick>
 8007b54:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007b56:	e008      	b.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007b58:	f7f9 fa34 	bl	8000fc4 <HAL_GetTick>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	2b64      	cmp	r3, #100	; 0x64
 8007b64:	d901      	bls.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b66:	2303      	movs	r3, #3
 8007b68:	e007      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007b6a:	4b06      	ldr	r3, [pc, #24]	; (8007b84 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b76:	d1ef      	bne.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3720      	adds	r7, #32
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
 8007b82:	bf00      	nop
 8007b84:	40023800 	.word	0x40023800

08007b88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e082      	b.n	8007ca0 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d106      	bne.n	8007bba <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f00c ffdf 	bl	8014b78 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2202      	movs	r2, #2
 8007bbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	6812      	ldr	r2, [r2, #0]
 8007bcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bda:	d902      	bls.n	8007be2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	60fb      	str	r3, [r7, #12]
 8007be0:	e002      	b.n	8007be8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007be2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007be6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007bf0:	d007      	beq.n	8007c02 <HAL_SPI_Init+0x7a>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007bfa:	d002      	beq.n	8007c02 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10b      	bne.n	8007c22 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007c12:	d903      	bls.n	8007c1c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2202      	movs	r2, #2
 8007c18:	631a      	str	r2, [r3, #48]	; 0x30
 8007c1a:	e002      	b.n	8007c22 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6851      	ldr	r1, [r2, #4]
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	6892      	ldr	r2, [r2, #8]
 8007c2e:	4311      	orrs	r1, r2
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	6912      	ldr	r2, [r2, #16]
 8007c34:	4311      	orrs	r1, r2
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6952      	ldr	r2, [r2, #20]
 8007c3a:	4311      	orrs	r1, r2
 8007c3c:	687a      	ldr	r2, [r7, #4]
 8007c3e:	6992      	ldr	r2, [r2, #24]
 8007c40:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8007c44:	4311      	orrs	r1, r2
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	69d2      	ldr	r2, [r2, #28]
 8007c4a:	4311      	orrs	r1, r2
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	6a12      	ldr	r2, [r2, #32]
 8007c50:	4311      	orrs	r1, r2
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007c56:	430a      	orrs	r2, r1
 8007c58:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	6992      	ldr	r2, [r2, #24]
 8007c62:	0c12      	lsrs	r2, r2, #16
 8007c64:	f002 0104 	and.w	r1, r2, #4
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007c6c:	4311      	orrs	r1, r2
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007c72:	4311      	orrs	r1, r2
 8007c74:	687a      	ldr	r2, [r7, #4]
 8007c76:	68d2      	ldr	r2, [r2, #12]
 8007c78:	4311      	orrs	r1, r2
 8007c7a:	68fa      	ldr	r2, [r7, #12]
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	6812      	ldr	r2, [r2, #0]
 8007c88:	69d2      	ldr	r2, [r2, #28]
 8007c8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2201      	movs	r2, #1
 8007c9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b088      	sub	sp, #32
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	603b      	str	r3, [r7, #0]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8007cb8:	2300      	movs	r3, #0
 8007cba:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d101      	bne.n	8007cce <HAL_SPI_Transmit+0x26>
 8007cca:	2302      	movs	r3, #2
 8007ccc:	e0f7      	b.n	8007ebe <HAL_SPI_Transmit+0x216>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cd6:	f7f9 f975 	bl	8000fc4 <HAL_GetTick>
 8007cda:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d002      	beq.n	8007cee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007ce8:	2302      	movs	r3, #2
 8007cea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007cec:	e0de      	b.n	8007eac <HAL_SPI_Transmit+0x204>
  }

  if ((pData == NULL) || (Size == 0U))
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <HAL_SPI_Transmit+0x52>
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d102      	bne.n	8007d00 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007cfe:	e0d5      	b.n	8007eac <HAL_SPI_Transmit+0x204>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2203      	movs	r2, #3
 8007d04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	88fa      	ldrh	r2, [r7, #6]
 8007d18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	88fa      	ldrh	r2, [r7, #6]
 8007d1e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d4a:	d107      	bne.n	8007d5c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	6812      	ldr	r2, [r2, #0]
 8007d54:	6812      	ldr	r2, [r2, #0]
 8007d56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007d5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d66:	2b40      	cmp	r3, #64	; 0x40
 8007d68:	d007      	beq.n	8007d7a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	6812      	ldr	r2, [r2, #0]
 8007d72:	6812      	ldr	r2, [r2, #0]
 8007d74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d82:	d96e      	bls.n	8007e62 <HAL_SPI_Transmit+0x1ba>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007d84:	e028      	b.n	8007dd8 <HAL_SPI_Transmit+0x130>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	689b      	ldr	r3, [r3, #8]
 8007d8c:	f003 0302 	and.w	r3, r3, #2
 8007d90:	2b02      	cmp	r3, #2
 8007d92:	d10f      	bne.n	8007db4 <HAL_SPI_Transmit+0x10c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	8812      	ldrh	r2, [r2, #0]
 8007d9c:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	3302      	adds	r3, #2
 8007da2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	3b01      	subs	r3, #1
 8007dac:	b29a      	uxth	r2, r3
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007db2:	e011      	b.n	8007dd8 <HAL_SPI_Transmit+0x130>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d00b      	beq.n	8007dd2 <HAL_SPI_Transmit+0x12a>
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc0:	d00a      	beq.n	8007dd8 <HAL_SPI_Transmit+0x130>
 8007dc2:	f7f9 f8ff 	bl	8000fc4 <HAL_GetTick>
 8007dc6:	4602      	mov	r2, r0
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	1ad2      	subs	r2, r2, r3
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d302      	bcc.n	8007dd8 <HAL_SPI_Transmit+0x130>
        {
          errorcode = HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007dd6:	e069      	b.n	8007eac <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1d1      	bne.n	8007d86 <HAL_SPI_Transmit+0xde>
 8007de2:	e043      	b.n	8007e6c <HAL_SPI_Transmit+0x1c4>
  else
  {
    while (hspi->TxXferCount > 0U)
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f003 0302 	and.w	r3, r3, #2
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d125      	bne.n	8007e3e <HAL_SPI_Transmit+0x196>
      {
        if (hspi->TxXferCount > 1U)
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d90f      	bls.n	8007e1c <HAL_SPI_Transmit+0x174>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	8812      	ldrh	r2, [r2, #0]
 8007e04:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	3302      	adds	r3, #2
 8007e0a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	3b02      	subs	r3, #2
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e1a:	e022      	b.n	8007e62 <HAL_SPI_Transmit+0x1ba>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f103 020c 	add.w	r2, r3, #12
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	1c59      	adds	r1, r3, #1
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	3b01      	subs	r3, #1
 8007e36:	b29a      	uxth	r2, r3
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007e3c:	e011      	b.n	8007e62 <HAL_SPI_Transmit+0x1ba>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00b      	beq.n	8007e5c <HAL_SPI_Transmit+0x1b4>
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e4a:	d00a      	beq.n	8007e62 <HAL_SPI_Transmit+0x1ba>
 8007e4c:	f7f9 f8ba 	bl	8000fc4 <HAL_GetTick>
 8007e50:	4602      	mov	r2, r0
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	1ad2      	subs	r2, r2, r3
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d302      	bcc.n	8007e62 <HAL_SPI_Transmit+0x1ba>
        {
          errorcode = HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007e60:	e024      	b.n	8007eac <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d1bb      	bne.n	8007de4 <HAL_SPI_Transmit+0x13c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e6c:	69ba      	ldr	r2, [r7, #24]
 8007e6e:	6839      	ldr	r1, [r7, #0]
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f000 fc5f 	bl	8008734 <SPI_EndRxTxTransaction>
 8007e76:	4603      	mov	r3, r0
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d002      	beq.n	8007e82 <HAL_SPI_Transmit+0x1da>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2220      	movs	r2, #32
 8007e80:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	689b      	ldr	r3, [r3, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10a      	bne.n	8007ea0 <HAL_SPI_Transmit+0x1f8>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	617b      	str	r3, [r7, #20]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	617b      	str	r3, [r7, #20]
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	617b      	str	r3, [r7, #20]
 8007e9e:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d001      	beq.n	8007eac <HAL_SPI_Transmit+0x204>
  {
    errorcode = HAL_ERROR;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007ebc:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3720      	adds	r7, #32
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}

08007ec6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b088      	sub	sp, #32
 8007eca:	af02      	add	r7, sp, #8
 8007ecc:	60f8      	str	r0, [r7, #12]
 8007ece:	60b9      	str	r1, [r7, #8]
 8007ed0:	603b      	str	r3, [r7, #0]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007eda:	2300      	movs	r3, #0
 8007edc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ee6:	d112      	bne.n	8007f0e <HAL_SPI_Receive+0x48>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10e      	bne.n	8007f0e <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2204      	movs	r2, #4
 8007ef4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007ef8:	88fa      	ldrh	r2, [r7, #6]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	4613      	mov	r3, r2
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	68b9      	ldr	r1, [r7, #8]
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f000 f8ff 	bl	8008108 <HAL_SPI_TransmitReceive>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	e0f8      	b.n	8008100 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d101      	bne.n	8007f1c <HAL_SPI_Receive+0x56>
 8007f18:	2302      	movs	r3, #2
 8007f1a:	e0f1      	b.n	8008100 <HAL_SPI_Receive+0x23a>
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f24:	f7f9 f84e 	bl	8000fc4 <HAL_GetTick>
 8007f28:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d002      	beq.n	8007f3c <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8007f36:	2302      	movs	r3, #2
 8007f38:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007f3a:	e0d8      	b.n	80080ee <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d002      	beq.n	8007f48 <HAL_SPI_Receive+0x82>
 8007f42:	88fb      	ldrh	r3, [r7, #6]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d102      	bne.n	8007f4e <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007f4c:	e0cf      	b.n	80080ee <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2204      	movs	r2, #4
 8007f52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	68ba      	ldr	r2, [r7, #8]
 8007f60:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	88fa      	ldrh	r2, [r7, #6]
 8007f66:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	88fa      	ldrh	r2, [r7, #6]
 8007f6e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f98:	d908      	bls.n	8007fac <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68fa      	ldr	r2, [r7, #12]
 8007fa0:	6812      	ldr	r2, [r2, #0]
 8007fa2:	6852      	ldr	r2, [r2, #4]
 8007fa4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007fa8:	605a      	str	r2, [r3, #4]
 8007faa:	e007      	b.n	8007fbc <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	68fa      	ldr	r2, [r7, #12]
 8007fb2:	6812      	ldr	r2, [r2, #0]
 8007fb4:	6852      	ldr	r2, [r2, #4]
 8007fb6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007fba:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fc4:	d107      	bne.n	8007fd6 <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	68fa      	ldr	r2, [r7, #12]
 8007fcc:	6812      	ldr	r2, [r2, #0]
 8007fce:	6812      	ldr	r2, [r2, #0]
 8007fd0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007fd4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fe0:	2b40      	cmp	r3, #64	; 0x40
 8007fe2:	d007      	beq.n	8007ff4 <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	6812      	ldr	r2, [r2, #0]
 8007fec:	6812      	ldr	r2, [r2, #0]
 8007fee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ff2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ffc:	d860      	bhi.n	80080c0 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007ffe:	e02c      	b.n	800805a <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	f003 0301 	and.w	r3, r3, #1
 800800a:	2b01      	cmp	r3, #1
 800800c:	d113      	bne.n	8008036 <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (*pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	330c      	adds	r3, #12
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	b2da      	uxtb	r2, r3
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	3301      	adds	r3, #1
 8008020:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008028:	b29b      	uxth	r3, r3
 800802a:	3b01      	subs	r3, #1
 800802c:	b29a      	uxth	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008034:	e011      	b.n	800805a <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d00b      	beq.n	8008054 <HAL_SPI_Receive+0x18e>
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008042:	d00a      	beq.n	800805a <HAL_SPI_Receive+0x194>
 8008044:	f7f8 ffbe 	bl	8000fc4 <HAL_GetTick>
 8008048:	4602      	mov	r2, r0
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	1ad2      	subs	r2, r2, r3
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	429a      	cmp	r2, r3
 8008052:	d302      	bcc.n	800805a <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8008054:	2303      	movs	r3, #3
 8008056:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008058:	e049      	b.n	80080ee <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008060:	b29b      	uxth	r3, r3
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1cc      	bne.n	8008000 <HAL_SPI_Receive+0x13a>
 8008066:	e031      	b.n	80080cc <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	f003 0301 	and.w	r3, r3, #1
 8008072:	2b01      	cmp	r3, #1
 8008074:	d112      	bne.n	800809c <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	b29a      	uxth	r2, r3
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	3302      	adds	r3, #2
 8008086:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800808e:	b29b      	uxth	r3, r3
 8008090:	3b01      	subs	r3, #1
 8008092:	b29a      	uxth	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800809a:	e011      	b.n	80080c0 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00b      	beq.n	80080ba <HAL_SPI_Receive+0x1f4>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a8:	d00a      	beq.n	80080c0 <HAL_SPI_Receive+0x1fa>
 80080aa:	f7f8 ff8b 	bl	8000fc4 <HAL_GetTick>
 80080ae:	4602      	mov	r2, r0
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	1ad2      	subs	r2, r2, r3
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d302      	bcc.n	80080c0 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80080be:	e016      	b.n	80080ee <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d1cd      	bne.n	8008068 <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	6839      	ldr	r1, [r7, #0]
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 fad7 	bl	8008684 <SPI_EndRxTransaction>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d002      	beq.n	80080e2 <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2220      	movs	r2, #32
 80080e0:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d001      	beq.n	80080ee <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 80080ea:	2301      	movs	r3, #1
 80080ec:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80080fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b08a      	sub	sp, #40	; 0x28
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8008116:	2300      	movs	r3, #0
 8008118:	61fb      	str	r3, [r7, #28]
 800811a:	2300      	movs	r3, #0
 800811c:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800811e:	2300      	movs	r3, #0
 8008120:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8008122:	2301      	movs	r3, #1
 8008124:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008126:	2300      	movs	r3, #0
 8008128:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008132:	2b01      	cmp	r3, #1
 8008134:	d101      	bne.n	800813a <HAL_SPI_TransmitReceive+0x32>
 8008136:	2302      	movs	r3, #2
 8008138:	e1cc      	b.n	80084d4 <HAL_SPI_TransmitReceive+0x3cc>
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2201      	movs	r2, #1
 800813e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008142:	f7f8 ff3f 	bl	8000fc4 <HAL_GetTick>
 8008146:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800814e:	b2db      	uxtb	r3, r3
 8008150:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	2b01      	cmp	r3, #1
 800815c:	d00e      	beq.n	800817c <HAL_SPI_TransmitReceive+0x74>
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008164:	d106      	bne.n	8008174 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d102      	bne.n	8008174 <HAL_SPI_TransmitReceive+0x6c>
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	2b04      	cmp	r3, #4
 8008172:	d003      	beq.n	800817c <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8008174:	2302      	movs	r3, #2
 8008176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800817a:	e1a1      	b.n	80084c0 <HAL_SPI_TransmitReceive+0x3b8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <HAL_SPI_TransmitReceive+0x86>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d002      	beq.n	800818e <HAL_SPI_TransmitReceive+0x86>
 8008188:	887b      	ldrh	r3, [r7, #2]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d103      	bne.n	8008196 <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008194:	e194      	b.n	80084c0 <HAL_SPI_TransmitReceive+0x3b8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800819c:	b2db      	uxtb	r3, r3
 800819e:	2b04      	cmp	r3, #4
 80081a0:	d003      	beq.n	80081aa <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2205      	movs	r2, #5
 80081a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	887a      	ldrh	r2, [r7, #2]
 80081ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	887a      	ldrh	r2, [r7, #2]
 80081c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	68ba      	ldr	r2, [r7, #8]
 80081ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	887a      	ldrh	r2, [r7, #2]
 80081d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	887a      	ldrh	r2, [r7, #2]
 80081d6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2200      	movs	r2, #0
 80081e2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081ec:	d805      	bhi.n	80081fa <HAL_SPI_TransmitReceive+0xf2>
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d908      	bls.n	800820c <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	6812      	ldr	r2, [r2, #0]
 8008202:	6852      	ldr	r2, [r2, #4]
 8008204:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008208:	605a      	str	r2, [r3, #4]
 800820a:	e007      	b.n	800821c <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	68fa      	ldr	r2, [r7, #12]
 8008212:	6812      	ldr	r2, [r2, #0]
 8008214:	6852      	ldr	r2, [r2, #4]
 8008216:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800821a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008226:	2b40      	cmp	r3, #64	; 0x40
 8008228:	d007      	beq.n	800823a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	6812      	ldr	r2, [r2, #0]
 8008232:	6812      	ldr	r2, [r2, #0]
 8008234:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008238:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008242:	d975      	bls.n	8008330 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d004      	beq.n	8008256 <HAL_SPI_TransmitReceive+0x14e>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008250:	b29b      	uxth	r3, r3
 8008252:	2b01      	cmp	r3, #1
 8008254:	d160      	bne.n	8008318 <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	8812      	ldrh	r2, [r2, #0]
 800825e:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	3302      	adds	r3, #2
 8008264:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008274:	e050      	b.n	8008318 <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8008276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008278:	2b00      	cmp	r3, #0
 800827a:	d01c      	beq.n	80082b6 <HAL_SPI_TransmitReceive+0x1ae>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008280:	b29b      	uxth	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d017      	beq.n	80082b6 <HAL_SPI_TransmitReceive+0x1ae>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f003 0302 	and.w	r3, r3, #2
 8008290:	2b02      	cmp	r3, #2
 8008292:	d110      	bne.n	80082b6 <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68ba      	ldr	r2, [r7, #8]
 800829a:	8812      	ldrh	r2, [r2, #0]
 800829c:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	3302      	adds	r3, #2
 80082a2:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	3b01      	subs	r3, #1
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082b2:	2300      	movs	r3, #0
 80082b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082bc:	b29b      	uxth	r3, r3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01a      	beq.n	80082f8 <HAL_SPI_TransmitReceive+0x1f0>
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	689b      	ldr	r3, [r3, #8]
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d113      	bne.n	80082f8 <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	68db      	ldr	r3, [r3, #12]
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	3302      	adds	r3, #2
 80082e0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	3b01      	subs	r3, #1
 80082ec:	b29a      	uxth	r2, r3
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082f4:	2301      	movs	r3, #1
 80082f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80082f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082fe:	d00b      	beq.n	8008318 <HAL_SPI_TransmitReceive+0x210>
 8008300:	f7f8 fe60 	bl	8000fc4 <HAL_GetTick>
 8008304:	4602      	mov	r2, r0
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	1ad2      	subs	r2, r2, r3
 800830a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830c:	429a      	cmp	r2, r3
 800830e:	d303      	bcc.n	8008318 <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008316:	e0d3      	b.n	80084c0 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800831c:	b29b      	uxth	r3, r3
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1a9      	bne.n	8008276 <HAL_SPI_TransmitReceive+0x16e>
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1a3      	bne.n	8008276 <HAL_SPI_TransmitReceive+0x16e>
 800832e:	e0b5      	b.n	800849c <HAL_SPI_TransmitReceive+0x394>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	685b      	ldr	r3, [r3, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <HAL_SPI_TransmitReceive+0x23c>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800833c:	b29b      	uxth	r3, r3
 800833e:	2b01      	cmp	r3, #1
 8008340:	f040 809f 	bne.w	8008482 <HAL_SPI_TransmitReceive+0x37a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	330c      	adds	r3, #12
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	7812      	ldrb	r2, [r2, #0]
 800834e:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	3301      	adds	r3, #1
 8008354:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800835a:	b29b      	uxth	r3, r3
 800835c:	3b01      	subs	r3, #1
 800835e:	b29a      	uxth	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008364:	e08d      	b.n	8008482 <HAL_SPI_TransmitReceive+0x37a>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8008366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008368:	2b00      	cmp	r3, #0
 800836a:	d032      	beq.n	80083d2 <HAL_SPI_TransmitReceive+0x2ca>
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008370:	b29b      	uxth	r3, r3
 8008372:	2b00      	cmp	r3, #0
 8008374:	d02d      	beq.n	80083d2 <HAL_SPI_TransmitReceive+0x2ca>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f003 0302 	and.w	r3, r3, #2
 8008380:	2b02      	cmp	r3, #2
 8008382:	d126      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x2ca>
      {
        if (hspi->TxXferCount > 1U)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b01      	cmp	r3, #1
 800838c:	d90f      	bls.n	80083ae <HAL_SPI_TransmitReceive+0x2a6>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68ba      	ldr	r2, [r7, #8]
 8008394:	8812      	ldrh	r2, [r2, #0]
 8008396:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	3302      	adds	r3, #2
 800839c:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	3b02      	subs	r3, #2
 80083a6:	b29a      	uxth	r2, r3
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80083ac:	e00f      	b.n	80083ce <HAL_SPI_TransmitReceive+0x2c6>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f103 020c 	add.w	r2, r3, #12
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	1c59      	adds	r1, r3, #1
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	781b      	ldrb	r3, [r3, #0]
 80083be:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083c4:	b29b      	uxth	r3, r3
 80083c6:	3b01      	subs	r3, #1
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083ce:	2300      	movs	r3, #0
 80083d0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083d8:	b29b      	uxth	r3, r3
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d041      	beq.n	8008462 <HAL_SPI_TransmitReceive+0x35a>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f003 0301 	and.w	r3, r3, #1
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d13a      	bne.n	8008462 <HAL_SPI_TransmitReceive+0x35a>
      {
        if (hspi->RxXferCount > 1U)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d920      	bls.n	800843a <HAL_SPI_TransmitReceive+0x332>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	68db      	ldr	r3, [r3, #12]
 80083fe:	b29a      	uxth	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	3302      	adds	r3, #2
 8008408:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008410:	b29b      	uxth	r3, r3
 8008412:	3b02      	subs	r3, #2
 8008414:	b29a      	uxth	r2, r3
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008422:	b29b      	uxth	r3, r3
 8008424:	2b01      	cmp	r3, #1
 8008426:	d81a      	bhi.n	800845e <HAL_SPI_TransmitReceive+0x356>
          {
            /* set fiforxthreshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	6812      	ldr	r2, [r2, #0]
 8008430:	6852      	ldr	r2, [r2, #4]
 8008432:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008436:	605a      	str	r2, [r3, #4]
 8008438:	e011      	b.n	800845e <HAL_SPI_TransmitReceive+0x356>
          }
        }
        else
        {
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	607a      	str	r2, [r7, #4]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	6812      	ldr	r2, [r2, #0]
 8008444:	320c      	adds	r2, #12
 8008446:	7812      	ldrb	r2, [r2, #0]
 8008448:	b2d2      	uxtb	r2, r2
 800844a:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008452:	b29b      	uxth	r3, r3
 8008454:	3b01      	subs	r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800845e:	2301      	movs	r3, #1
 8008460:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8008462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008468:	d00b      	beq.n	8008482 <HAL_SPI_TransmitReceive+0x37a>
 800846a:	f7f8 fdab 	bl	8000fc4 <HAL_GetTick>
 800846e:	4602      	mov	r2, r0
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	1ad2      	subs	r2, r2, r3
 8008474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008476:	429a      	cmp	r2, r3
 8008478:	d303      	bcc.n	8008482 <HAL_SPI_TransmitReceive+0x37a>
      {
        errorcode = HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008480:	e01e      	b.n	80084c0 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008486:	b29b      	uxth	r3, r3
 8008488:	2b00      	cmp	r3, #0
 800848a:	f47f af6c 	bne.w	8008366 <HAL_SPI_TransmitReceive+0x25e>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008494:	b29b      	uxth	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	f47f af65 	bne.w	8008366 <HAL_SPI_TransmitReceive+0x25e>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800849c:	697a      	ldr	r2, [r7, #20]
 800849e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f000 f947 	bl	8008734 <SPI_EndRxTxTransaction>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d002      	beq.n	80084b2 <HAL_SPI_TransmitReceive+0x3aa>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2220      	movs	r2, #32
 80084b0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d002      	beq.n	80084c0 <HAL_SPI_TransmitReceive+0x3b8>
  {
    errorcode = HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80084d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3728      	adds	r7, #40	; 0x28
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	607a      	str	r2, [r7, #4]
 80084e8:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Flag) != State)
 80084ea:	e04d      	b.n	8008588 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f2:	d049      	beq.n	8008588 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d007      	beq.n	800850a <SPI_WaitFlagStateUntilTimeout+0x2e>
 80084fa:	f7f8 fd63 	bl	8000fc4 <HAL_GetTick>
 80084fe:	4602      	mov	r2, r0
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	1ad2      	subs	r2, r2, r3
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	429a      	cmp	r2, r3
 8008508:	d33e      	bcc.n	8008588 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	6812      	ldr	r2, [r2, #0]
 8008512:	6852      	ldr	r2, [r2, #4]
 8008514:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008518:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008522:	d111      	bne.n	8008548 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800852c:	d004      	beq.n	8008538 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008536:	d107      	bne.n	8008548 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68fa      	ldr	r2, [r7, #12]
 800853e:	6812      	ldr	r2, [r2, #0]
 8008540:	6812      	ldr	r2, [r2, #0]
 8008542:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008546:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008550:	d110      	bne.n	8008574 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	6819      	ldr	r1, [r3, #0]
 800855c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008560:	400b      	ands	r3, r1
 8008562:	6013      	str	r3, [r2, #0]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	6812      	ldr	r2, [r2, #0]
 800856c:	6812      	ldr	r2, [r2, #0]
 800856e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008572:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008584:	2303      	movs	r3, #3
 8008586:	e008      	b.n	800859a <SPI_WaitFlagStateUntilTimeout+0xbe>
  while ((hspi->Instance->SR & Flag) != State)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	689a      	ldr	r2, [r3, #8]
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	401a      	ands	r2, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	429a      	cmp	r2, r3
 8008596:	d1a9      	bne.n	80084ec <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b086      	sub	sp, #24
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	60f8      	str	r0, [r7, #12]
 80085aa:	60b9      	str	r1, [r7, #8]
 80085ac:	607a      	str	r2, [r7, #4]
 80085ae:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80085b0:	e05b      	b.n	800866a <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80085b8:	d109      	bne.n	80085ce <SPI_WaitFifoStateUntilTimeout+0x2c>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d106      	bne.n	80085ce <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	330c      	adds	r3, #12
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80085cc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085d4:	d049      	beq.n	800866a <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d007      	beq.n	80085ec <SPI_WaitFifoStateUntilTimeout+0x4a>
 80085dc:	f7f8 fcf2 	bl	8000fc4 <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	6a3b      	ldr	r3, [r7, #32]
 80085e4:	1ad2      	subs	r2, r2, r3
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d33e      	bcc.n	800866a <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68fa      	ldr	r2, [r7, #12]
 80085f2:	6812      	ldr	r2, [r2, #0]
 80085f4:	6852      	ldr	r2, [r2, #4]
 80085f6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085fa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008604:	d111      	bne.n	800862a <SPI_WaitFifoStateUntilTimeout+0x88>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800860e:	d004      	beq.n	800861a <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008618:	d107      	bne.n	800862a <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	6812      	ldr	r2, [r2, #0]
 8008622:	6812      	ldr	r2, [r2, #0]
 8008624:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008628:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800862e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008632:	d110      	bne.n	8008656 <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6819      	ldr	r1, [r3, #0]
 800863e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008642:	400b      	ands	r3, r1
 8008644:	6013      	str	r3, [r2, #0]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	6812      	ldr	r2, [r2, #0]
 800864e:	6812      	ldr	r2, [r2, #0]
 8008650:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008654:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2201      	movs	r2, #1
 800865a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2200      	movs	r2, #0
 8008662:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e008      	b.n	800867c <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	689a      	ldr	r2, [r3, #8]
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	401a      	ands	r2, r3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	429a      	cmp	r2, r3
 8008678:	d19b      	bne.n	80085b2 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3718      	adds	r7, #24
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval None.
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af02      	add	r7, sp, #8
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008698:	d111      	bne.n	80086be <SPI_EndRxTransaction+0x3a>
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a2:	d004      	beq.n	80086ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086ac:	d107      	bne.n	80086be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	6812      	ldr	r2, [r2, #0]
 80086b6:	6812      	ldr	r2, [r2, #0]
 80086b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086bc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	9300      	str	r3, [sp, #0]
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2200      	movs	r2, #0
 80086c6:	2180      	movs	r1, #128	; 0x80
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f7ff ff07 	bl	80084dc <SPI_WaitFlagStateUntilTimeout>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d007      	beq.n	80086e4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086d8:	f043 0220 	orr.w	r2, r3, #32
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e023      	b.n	800872c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086ec:	d11d      	bne.n	800872a <SPI_EndRxTransaction+0xa6>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086f6:	d004      	beq.n	8008702 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	689b      	ldr	r3, [r3, #8]
 80086fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008700:	d113      	bne.n	800872a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	9300      	str	r3, [sp, #0]
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	2200      	movs	r2, #0
 800870a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800870e:	68f8      	ldr	r0, [r7, #12]
 8008710:	f7ff ff47 	bl	80085a2 <SPI_WaitFifoStateUntilTimeout>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d007      	beq.n	800872a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800871e:	f043 0220 	orr.w	r2, r3, #32
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e000      	b.n	800872c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b086      	sub	sp, #24
 8008738:	af02      	add	r7, sp, #8
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2200      	movs	r2, #0
 8008748:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f7ff ff28 	bl	80085a2 <SPI_WaitFifoStateUntilTimeout>
 8008752:	4603      	mov	r3, r0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d007      	beq.n	8008768 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800875c:	f043 0220 	orr.w	r2, r3, #32
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008764:	2303      	movs	r3, #3
 8008766:	e027      	b.n	80087b8 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2200      	movs	r2, #0
 8008770:	2180      	movs	r1, #128	; 0x80
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f7ff feb2 	bl	80084dc <SPI_WaitFlagStateUntilTimeout>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d007      	beq.n	800878e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008782:	f043 0220 	orr.w	r2, r3, #32
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e014      	b.n	80087b8 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2200      	movs	r2, #0
 8008796:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f7ff ff01 	bl	80085a2 <SPI_WaitFifoStateUntilTimeout>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d007      	beq.n	80087b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087aa:	f043 0220 	orr.w	r2, r3, #32
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e000      	b.n	80087b8 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3710      	adds	r7, #16
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d101      	bne.n	80087d6 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80087d2:	2301      	movs	r3, #1
 80087d4:	e034      	b.n	8008840 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d106      	bne.n	80087f0 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80087ea:	68f8      	ldr	r0, [r7, #12]
 80087ec:	f00b feda 	bl	80145a4 <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	3308      	adds	r3, #8
 80087f8:	4619      	mov	r1, r3
 80087fa:	4610      	mov	r0, r2
 80087fc:	f002 f90e 	bl	800aa1c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6818      	ldr	r0, [r3, #0]
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	461a      	mov	r2, r3
 800880a:	68b9      	ldr	r1, [r7, #8]
 800880c:	f002 f9aa 	bl	800ab64 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6858      	ldr	r0, [r3, #4]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	689a      	ldr	r2, [r3, #8]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800881c:	6879      	ldr	r1, [r7, #4]
 800881e:	f002 f9f3 	bl	800ac08 <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68fa      	ldr	r2, [r7, #12]
 8008828:	6892      	ldr	r2, [r2, #8]
 800882a:	68f9      	ldr	r1, [r7, #12]
 800882c:	6809      	ldr	r1, [r1, #0]
 800882e:	68f8      	ldr	r0, [r7, #12]
 8008830:	6880      	ldr	r0, [r0, #8]
 8008832:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008836:	f041 0101 	orr.w	r1, r1, #1
 800883a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f00b fef5 	bl	8014640 <HAL_SRAM_MspDeInit>
   
  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6818      	ldr	r0, [r3, #0]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6859      	ldr	r1, [r3, #4]
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	461a      	mov	r2, r3
 8008864:	f002 f94a 	bl	800aafc <FMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2200      	movs	r2, #0
 8008874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8008882:	b580      	push	{r7, lr}
 8008884:	b082      	sub	sp, #8
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d101      	bne.n	8008894 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008890:	2301      	movs	r3, #1
 8008892:	e01d      	b.n	80088d0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b00      	cmp	r3, #0
 800889e:	d106      	bne.n	80088ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f00c faf5 	bl	8014e98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2202      	movs	r2, #2
 80088b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	3304      	adds	r3, #4
 80088be:	4619      	mov	r1, r3
 80088c0:	4610      	mov	r0, r2
 80088c2:	f000 fae1 	bl	8008e88 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2201      	movs	r2, #1
 80088ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3708      	adds	r7, #8
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	6812      	ldr	r2, [r2, #0]
 80088e8:	68d2      	ldr	r2, [r2, #12]
 80088ea:	f042 0201 	orr.w	r2, r2, #1
 80088ee:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	6812      	ldr	r2, [r2, #0]
 80088f8:	6812      	ldr	r2, [r2, #0]
 80088fa:	f042 0201 	orr.w	r2, r2, #1
 80088fe:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8008900:	2300      	movs	r3, #0
}
 8008902:	4618      	mov	r0, r3
 8008904:	370c      	adds	r7, #12
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	6812      	ldr	r2, [r2, #0]
 800891e:	68d2      	ldr	r2, [r2, #12]
 8008920:	f022 0201 	bic.w	r2, r2, #1
 8008924:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	6a1a      	ldr	r2, [r3, #32]
 800892c:	f241 1311 	movw	r3, #4369	; 0x1111
 8008930:	4013      	ands	r3, r2
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10f      	bne.n	8008956 <HAL_TIM_Base_Stop_IT+0x48>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	6a1a      	ldr	r2, [r3, #32]
 800893c:	f240 4344 	movw	r3, #1092	; 0x444
 8008940:	4013      	ands	r3, r2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d107      	bne.n	8008956 <HAL_TIM_Base_Stop_IT+0x48>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	6812      	ldr	r2, [r2, #0]
 800894e:	6812      	ldr	r2, [r2, #0]
 8008950:	f022 0201 	bic.w	r2, r2, #1
 8008954:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	370c      	adds	r7, #12
 800895c:	46bd      	mov	sp, r7
 800895e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008962:	4770      	bx	lr

08008964 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d101      	bne.n	8008976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	e01d      	b.n	80089b2 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d106      	bne.n	8008990 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f00c fa08 	bl	8014da0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2202      	movs	r2, #2
 8008994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681a      	ldr	r2, [r3, #0]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	3304      	adds	r3, #4
 80089a0:	4619      	mov	r1, r3
 80089a2:	4610      	mov	r0, r2
 80089a4:	f000 fa70 	bl	8008e88 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2201      	movs	r2, #1
 80089ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 80089b0:	2300      	movs	r3, #0
}  
 80089b2:	4618      	mov	r0, r3
 80089b4:	3708      	adds	r7, #8
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bd80      	pop	{r7, pc}
	...

080089bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2201      	movs	r2, #1
 80089cc:	6839      	ldr	r1, [r7, #0]
 80089ce:	4618      	mov	r0, r3
 80089d0:	f000 fd7f 	bl	80094d2 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a10      	ldr	r2, [pc, #64]	; (8008a1c <HAL_TIM_PWM_Start+0x60>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d004      	beq.n	80089e8 <HAL_TIM_PWM_Start+0x2c>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a0f      	ldr	r2, [pc, #60]	; (8008a20 <HAL_TIM_PWM_Start+0x64>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d101      	bne.n	80089ec <HAL_TIM_PWM_Start+0x30>
 80089e8:	2301      	movs	r3, #1
 80089ea:	e000      	b.n	80089ee <HAL_TIM_PWM_Start+0x32>
 80089ec:	2300      	movs	r3, #0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d007      	beq.n	8008a02 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	6812      	ldr	r2, [r2, #0]
 80089fa:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80089fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a00:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	6812      	ldr	r2, [r2, #0]
 8008a0a:	6812      	ldr	r2, [r2, #0]
 8008a0c:	f042 0201 	orr.w	r2, r2, #1
 8008a10:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
} 
 8008a14:	4618      	mov	r0, r3
 8008a16:	3708      	adds	r7, #8
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	40010000 	.word	0x40010000
 8008a20:	40010400 	.word	0x40010400

08008a24 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	f003 0302 	and.w	r3, r3, #2
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	d122      	bne.n	8008a80 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	f003 0302 	and.w	r3, r3, #2
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	d11b      	bne.n	8008a80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f06f 0202 	mvn.w	r2, #2
 8008a50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	f003 0303 	and.w	r3, r3, #3
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d003      	beq.n	8008a6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f9f0 	bl	8008e4c <HAL_TIM_IC_CaptureCallback>
 8008a6c:	e005      	b.n	8008a7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f9e2 	bl	8008e38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	f000 f9f3 	bl	8008e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	f003 0304 	and.w	r3, r3, #4
 8008a8a:	2b04      	cmp	r3, #4
 8008a8c:	d122      	bne.n	8008ad4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	f003 0304 	and.w	r3, r3, #4
 8008a98:	2b04      	cmp	r3, #4
 8008a9a:	d11b      	bne.n	8008ad4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f06f 0204 	mvn.w	r2, #4
 8008aa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d003      	beq.n	8008ac2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 f9c6 	bl	8008e4c <HAL_TIM_IC_CaptureCallback>
 8008ac0:	e005      	b.n	8008ace <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f9b8 	bl	8008e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f9c9 	bl	8008e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	f003 0308 	and.w	r3, r3, #8
 8008ade:	2b08      	cmp	r3, #8
 8008ae0:	d122      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	f003 0308 	and.w	r3, r3, #8
 8008aec:	2b08      	cmp	r3, #8
 8008aee:	d11b      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f06f 0208 	mvn.w	r2, #8
 8008af8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2204      	movs	r2, #4
 8008afe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	f003 0303 	and.w	r3, r3, #3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <HAL_TIM_IRQHandler+0xf2>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f99c 	bl	8008e4c <HAL_TIM_IC_CaptureCallback>
 8008b14:	e005      	b.n	8008b22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f98e 	bl	8008e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f99f 	bl	8008e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	f003 0310 	and.w	r3, r3, #16
 8008b32:	2b10      	cmp	r3, #16
 8008b34:	d122      	bne.n	8008b7c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f003 0310 	and.w	r3, r3, #16
 8008b40:	2b10      	cmp	r3, #16
 8008b42:	d11b      	bne.n	8008b7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f06f 0210 	mvn.w	r2, #16
 8008b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2208      	movs	r2, #8
 8008b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x146>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f972 	bl	8008e4c <HAL_TIM_IC_CaptureCallback>
 8008b68:	e005      	b.n	8008b76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f964 	bl	8008e38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f000 f975 	bl	8008e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d10e      	bne.n	8008ba8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	68db      	ldr	r3, [r3, #12]
 8008b90:	f003 0301 	and.w	r3, r3, #1
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d107      	bne.n	8008ba8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f06f 0201 	mvn.w	r2, #1
 8008ba0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 f93e 	bl	8008e24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bb2:	2b80      	cmp	r3, #128	; 0x80
 8008bb4:	d10e      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68db      	ldr	r3, [r3, #12]
 8008bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bc0:	2b80      	cmp	r3, #128	; 0x80
 8008bc2:	d107      	bne.n	8008bd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fd00 	bl	80095d4 <HAL_TIMEx_BreakCallback>

    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	691b      	ldr	r3, [r3, #16]
 8008bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008be2:	d10e      	bne.n	8008c02 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68db      	ldr	r3, [r3, #12]
 8008bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bee:	2b80      	cmp	r3, #128	; 0x80
 8008bf0:	d107      	bne.n	8008c02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f000 fce9 	bl	80095d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	691b      	ldr	r3, [r3, #16]
 8008c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c0c:	2b40      	cmp	r3, #64	; 0x40
 8008c0e:	d10e      	bne.n	8008c2e <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1a:	2b40      	cmp	r3, #64	; 0x40
 8008c1c:	d107      	bne.n	8008c2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f923 	bl	8008e74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	f003 0320 	and.w	r3, r3, #32
 8008c38:	2b20      	cmp	r3, #32
 8008c3a:	d10e      	bne.n	8008c5a <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	68db      	ldr	r3, [r3, #12]
 8008c42:	f003 0320 	and.w	r3, r3, #32
 8008c46:	2b20      	cmp	r3, #32
 8008c48:	d107      	bne.n	8008c5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f06f 0220 	mvn.w	r2, #32
 8008c52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f000 fcb3 	bl	80095c0 <HAL_TIMEx_CommutationCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c5a:	bf00      	nop
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
	...

08008c64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d101      	bne.n	8008c80 <HAL_TIM_ConfigClockSource+0x1c>
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	e0c8      	b.n	8008e12 <HAL_TIM_ConfigClockSource+0x1ae>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	4b60      	ldr	r3, [pc, #384]	; (8008e1c <HAL_TIM_ConfigClockSource+0x1b8>)
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ca6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	2b40      	cmp	r3, #64	; 0x40
 8008cb6:	d077      	beq.n	8008da8 <HAL_TIM_ConfigClockSource+0x144>
 8008cb8:	2b40      	cmp	r3, #64	; 0x40
 8008cba:	d80e      	bhi.n	8008cda <HAL_TIM_ConfigClockSource+0x76>
 8008cbc:	2b10      	cmp	r3, #16
 8008cbe:	f000 808a 	beq.w	8008dd6 <HAL_TIM_ConfigClockSource+0x172>
 8008cc2:	2b10      	cmp	r3, #16
 8008cc4:	d802      	bhi.n	8008ccc <HAL_TIM_ConfigClockSource+0x68>
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d07e      	beq.n	8008dc8 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8008cca:	e099      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	f000 8089 	beq.w	8008de4 <HAL_TIM_ConfigClockSource+0x180>
 8008cd2:	2b30      	cmp	r3, #48	; 0x30
 8008cd4:	f000 808d 	beq.w	8008df2 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8008cd8:	e092      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008cda:	2b70      	cmp	r3, #112	; 0x70
 8008cdc:	d016      	beq.n	8008d0c <HAL_TIM_ConfigClockSource+0xa8>
 8008cde:	2b70      	cmp	r3, #112	; 0x70
 8008ce0:	d804      	bhi.n	8008cec <HAL_TIM_ConfigClockSource+0x88>
 8008ce2:	2b50      	cmp	r3, #80	; 0x50
 8008ce4:	d040      	beq.n	8008d68 <HAL_TIM_ConfigClockSource+0x104>
 8008ce6:	2b60      	cmp	r3, #96	; 0x60
 8008ce8:	d04e      	beq.n	8008d88 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8008cea:	e089      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008cec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cf0:	d003      	beq.n	8008cfa <HAL_TIM_ConfigClockSource+0x96>
 8008cf2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cf6:	d024      	beq.n	8008d42 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8008cf8:	e082      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6899      	ldr	r1, [r3, #8]
 8008d04:	4b46      	ldr	r3, [pc, #280]	; (8008e20 <HAL_TIM_ConfigClockSource+0x1bc>)
 8008d06:	400b      	ands	r3, r1
 8008d08:	6093      	str	r3, [r2, #8]
    break;
 8008d0a:	e079      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6818      	ldr	r0, [r3, #0]
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	6899      	ldr	r1, [r3, #8]
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	f000 fbb7 	bl	800948e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	4b3c      	ldr	r3, [pc, #240]	; (8008e1c <HAL_TIM_ConfigClockSource+0x1b8>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008d36:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	609a      	str	r2, [r3, #8]
    break;
 8008d40:	e05e      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6818      	ldr	r0, [r3, #0]
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	6899      	ldr	r1, [r3, #8]
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685a      	ldr	r2, [r3, #4]
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	68db      	ldr	r3, [r3, #12]
 8008d52:	f000 fb9c 	bl	800948e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	6812      	ldr	r2, [r2, #0]
 8008d5e:	6892      	ldr	r2, [r2, #8]
 8008d60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d64:	609a      	str	r2, [r3, #8]
    break;
 8008d66:	e04b      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6818      	ldr	r0, [r3, #0]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	6859      	ldr	r1, [r3, #4]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	461a      	mov	r2, r3
 8008d76:	f000 fb03 	bl	8009380 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	2150      	movs	r1, #80	; 0x50
 8008d80:	4618      	mov	r0, r3
 8008d82:	f000 fb64 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008d86:	e03b      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6818      	ldr	r0, [r3, #0]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	6859      	ldr	r1, [r3, #4]
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	461a      	mov	r2, r3
 8008d96:	f000 fb26 	bl	80093e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2160      	movs	r1, #96	; 0x60
 8008da0:	4618      	mov	r0, r3
 8008da2:	f000 fb54 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008da6:	e02b      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6818      	ldr	r0, [r3, #0]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	6859      	ldr	r1, [r3, #4]
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	461a      	mov	r2, r3
 8008db6:	f000 fae3 	bl	8009380 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	2140      	movs	r1, #64	; 0x40
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f000 fb44 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008dc6:	e01b      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	2100      	movs	r1, #0
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f000 fb3d 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008dd4:	e014      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2110      	movs	r1, #16
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 fb36 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008de2:	e00d      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	2120      	movs	r1, #32
 8008dea:	4618      	mov	r0, r3
 8008dec:	f000 fb2f 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008df0:	e006      	b.n	8008e00 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2130      	movs	r1, #48	; 0x30
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f000 fb28 	bl	800944e <TIM_ITRx_SetConfig>
    break;
 8008dfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8008e10:	2300      	movs	r3, #0
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3710      	adds	r7, #16
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}
 8008e1a:	bf00      	nop
 8008e1c:	fffeff88 	.word	0xfffeff88
 8008e20:	fffefff8 	.word	0xfffefff8

08008e24 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b083      	sub	sp, #12
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 8008e2c:	bf00      	nop
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e68:	bf00      	nop
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a47      	ldr	r2, [pc, #284]	; (8008fbc <TIM_Base_SetConfig+0x134>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d013      	beq.n	8008ecc <TIM_Base_SetConfig+0x44>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eaa:	d00f      	beq.n	8008ecc <TIM_Base_SetConfig+0x44>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a44      	ldr	r2, [pc, #272]	; (8008fc0 <TIM_Base_SetConfig+0x138>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d00b      	beq.n	8008ecc <TIM_Base_SetConfig+0x44>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a43      	ldr	r2, [pc, #268]	; (8008fc4 <TIM_Base_SetConfig+0x13c>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d007      	beq.n	8008ecc <TIM_Base_SetConfig+0x44>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a42      	ldr	r2, [pc, #264]	; (8008fc8 <TIM_Base_SetConfig+0x140>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d003      	beq.n	8008ecc <TIM_Base_SetConfig+0x44>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a41      	ldr	r2, [pc, #260]	; (8008fcc <TIM_Base_SetConfig+0x144>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d101      	bne.n	8008ed0 <TIM_Base_SetConfig+0x48>
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e000      	b.n	8008ed2 <TIM_Base_SetConfig+0x4a>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d008      	beq.n	8008ee8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a34      	ldr	r2, [pc, #208]	; (8008fbc <TIM_Base_SetConfig+0x134>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d02b      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ef6:	d027      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a31      	ldr	r2, [pc, #196]	; (8008fc0 <TIM_Base_SetConfig+0x138>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d023      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	4a30      	ldr	r2, [pc, #192]	; (8008fc4 <TIM_Base_SetConfig+0x13c>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d01f      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	4a2f      	ldr	r2, [pc, #188]	; (8008fc8 <TIM_Base_SetConfig+0x140>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d01b      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	4a2e      	ldr	r2, [pc, #184]	; (8008fcc <TIM_Base_SetConfig+0x144>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d017      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	4a2d      	ldr	r2, [pc, #180]	; (8008fd0 <TIM_Base_SetConfig+0x148>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d013      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	4a2c      	ldr	r2, [pc, #176]	; (8008fd4 <TIM_Base_SetConfig+0x14c>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d00f      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	4a2b      	ldr	r2, [pc, #172]	; (8008fd8 <TIM_Base_SetConfig+0x150>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d00b      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a2a      	ldr	r2, [pc, #168]	; (8008fdc <TIM_Base_SetConfig+0x154>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d007      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a29      	ldr	r2, [pc, #164]	; (8008fe0 <TIM_Base_SetConfig+0x158>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d003      	beq.n	8008f48 <TIM_Base_SetConfig+0xc0>
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a28      	ldr	r2, [pc, #160]	; (8008fe4 <TIM_Base_SetConfig+0x15c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d101      	bne.n	8008f4c <TIM_Base_SetConfig+0xc4>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e000      	b.n	8008f4e <TIM_Base_SetConfig+0xc6>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d008      	beq.n	8008f64 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	4313      	orrs	r3, r2
 8008f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	695b      	ldr	r3, [r3, #20]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	689a      	ldr	r2, [r3, #8]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a0c      	ldr	r2, [pc, #48]	; (8008fbc <TIM_Base_SetConfig+0x134>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d003      	beq.n	8008f98 <TIM_Base_SetConfig+0x110>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a0e      	ldr	r2, [pc, #56]	; (8008fcc <TIM_Base_SetConfig+0x144>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d101      	bne.n	8008f9c <TIM_Base_SetConfig+0x114>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e000      	b.n	8008f9e <TIM_Base_SetConfig+0x116>
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d003      	beq.n	8008faa <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	691a      	ldr	r2, [r3, #16]
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2201      	movs	r2, #1
 8008fae:	615a      	str	r2, [r3, #20]
}
 8008fb0:	bf00      	nop
 8008fb2:	3714      	adds	r7, #20
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fba:	4770      	bx	lr
 8008fbc:	40010000 	.word	0x40010000
 8008fc0:	40000400 	.word	0x40000400
 8008fc4:	40000800 	.word	0x40000800
 8008fc8:	40000c00 	.word	0x40000c00
 8008fcc:	40010400 	.word	0x40010400
 8008fd0:	40014000 	.word	0x40014000
 8008fd4:	40014400 	.word	0x40014400
 8008fd8:	40014800 	.word	0x40014800
 8008fdc:	40001800 	.word	0x40001800
 8008fe0:	40001c00 	.word	0x40001c00
 8008fe4:	40002000 	.word	0x40002000

08008fe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b087      	sub	sp, #28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a1b      	ldr	r3, [r3, #32]
 8009002:	f023 0201 	bic.w	r2, r3, #1
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	4b2a      	ldr	r3, [pc, #168]	; (80090c8 <TIM_OC1_SetConfig+0xe0>)
 8009020:	4013      	ands	r3, r2
 8009022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f023 0303 	bic.w	r3, r3, #3
 800902a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68fa      	ldr	r2, [r7, #12]
 8009032:	4313      	orrs	r3, r2
 8009034:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f023 0302 	bic.w	r3, r3, #2
 800903c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	697a      	ldr	r2, [r7, #20]
 8009044:	4313      	orrs	r3, r2
 8009046:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a20      	ldr	r2, [pc, #128]	; (80090cc <TIM_OC1_SetConfig+0xe4>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d003      	beq.n	8009058 <TIM_OC1_SetConfig+0x70>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	4a1f      	ldr	r2, [pc, #124]	; (80090d0 <TIM_OC1_SetConfig+0xe8>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d101      	bne.n	800905c <TIM_OC1_SetConfig+0x74>
 8009058:	2301      	movs	r3, #1
 800905a:	e000      	b.n	800905e <TIM_OC1_SetConfig+0x76>
 800905c:	2300      	movs	r3, #0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d01e      	beq.n	80090a0 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f023 0308 	bic.w	r3, r3, #8
 8009068:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	68db      	ldr	r3, [r3, #12]
 800906e:	697a      	ldr	r2, [r7, #20]
 8009070:	4313      	orrs	r3, r2
 8009072:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	f023 0304 	bic.w	r3, r3, #4
 800907a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009082:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800908a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	695b      	ldr	r3, [r3, #20]
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	4313      	orrs	r3, r2
 8009094:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	699b      	ldr	r3, [r3, #24]
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	4313      	orrs	r3, r2
 800909e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	685a      	ldr	r2, [r3, #4]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	697a      	ldr	r2, [r7, #20]
 80090b8:	621a      	str	r2, [r3, #32]
} 
 80090ba:	bf00      	nop
 80090bc:	371c      	adds	r7, #28
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	fffeff8f 	.word	0xfffeff8f
 80090cc:	40010000 	.word	0x40010000
 80090d0:	40010400 	.word	0x40010400

080090d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b087      	sub	sp, #28
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80090de:	2300      	movs	r3, #0
 80090e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80090e2:	2300      	movs	r3, #0
 80090e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a1b      	ldr	r3, [r3, #32]
 80090ee:	f023 0210 	bic.w	r2, r3, #16
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a1b      	ldr	r3, [r3, #32]
 80090fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	699b      	ldr	r3, [r3, #24]
 8009106:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	4b2c      	ldr	r3, [pc, #176]	; (80091bc <TIM_OC2_SetConfig+0xe8>)
 800910c:	4013      	ands	r3, r2
 800910e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009116:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	021b      	lsls	r3, r3, #8
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	4313      	orrs	r3, r2
 8009122:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	f023 0320 	bic.w	r3, r3, #32
 800912a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	011b      	lsls	r3, r3, #4
 8009132:	697a      	ldr	r2, [r7, #20]
 8009134:	4313      	orrs	r3, r2
 8009136:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	4a21      	ldr	r2, [pc, #132]	; (80091c0 <TIM_OC2_SetConfig+0xec>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d003      	beq.n	8009148 <TIM_OC2_SetConfig+0x74>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	4a20      	ldr	r2, [pc, #128]	; (80091c4 <TIM_OC2_SetConfig+0xf0>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d101      	bne.n	800914c <TIM_OC2_SetConfig+0x78>
 8009148:	2301      	movs	r3, #1
 800914a:	e000      	b.n	800914e <TIM_OC2_SetConfig+0x7a>
 800914c:	2300      	movs	r3, #0
 800914e:	2b00      	cmp	r3, #0
 8009150:	d021      	beq.n	8009196 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	697a      	ldr	r2, [r7, #20]
 8009162:	4313      	orrs	r3, r2
 8009164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800916c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800916e:	693b      	ldr	r3, [r7, #16]
 8009170:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800917c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	695b      	ldr	r3, [r3, #20]
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	4313      	orrs	r3, r2
 8009188:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	699b      	ldr	r3, [r3, #24]
 800918e:	009b      	lsls	r3, r3, #2
 8009190:	693a      	ldr	r2, [r7, #16]
 8009192:	4313      	orrs	r3, r2
 8009194:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	693a      	ldr	r2, [r7, #16]
 800919a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	685a      	ldr	r2, [r3, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	697a      	ldr	r2, [r7, #20]
 80091ae:	621a      	str	r2, [r3, #32]
}
 80091b0:	bf00      	nop
 80091b2:	371c      	adds	r7, #28
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr
 80091bc:	feff8fff 	.word	0xfeff8fff
 80091c0:	40010000 	.word	0x40010000
 80091c4:	40010400 	.word	0x40010400

080091c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80091d2:	2300      	movs	r3, #0
 80091d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80091d6:	2300      	movs	r3, #0
 80091d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 80091da:	2300      	movs	r3, #0
 80091dc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a1b      	ldr	r3, [r3, #32]
 80091e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6a1b      	ldr	r3, [r3, #32]
 80091ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	69db      	ldr	r3, [r3, #28]
 80091fa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	4b2c      	ldr	r3, [pc, #176]	; (80092b0 <TIM_OC3_SetConfig+0xe8>)
 8009200:	4013      	ands	r3, r2
 8009202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f023 0303 	bic.w	r3, r3, #3
 800920a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	68fa      	ldr	r2, [r7, #12]
 8009212:	4313      	orrs	r3, r2
 8009214:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800921c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	021b      	lsls	r3, r3, #8
 8009224:	697a      	ldr	r2, [r7, #20]
 8009226:	4313      	orrs	r3, r2
 8009228:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a21      	ldr	r2, [pc, #132]	; (80092b4 <TIM_OC3_SetConfig+0xec>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d003      	beq.n	800923a <TIM_OC3_SetConfig+0x72>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a20      	ldr	r2, [pc, #128]	; (80092b8 <TIM_OC3_SetConfig+0xf0>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d101      	bne.n	800923e <TIM_OC3_SetConfig+0x76>
 800923a:	2301      	movs	r3, #1
 800923c:	e000      	b.n	8009240 <TIM_OC3_SetConfig+0x78>
 800923e:	2300      	movs	r3, #0
 8009240:	2b00      	cmp	r3, #0
 8009242:	d021      	beq.n	8009288 <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800924a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	68db      	ldr	r3, [r3, #12]
 8009250:	021b      	lsls	r3, r3, #8
 8009252:	697a      	ldr	r2, [r7, #20]
 8009254:	4313      	orrs	r3, r2
 8009256:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800925e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009260:	693b      	ldr	r3, [r7, #16]
 8009262:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009266:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800926e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	693a      	ldr	r2, [r7, #16]
 8009278:	4313      	orrs	r3, r2
 800927a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	699b      	ldr	r3, [r3, #24]
 8009280:	011b      	lsls	r3, r3, #4
 8009282:	693a      	ldr	r2, [r7, #16]
 8009284:	4313      	orrs	r3, r2
 8009286:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	693a      	ldr	r2, [r7, #16]
 800928c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685a      	ldr	r2, [r3, #4]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	697a      	ldr	r2, [r7, #20]
 80092a0:	621a      	str	r2, [r3, #32]
}
 80092a2:	bf00      	nop
 80092a4:	371c      	adds	r7, #28
 80092a6:	46bd      	mov	sp, r7
 80092a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ac:	4770      	bx	lr
 80092ae:	bf00      	nop
 80092b0:	fffeff8f 	.word	0xfffeff8f
 80092b4:	40010000 	.word	0x40010000
 80092b8:	40010400 	.word	0x40010400

080092bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092bc:	b480      	push	{r7}
 80092be:	b087      	sub	sp, #28
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80092c6:	2300      	movs	r3, #0
 80092c8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80092ca:	2300      	movs	r3, #0
 80092cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 80092ce:	2300      	movs	r3, #0
 80092d0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a1b      	ldr	r3, [r3, #32]
 80092d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a1b      	ldr	r3, [r3, #32]
 80092e2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	69db      	ldr	r3, [r3, #28]
 80092ee:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092f0:	693a      	ldr	r2, [r7, #16]
 80092f2:	4b20      	ldr	r3, [pc, #128]	; (8009374 <TIM_OC4_SetConfig+0xb8>)
 80092f4:	4013      	ands	r3, r2
 80092f6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092f8:	693b      	ldr	r3, [r7, #16]
 80092fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092fe:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	021b      	lsls	r3, r3, #8
 8009306:	693a      	ldr	r2, [r7, #16]
 8009308:	4313      	orrs	r3, r2
 800930a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009312:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	031b      	lsls	r3, r3, #12
 800931a:	68fa      	ldr	r2, [r7, #12]
 800931c:	4313      	orrs	r3, r2
 800931e:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a15      	ldr	r2, [pc, #84]	; (8009378 <TIM_OC4_SetConfig+0xbc>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d003      	beq.n	8009330 <TIM_OC4_SetConfig+0x74>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a14      	ldr	r2, [pc, #80]	; (800937c <TIM_OC4_SetConfig+0xc0>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d101      	bne.n	8009334 <TIM_OC4_SetConfig+0x78>
 8009330:	2301      	movs	r3, #1
 8009332:	e000      	b.n	8009336 <TIM_OC4_SetConfig+0x7a>
 8009334:	2300      	movs	r3, #0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d009      	beq.n	800934e <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009340:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	695b      	ldr	r3, [r3, #20]
 8009346:	019b      	lsls	r3, r3, #6
 8009348:	697a      	ldr	r2, [r7, #20]
 800934a:	4313      	orrs	r3, r2
 800934c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	697a      	ldr	r2, [r7, #20]
 8009352:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	685a      	ldr	r2, [r3, #4]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	68fa      	ldr	r2, [r7, #12]
 8009366:	621a      	str	r2, [r3, #32]
}
 8009368:	bf00      	nop
 800936a:	371c      	adds	r7, #28
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr
 8009374:	feff8fff 	.word	0xfeff8fff
 8009378:	40010000 	.word	0x40010000
 800937c:	40010400 	.word	0x40010400

08009380 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009380:	b480      	push	{r7}
 8009382:	b087      	sub	sp, #28
 8009384:	af00      	add	r7, sp, #0
 8009386:	60f8      	str	r0, [r7, #12]
 8009388:	60b9      	str	r1, [r7, #8]
 800938a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 800938c:	2300      	movs	r3, #0
 800938e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8009390:	2300      	movs	r3, #0
 8009392:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a1b      	ldr	r3, [r3, #32]
 8009398:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	f023 0201 	bic.w	r2, r3, #1
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	699b      	ldr	r3, [r3, #24]
 80093aa:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	011b      	lsls	r3, r3, #4
 80093b8:	697a      	ldr	r2, [r7, #20]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f023 030a 	bic.w	r3, r3, #10
 80093c4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80093c6:	693a      	ldr	r2, [r7, #16]
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	697a      	ldr	r2, [r7, #20]
 80093d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	621a      	str	r2, [r3, #32]
}
 80093da:	bf00      	nop
 80093dc:	371c      	adds	r7, #28
 80093de:	46bd      	mov	sp, r7
 80093e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e4:	4770      	bx	lr

080093e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093e6:	b480      	push	{r7}
 80093e8:	b087      	sub	sp, #28
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	60f8      	str	r0, [r7, #12]
 80093ee:	60b9      	str	r1, [r7, #8]
 80093f0:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80093f6:	2300      	movs	r3, #0
 80093f8:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	6a1b      	ldr	r3, [r3, #32]
 80093fe:	f023 0210 	bic.w	r2, r3, #16
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6a1b      	ldr	r3, [r3, #32]
 8009410:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009418:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	031b      	lsls	r3, r3, #12
 800941e:	697a      	ldr	r2, [r7, #20]
 8009420:	4313      	orrs	r3, r2
 8009422:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800942a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	011b      	lsls	r3, r3, #4
 8009430:	693a      	ldr	r2, [r7, #16]
 8009432:	4313      	orrs	r3, r2
 8009434:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	693a      	ldr	r2, [r7, #16]
 8009440:	621a      	str	r2, [r3, #32]
}
 8009442:	bf00      	nop
 8009444:	371c      	adds	r7, #28
 8009446:	46bd      	mov	sp, r7
 8009448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944c:	4770      	bx	lr

0800944e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 800944e:	b480      	push	{r7}
 8009450:	b085      	sub	sp, #20
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]
 8009456:	460b      	mov	r3, r1
 8009458:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 800945a:	2300      	movs	r3, #0
 800945c:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	689b      	ldr	r3, [r3, #8]
 8009462:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800946a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800946c:	887b      	ldrh	r3, [r7, #2]
 800946e:	f043 0307 	orr.w	r3, r3, #7
 8009472:	b29b      	uxth	r3, r3
 8009474:	461a      	mov	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	4313      	orrs	r3, r2
 800947a:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	68fa      	ldr	r2, [r7, #12]
 8009480:	609a      	str	r2, [r3, #8]
}
 8009482:	bf00      	nop
 8009484:	3714      	adds	r7, #20
 8009486:	46bd      	mov	sp, r7
 8009488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948c:	4770      	bx	lr

0800948e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800948e:	b480      	push	{r7}
 8009490:	b087      	sub	sp, #28
 8009492:	af00      	add	r7, sp, #0
 8009494:	60f8      	str	r0, [r7, #12]
 8009496:	60b9      	str	r1, [r7, #8]
 8009498:	607a      	str	r2, [r7, #4]
 800949a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 800949c:	2300      	movs	r3, #0
 800949e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80094ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	021a      	lsls	r2, r3, #8
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	431a      	orrs	r2, r3
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	697a      	ldr	r2, [r7, #20]
 80094bc:	4313      	orrs	r3, r2
 80094be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	609a      	str	r2, [r3, #8]
} 
 80094c6:	bf00      	nop
 80094c8:	371c      	adds	r7, #28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr

080094d2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80094d2:	b480      	push	{r7}
 80094d4:	b087      	sub	sp, #28
 80094d6:	af00      	add	r7, sp, #0
 80094d8:	60f8      	str	r0, [r7, #12]
 80094da:	60b9      	str	r1, [r7, #8]
 80094dc:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 80094de:	2300      	movs	r3, #0
 80094e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80094e2:	2201      	movs	r2, #1
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	fa02 f303 	lsl.w	r3, r2, r3
 80094ea:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6a1a      	ldr	r2, [r3, #32]
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	43db      	mvns	r3, r3
 80094f4:	401a      	ands	r2, r3
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	6a1a      	ldr	r2, [r3, #32]
 80094fe:	6879      	ldr	r1, [r7, #4]
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	fa01 f303 	lsl.w	r3, r1, r3
 8009506:	431a      	orrs	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	621a      	str	r2, [r3, #32]
}
 800950c:	bf00      	nop
 800950e:	371c      	adds	r7, #28
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009528:	2b01      	cmp	r3, #1
 800952a:	d101      	bne.n	8009530 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800952c:	2302      	movs	r3, #2
 800952e:	e03d      	b.n	80095ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2201      	movs	r2, #1
 8009534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	689b      	ldr	r3, [r3, #8]
 8009546:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a1a      	ldr	r2, [pc, #104]	; (80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d004      	beq.n	800955c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a19      	ldr	r2, [pc, #100]	; (80095bc <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d108      	bne.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009562:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	4313      	orrs	r3, r2
 800956c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009574:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	68fa      	ldr	r2, [r7, #12]
 800957c:	4313      	orrs	r3, r2
 800957e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009586:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	4313      	orrs	r3, r2
 8009590:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68ba      	ldr	r2, [r7, #8]
 80095a0:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80095aa:	2300      	movs	r3, #0
} 
 80095ac:	4618      	mov	r0, r3
 80095ae:	3714      	adds	r7, #20
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr
 80095b8:	40010000 	.word	0x40010000
 80095bc:	40010400 	.word	0x40010400

080095c0 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b083      	sub	sp, #12
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80095c8:	bf00      	nop
 80095ca:	370c      	adds	r7, #12
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095dc:	bf00      	nop
 80095de:	370c      	adds	r7, #12
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr

080095e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d101      	bne.n	8009602 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80095fe:	2302      	movs	r3, #2
 8009600:	e105      	b.n	800980e <HAL_TIM_PWM_ConfigChannel+0x226>
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2201      	movs	r2, #1
 8009606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2202      	movs	r2, #2
 800960e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2b14      	cmp	r3, #20
 8009616:	f200 80f0 	bhi.w	80097fa <HAL_TIM_PWM_ConfigChannel+0x212>
 800961a:	a201      	add	r2, pc, #4	; (adr r2, 8009620 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800961c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009620:	08009675 	.word	0x08009675
 8009624:	080097fb 	.word	0x080097fb
 8009628:	080097fb 	.word	0x080097fb
 800962c:	080097fb 	.word	0x080097fb
 8009630:	080096b5 	.word	0x080096b5
 8009634:	080097fb 	.word	0x080097fb
 8009638:	080097fb 	.word	0x080097fb
 800963c:	080097fb 	.word	0x080097fb
 8009640:	080096f7 	.word	0x080096f7
 8009644:	080097fb 	.word	0x080097fb
 8009648:	080097fb 	.word	0x080097fb
 800964c:	080097fb 	.word	0x080097fb
 8009650:	08009737 	.word	0x08009737
 8009654:	080097fb 	.word	0x080097fb
 8009658:	080097fb 	.word	0x080097fb
 800965c:	080097fb 	.word	0x080097fb
 8009660:	08009779 	.word	0x08009779
 8009664:	080097fb 	.word	0x080097fb
 8009668:	080097fb 	.word	0x080097fb
 800966c:	080097fb 	.word	0x080097fb
 8009670:	080097b9 	.word	0x080097b9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	68b9      	ldr	r1, [r7, #8]
 800967a:	4618      	mov	r0, r3
 800967c:	f7ff fcb4 	bl	8008fe8 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	6812      	ldr	r2, [r2, #0]
 8009688:	6992      	ldr	r2, [r2, #24]
 800968a:	f042 0208 	orr.w	r2, r2, #8
 800968e:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68fa      	ldr	r2, [r7, #12]
 8009696:	6812      	ldr	r2, [r2, #0]
 8009698:	6992      	ldr	r2, [r2, #24]
 800969a:	f022 0204 	bic.w	r2, r2, #4
 800969e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68fa      	ldr	r2, [r7, #12]
 80096a6:	6812      	ldr	r2, [r2, #0]
 80096a8:	6991      	ldr	r1, [r2, #24]
 80096aa:	68ba      	ldr	r2, [r7, #8]
 80096ac:	6912      	ldr	r2, [r2, #16]
 80096ae:	430a      	orrs	r2, r1
 80096b0:	619a      	str	r2, [r3, #24]
    }
    break;
 80096b2:	e0a3      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	68b9      	ldr	r1, [r7, #8]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7ff fd0a 	bl	80090d4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	68fa      	ldr	r2, [r7, #12]
 80096c6:	6812      	ldr	r2, [r2, #0]
 80096c8:	6992      	ldr	r2, [r2, #24]
 80096ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096ce:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68fa      	ldr	r2, [r7, #12]
 80096d6:	6812      	ldr	r2, [r2, #0]
 80096d8:	6992      	ldr	r2, [r2, #24]
 80096da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	6812      	ldr	r2, [r2, #0]
 80096e8:	6991      	ldr	r1, [r2, #24]
 80096ea:	68ba      	ldr	r2, [r7, #8]
 80096ec:	6912      	ldr	r2, [r2, #16]
 80096ee:	0212      	lsls	r2, r2, #8
 80096f0:	430a      	orrs	r2, r1
 80096f2:	619a      	str	r2, [r3, #24]
    }
    break;
 80096f4:	e082      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68b9      	ldr	r1, [r7, #8]
 80096fc:	4618      	mov	r0, r3
 80096fe:	f7ff fd63 	bl	80091c8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	68fa      	ldr	r2, [r7, #12]
 8009708:	6812      	ldr	r2, [r2, #0]
 800970a:	69d2      	ldr	r2, [r2, #28]
 800970c:	f042 0208 	orr.w	r2, r2, #8
 8009710:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	6812      	ldr	r2, [r2, #0]
 800971a:	69d2      	ldr	r2, [r2, #28]
 800971c:	f022 0204 	bic.w	r2, r2, #4
 8009720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	68fa      	ldr	r2, [r7, #12]
 8009728:	6812      	ldr	r2, [r2, #0]
 800972a:	69d1      	ldr	r1, [r2, #28]
 800972c:	68ba      	ldr	r2, [r7, #8]
 800972e:	6912      	ldr	r2, [r2, #16]
 8009730:	430a      	orrs	r2, r1
 8009732:	61da      	str	r2, [r3, #28]
    }
    break;
 8009734:	e062      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	4618      	mov	r0, r3
 800973e:	f7ff fdbd 	bl	80092bc <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	6812      	ldr	r2, [r2, #0]
 800974a:	69d2      	ldr	r2, [r2, #28]
 800974c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009750:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68fa      	ldr	r2, [r7, #12]
 8009758:	6812      	ldr	r2, [r2, #0]
 800975a:	69d2      	ldr	r2, [r2, #28]
 800975c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009760:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	6812      	ldr	r2, [r2, #0]
 800976a:	69d1      	ldr	r1, [r2, #28]
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	6912      	ldr	r2, [r2, #16]
 8009770:	0212      	lsls	r2, r2, #8
 8009772:	430a      	orrs	r2, r1
 8009774:	61da      	str	r2, [r3, #28]
    }
    break;
 8009776:	e041      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68b9      	ldr	r1, [r7, #8]
 800977e:	4618      	mov	r0, r3
 8009780:	f000 f84a 	bl	8009818 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	6812      	ldr	r2, [r2, #0]
 800978c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800978e:	f042 0208 	orr.w	r2, r2, #8
 8009792:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	6812      	ldr	r2, [r2, #0]
 800979c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800979e:	f022 0204 	bic.w	r2, r2, #4
 80097a2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	6812      	ldr	r2, [r2, #0]
 80097ac:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80097ae:	68ba      	ldr	r2, [r7, #8]
 80097b0:	6912      	ldr	r2, [r2, #16]
 80097b2:	430a      	orrs	r2, r1
 80097b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 80097b6:	e021      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	68b9      	ldr	r1, [r7, #8]
 80097be:	4618      	mov	r0, r3
 80097c0:	f000 f882 	bl	80098c8 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	6812      	ldr	r2, [r2, #0]
 80097cc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80097ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097d2:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	6812      	ldr	r2, [r2, #0]
 80097dc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80097de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097e2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68fa      	ldr	r2, [r7, #12]
 80097ea:	6812      	ldr	r2, [r2, #0]
 80097ec:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80097ee:	68ba      	ldr	r2, [r7, #8]
 80097f0:	6912      	ldr	r2, [r2, #16]
 80097f2:	0212      	lsls	r2, r2, #8
 80097f4:	430a      	orrs	r2, r1
 80097f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 80097f8:	e000      	b.n	80097fc <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 80097fa:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2200      	movs	r2, #0
 8009808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 800980c:	2300      	movs	r3, #0
}
 800980e:	4618      	mov	r0, r3
 8009810:	3710      	adds	r7, #16
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop

08009818 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009818:	b480      	push	{r7}
 800981a:	b087      	sub	sp, #28
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8009822:	2300      	movs	r3, #0
 8009824:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8009826:	2300      	movs	r3, #0
 8009828:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 800982a:	2300      	movs	r3, #0
 800982c:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6a1b      	ldr	r3, [r3, #32]
 8009832:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a1b      	ldr	r3, [r3, #32]
 800983e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800984a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800984c:	693a      	ldr	r2, [r7, #16]
 800984e:	4b1b      	ldr	r3, [pc, #108]	; (80098bc <TIM_OC5_SetConfig+0xa4>)
 8009850:	4013      	ands	r3, r2
 8009852:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	693a      	ldr	r2, [r7, #16]
 800985a:	4313      	orrs	r3, r2
 800985c:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009864:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	041b      	lsls	r3, r3, #16
 800986c:	68fa      	ldr	r2, [r7, #12]
 800986e:	4313      	orrs	r3, r2
 8009870:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	4a12      	ldr	r2, [pc, #72]	; (80098c0 <TIM_OC5_SetConfig+0xa8>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d003      	beq.n	8009882 <TIM_OC5_SetConfig+0x6a>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a11      	ldr	r2, [pc, #68]	; (80098c4 <TIM_OC5_SetConfig+0xac>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d109      	bne.n	8009896 <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009888:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	695b      	ldr	r3, [r3, #20]
 800988e:	021b      	lsls	r3, r3, #8
 8009890:	697a      	ldr	r2, [r7, #20]
 8009892:	4313      	orrs	r3, r2
 8009894:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	697a      	ldr	r2, [r7, #20]
 800989a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	693a      	ldr	r2, [r7, #16]
 80098a0:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	685a      	ldr	r2, [r3, #4]
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	621a      	str	r2, [r3, #32]
}
 80098b0:	bf00      	nop
 80098b2:	371c      	adds	r7, #28
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr
 80098bc:	fffeff8f 	.word	0xfffeff8f
 80098c0:	40010000 	.word	0x40010000
 80098c4:	40010400 	.word	0x40010400

080098c8 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b087      	sub	sp, #28
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
 80098d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80098d2:	2300      	movs	r3, #0
 80098d4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80098d6:	2300      	movs	r3, #0
 80098d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a1b      	ldr	r3, [r3, #32]
 80098e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6a1b      	ldr	r3, [r3, #32]
 80098ee:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098fa:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	4b1c      	ldr	r3, [pc, #112]	; (8009970 <TIM_OC6_SetConfig+0xa8>)
 8009900:	4013      	ands	r3, r2
 8009902:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	021b      	lsls	r3, r3, #8
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	4313      	orrs	r3, r2
 800990e:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009916:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	051b      	lsls	r3, r3, #20
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	4313      	orrs	r3, r2
 8009922:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a13      	ldr	r2, [pc, #76]	; (8009974 <TIM_OC6_SetConfig+0xac>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d003      	beq.n	8009934 <TIM_OC6_SetConfig+0x6c>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	4a12      	ldr	r2, [pc, #72]	; (8009978 <TIM_OC6_SetConfig+0xb0>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d109      	bne.n	8009948 <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009934:	697b      	ldr	r3, [r7, #20]
 8009936:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800993a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	029b      	lsls	r3, r3, #10
 8009942:	697a      	ldr	r2, [r7, #20]
 8009944:	4313      	orrs	r3, r2
 8009946:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	697a      	ldr	r2, [r7, #20]
 800994c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	685a      	ldr	r2, [r3, #4]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	621a      	str	r2, [r3, #32]
}
 8009962:	bf00      	nop
 8009964:	371c      	adds	r7, #28
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr
 800996e:	bf00      	nop
 8009970:	feff8fff 	.word	0xfeff8fff
 8009974:	40010000 	.word	0x40010000
 8009978:	40010400 	.word	0x40010400

0800997c <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b082      	sub	sp, #8
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d101      	bne.n	800998e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800998a:	2301      	movs	r3, #1
 800998c:	e043      	b.n	8009a16 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009994:	b2db      	uxtb	r3, r3
 8009996:	2b00      	cmp	r3, #0
 8009998:	d106      	bne.n	80099a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2200      	movs	r2, #0
 800999e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f00f f91e 	bl	8018be4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2224      	movs	r2, #36	; 0x24
 80099ac:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	6812      	ldr	r2, [r2, #0]
 80099b8:	6812      	ldr	r2, [r2, #0]
 80099ba:	f022 0201 	bic.w	r2, r2, #1
 80099be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f000 fce7 	bl	800a394 <UART_SetConfig>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d101      	bne.n	80099d0 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	e022      	b.n	8009a16 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d002      	beq.n	80099de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 ff49 	bl	800a870 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	687a      	ldr	r2, [r7, #4]
 80099e4:	6812      	ldr	r2, [r2, #0]
 80099e6:	6852      	ldr	r2, [r2, #4]
 80099e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80099ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	6812      	ldr	r2, [r2, #0]
 80099f6:	6892      	ldr	r2, [r2, #8]
 80099f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80099fc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	6812      	ldr	r2, [r2, #0]
 8009a06:	6812      	ldr	r2, [r2, #0]
 8009a08:	f042 0201 	orr.w	r2, r2, #1
 8009a0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 ffd0 	bl	800a9b4 <UART_CheckIdleState>
 8009a14:	4603      	mov	r3, r0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3708      	adds	r7, #8
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}

08009a1e <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8009a1e:	b580      	push	{r7, lr}
 8009a20:	b082      	sub	sp, #8
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d101      	bne.n	8009a30 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	e02a      	b.n	8009a86 <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2224      	movs	r2, #36	; 0x24
 8009a34:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	6812      	ldr	r2, [r2, #0]
 8009a40:	6812      	ldr	r2, [r2, #0]
 8009a42:	f022 0201 	bic.w	r2, r2, #1
 8009a46:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2200      	movs	r2, #0
 8009a56:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f00f fa01 	bl	8018e68 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2200      	movs	r2, #0
 8009a78:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3708      	adds	r7, #8
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
	...

08009a90 <HAL_UART_Transmit_DMA>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	60f8      	str	r0, [r7, #12]
 8009a98:	60b9      	str	r1, [r7, #8]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	2b20      	cmp	r3, #32
 8009aa8:	d154      	bne.n	8009b54 <HAL_UART_Transmit_DMA+0xc4>
  {
    if((pData == NULL ) || (Size == 0U))
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d002      	beq.n	8009ab6 <HAL_UART_Transmit_DMA+0x26>
 8009ab0:	88fb      	ldrh	r3, [r7, #6]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d101      	bne.n	8009aba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e04d      	b.n	8009b56 <HAL_UART_Transmit_DMA+0xc6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d101      	bne.n	8009ac8 <HAL_UART_Transmit_DMA+0x38>
 8009ac4:	2302      	movs	r3, #2
 8009ac6:	e046      	b.n	8009b56 <HAL_UART_Transmit_DMA+0xc6>
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2201      	movs	r2, #1
 8009acc:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	88fa      	ldrh	r2, [r7, #6]
 8009ada:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	88fa      	ldrh	r2, [r7, #6]
 8009ae2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2221      	movs	r2, #33	; 0x21
 8009af0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009af8:	4a19      	ldr	r2, [pc, #100]	; (8009b60 <HAL_UART_Transmit_DMA+0xd0>)
 8009afa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b00:	4a18      	ldr	r2, [pc, #96]	; (8009b64 <HAL_UART_Transmit_DMA+0xd4>)
 8009b02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b08:	4a17      	ldr	r2, [pc, #92]	; (8009b68 <HAL_UART_Transmit_DMA+0xd8>)
 8009b0a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b10:	2200      	movs	r2, #0
 8009b12:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 8009b14:	f107 0308 	add.w	r3, r7, #8
 8009b18:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	6819      	ldr	r1, [r3, #0]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3328      	adds	r3, #40	; 0x28
 8009b28:	461a      	mov	r2, r3
 8009b2a:	88fb      	ldrh	r3, [r7, #6]
 8009b2c:	f7f8 fa04 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	2240      	movs	r2, #64	; 0x40
 8009b36:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68fa      	ldr	r2, [r7, #12]
 8009b46:	6812      	ldr	r2, [r2, #0]
 8009b48:	6892      	ldr	r2, [r2, #8]
 8009b4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009b4e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009b50:	2300      	movs	r3, #0
 8009b52:	e000      	b.n	8009b56 <HAL_UART_Transmit_DMA+0xc6>
  }
  else
  {
    return HAL_BUSY;
 8009b54:	2302      	movs	r3, #2
  }
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3718      	adds	r7, #24
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	08009f91 	.word	0x08009f91
 8009b64:	08009fe5 	.word	0x08009fe5
 8009b68:	0800a087 	.word	0x0800a087

08009b6c <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b086      	sub	sp, #24
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	4613      	mov	r3, r2
 8009b78:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009b80:	b2db      	uxtb	r3, r3
 8009b82:	2b20      	cmp	r3, #32
 8009b84:	d15c      	bne.n	8009c40 <HAL_UART_Receive_DMA+0xd4>
  {
    if((pData == NULL ) || (Size == 0U))
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d002      	beq.n	8009b92 <HAL_UART_Receive_DMA+0x26>
 8009b8c:	88fb      	ldrh	r3, [r7, #6]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d101      	bne.n	8009b96 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009b92:	2301      	movs	r3, #1
 8009b94:	e055      	b.n	8009c42 <HAL_UART_Receive_DMA+0xd6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	d101      	bne.n	8009ba4 <HAL_UART_Receive_DMA+0x38>
 8009ba0:	2302      	movs	r3, #2
 8009ba2:	e04e      	b.n	8009c42 <HAL_UART_Receive_DMA+0xd6>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8009bac:	68ba      	ldr	r2, [r7, #8]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	88fa      	ldrh	r2, [r7, #6]
 8009bb6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2222      	movs	r2, #34	; 0x22
 8009bc4:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bcc:	4a1f      	ldr	r2, [pc, #124]	; (8009c4c <HAL_UART_Receive_DMA+0xe0>)
 8009bce:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bd4:	4a1e      	ldr	r2, [pc, #120]	; (8009c50 <HAL_UART_Receive_DMA+0xe4>)
 8009bd6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009bdc:	4a1d      	ldr	r2, [pc, #116]	; (8009c54 <HAL_UART_Receive_DMA+0xe8>)
 8009bde:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009be4:	2200      	movs	r2, #0
 8009be6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 8009be8:	f107 0308 	add.w	r3, r7, #8
 8009bec:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3324      	adds	r3, #36	; 0x24
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	88fb      	ldrh	r3, [r7, #6]
 8009c00:	f7f8 f99a 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	6812      	ldr	r2, [r2, #0]
 8009c14:	6812      	ldr	r2, [r2, #0]
 8009c16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c1a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	6812      	ldr	r2, [r2, #0]
 8009c24:	6892      	ldr	r2, [r2, #8]
 8009c26:	f042 0201 	orr.w	r2, r2, #1
 8009c2a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	68fa      	ldr	r2, [r7, #12]
 8009c32:	6812      	ldr	r2, [r2, #0]
 8009c34:	6892      	ldr	r2, [r2, #8]
 8009c36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c3a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	e000      	b.n	8009c42 <HAL_UART_Receive_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8009c40:	2302      	movs	r3, #2
  }
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3718      	adds	r7, #24
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	0800a001 	.word	0x0800a001
 8009c50:	0800a06b 	.word	0x0800a06b
 8009c54:	0800a087 	.word	0x0800a087

08009c58 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  /* Stop UART DMA Tx request if ongoing */
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009c66:	b2db      	uxtb	r3, r3
 8009c68:	2b21      	cmp	r3, #33	; 0x21
 8009c6a:	d11a      	bne.n	8009ca2 <HAL_UART_DMAStop+0x4a>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d013      	beq.n	8009ca2 <HAL_UART_DMAStop+0x4a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	6812      	ldr	r2, [r2, #0]
 8009c82:	6892      	ldr	r2, [r2, #8]
 8009c84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c88:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d004      	beq.n	8009c9c <HAL_UART_DMAStop+0x44>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c96:	4618      	mov	r0, r3
 8009c98:	f7f8 f9ae 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndTxTransfer(huart);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 fb45 	bl	800a32c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	2b22      	cmp	r3, #34	; 0x22
 8009cac:	d11a      	bne.n	8009ce4 <HAL_UART_DMAStop+0x8c>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d013      	beq.n	8009ce4 <HAL_UART_DMAStop+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	687a      	ldr	r2, [r7, #4]
 8009cc2:	6812      	ldr	r2, [r2, #0]
 8009cc4:	6892      	ldr	r2, [r2, #8]
 8009cc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cca:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d004      	beq.n	8009cde <HAL_UART_DMAStop+0x86>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f7f8 f98d 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndRxTransfer(huart);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fb3a 	bl	800a358 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3708      	adds	r7, #8
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
	...

08009cf0 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	69db      	ldr	r3, [r3, #28]
 8009cfe:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	f003 030f 	and.w	r3, r3, #15
 8009d16:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d10d      	bne.n	8009d3a <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f003 0320 	and.w	r3, r3, #32
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d008      	beq.n	8009d3a <HAL_UART_IRQHandler+0x4a>
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	f003 0320 	and.w	r3, r3, #32
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d003      	beq.n	8009d3a <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fa8f 	bl	800a256 <UART_Receive_IT>
      return;
 8009d38:	e0da      	b.n	8009ef0 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	f000 80b9 	beq.w	8009eb4 <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	f003 0301 	and.w	r3, r3, #1
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d105      	bne.n	8009d58 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	f000 80ae 	beq.w	8009eb4 <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	f003 0301 	and.w	r3, r3, #1
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00e      	beq.n	8009d80 <HAL_UART_IRQHandler+0x90>
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d009      	beq.n	8009d80 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2201      	movs	r2, #1
 8009d72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d78:	f043 0201 	orr.w	r2, r3, #1
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	f003 0302 	and.w	r3, r3, #2
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d00e      	beq.n	8009da8 <HAL_UART_IRQHandler+0xb8>
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f003 0301 	and.w	r3, r3, #1
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d009      	beq.n	8009da8 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	2202      	movs	r2, #2
 8009d9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009da0:	f043 0204 	orr.w	r2, r3, #4
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	f003 0304 	and.w	r3, r3, #4
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d00e      	beq.n	8009dd0 <HAL_UART_IRQHandler+0xe0>
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	f003 0301 	and.w	r3, r3, #1
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d009      	beq.n	8009dd0 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2204      	movs	r2, #4
 8009dc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dc8:	f043 0202 	orr.w	r2, r3, #2
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009dd0:	697b      	ldr	r3, [r7, #20]
 8009dd2:	f003 0308 	and.w	r3, r3, #8
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d013      	beq.n	8009e02 <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d104      	bne.n	8009dee <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d009      	beq.n	8009e02 <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	2208      	movs	r2, #8
 8009df4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dfa:	f043 0208 	orr.w	r2, r3, #8
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d071      	beq.n	8009eee <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	f003 0320 	and.w	r3, r3, #32
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d007      	beq.n	8009e24 <HAL_UART_IRQHandler+0x134>
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	f003 0320 	and.w	r3, r3, #32
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d002      	beq.n	8009e24 <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fa19 	bl	800a256 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009e28:	f003 0308 	and.w	r3, r3, #8
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d106      	bne.n	8009e3e <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	689b      	ldr	r3, [r3, #8]
 8009e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d031      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 fa8a 	bl	800a358 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	689b      	ldr	r3, [r3, #8]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d023      	beq.n	8009e9a <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	687a      	ldr	r2, [r7, #4]
 8009e58:	6812      	ldr	r2, [r2, #0]
 8009e5a:	6892      	ldr	r2, [r2, #8]
 8009e5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e60:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d013      	beq.n	8009e92 <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e6e:	4a22      	ldr	r2, [pc, #136]	; (8009ef8 <HAL_UART_IRQHandler+0x208>)
 8009e70:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7f8 f92e 	bl	80020d8 <HAL_DMA_Abort_IT>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d016      	beq.n	8009eb0 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e88:	687a      	ldr	r2, [r7, #4]
 8009e8a:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8009e8c:	4610      	mov	r0, r2
 8009e8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e90:	e00e      	b.n	8009eb0 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 f967 	bl	800a166 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e98:	e00a      	b.n	8009eb0 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 f963 	bl	800a166 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ea0:	e006      	b.n	8009eb0 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 f95f 	bl	800a166 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2200      	movs	r2, #0
 8009eac:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8009eae:	e01e      	b.n	8009eee <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009eb0:	bf00      	nop
    return;
 8009eb2:	e01c      	b.n	8009eee <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d008      	beq.n	8009ed0 <HAL_UART_IRQHandler+0x1e0>
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d003      	beq.n	8009ed0 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 f956 	bl	800a17a <UART_Transmit_IT>
    return;
 8009ece:	e00f      	b.n	8009ef0 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d00a      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x200>
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d005      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 f99e 	bl	800a226 <UART_EndTransmit_IT>
    return;
 8009eea:	bf00      	nop
 8009eec:	e000      	b.n	8009ef0 <HAL_UART_IRQHandler+0x200>
    return;
 8009eee:	bf00      	nop
  }

}
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	0800a0ff 	.word	0x0800a0ff

08009efc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	603b      	str	r3, [r7, #0]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f0c:	e02c      	b.n	8009f68 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f14:	d028      	beq.n	8009f68 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d007      	beq.n	8009f2c <UART_WaitOnFlagUntilTimeout+0x30>
 8009f1c:	f7f7 f852 	bl	8000fc4 <HAL_GetTick>
 8009f20:	4602      	mov	r2, r0
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	1ad2      	subs	r2, r2, r3
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d31d      	bcc.n	8009f68 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	68fa      	ldr	r2, [r7, #12]
 8009f32:	6812      	ldr	r2, [r2, #0]
 8009f34:	6812      	ldr	r2, [r2, #0]
 8009f36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009f3a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	68fa      	ldr	r2, [r7, #12]
 8009f42:	6812      	ldr	r2, [r2, #0]
 8009f44:	6892      	ldr	r2, [r2, #8]
 8009f46:	f022 0201 	bic.w	r2, r2, #1
 8009f4a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2220      	movs	r2, #32
 8009f50:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2220      	movs	r2, #32
 8009f58:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8009f64:	2303      	movs	r3, #3
 8009f66:	e00f      	b.n	8009f88 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	69da      	ldr	r2, [r3, #28]
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	401a      	ands	r2, r3
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	429a      	cmp	r2, r3
 8009f76:	bf0c      	ite	eq
 8009f78:	2301      	moveq	r3, #1
 8009f7a:	2300      	movne	r3, #0
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	461a      	mov	r2, r3
 8009f80:	79fb      	ldrb	r3, [r7, #7]
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d0c3      	beq.n	8009f0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3710      	adds	r7, #16
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f9c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d114      	bne.n	8009fd6 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	6812      	ldr	r2, [r2, #0]
 8009fbc:	6892      	ldr	r2, [r2, #8]
 8009fbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fc2:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	68fa      	ldr	r2, [r7, #12]
 8009fca:	6812      	ldr	r2, [r2, #0]
 8009fcc:	6812      	ldr	r2, [r2, #0]
 8009fce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009fd2:	601a      	str	r2, [r3, #0]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8009fd4:	e002      	b.n	8009fdc <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8009fd6:	68f8      	ldr	r0, [r7, #12]
 8009fd8:	f000 f8a7 	bl	800a12a <HAL_UART_TxCpltCallback>
}
 8009fdc:	bf00      	nop
 8009fde:	3710      	adds	r7, #16
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff0:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f000 f8a3 	bl	800a13e <HAL_UART_TxHalfCpltCallback>
}
 8009ff8:	bf00      	nop
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d11f      	bne.n	800a05c <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2200      	movs	r2, #0
 800a020:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	6812      	ldr	r2, [r2, #0]
 800a02c:	6812      	ldr	r2, [r2, #0]
 800a02e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a032:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	6812      	ldr	r2, [r2, #0]
 800a03c:	6892      	ldr	r2, [r2, #8]
 800a03e:	f022 0201 	bic.w	r2, r2, #1
 800a042:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	6812      	ldr	r2, [r2, #0]
 800a04c:	6892      	ldr	r2, [r2, #8]
 800a04e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a052:	609a      	str	r2, [r3, #8]

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2220      	movs	r2, #32
 800a058:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f011 fba5 	bl	801b7ac <HAL_UART_RxCpltCallback>
}
 800a062:	bf00      	nop
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b084      	sub	sp, #16
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a076:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 800a078:	68f8      	ldr	r0, [r7, #12]
 800a07a:	f000 f86a 	bl	800a152 <HAL_UART_RxHalfCpltCallback>
}
 800a07e:	bf00      	nop
 800a080:	3710      	adds	r7, #16
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}

0800a086 <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b084      	sub	sp, #16
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a092:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2200      	movs	r2, #0
 800a098:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	2b21      	cmp	r3, #33	; 0x21
 800a0ae:	d109      	bne.n	800a0c4 <UART_DMAError+0x3e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d002      	beq.n	800a0c4 <UART_DMAError+0x3e>
  {
    UART_EndTxTransfer(huart);
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f000 f934 	bl	800a32c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b22      	cmp	r3, #34	; 0x22
 800a0ce:	d109      	bne.n	800a0e4 <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d002      	beq.n	800a0e4 <UART_DMAError+0x5e>
  {
    UART_EndRxTransfer(huart);
 800a0de:	68f8      	ldr	r0, [r7, #12]
 800a0e0:	f000 f93a 	bl	800a358 <UART_EndRxTransfer>
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a0e8:	f043 0210 	orr.w	r2, r3, #16
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 800a0f0:	68f8      	ldr	r0, [r7, #12]
 800a0f2:	f000 f838 	bl	800a166 <HAL_UART_ErrorCallback>
}
 800a0f6:	bf00      	nop
 800a0f8:	3710      	adds	r7, #16
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}

0800a0fe <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b084      	sub	sp, #16
 800a102:	af00      	add	r7, sp, #0
 800a104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	2200      	movs	r2, #0
 800a110:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2200      	movs	r2, #0
 800a118:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 800a11c:	68f8      	ldr	r0, [r7, #12]
 800a11e:	f000 f822 	bl	800a166 <HAL_UART_ErrorCallback>
}
 800a122:	bf00      	nop
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a12a:	b480      	push	{r7}
 800a12c:	b083      	sub	sp, #12
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 800a132:	bf00      	nop
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a13e:	b480      	push	{r7}
 800a140:	b083      	sub	sp, #12
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file
   */
}
 800a146:	bf00      	nop
 800a148:	370c      	adds	r7, #12
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a152:	b480      	push	{r7}
 800a154:	b083      	sub	sp, #12
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file
   */
}
 800a15a:	bf00      	nop
 800a15c:	370c      	adds	r7, #12
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a166:	b480      	push	{r7}
 800a168:	b083      	sub	sp, #12
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 800a16e:	bf00      	nop
 800a170:	370c      	adds	r7, #12
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr

0800a17a <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b085      	sub	sp, #20
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	2b21      	cmp	r3, #33	; 0x21
 800a18c:	d144      	bne.n	800a218 <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a194:	b29b      	uxth	r3, r3
 800a196:	2b00      	cmp	r3, #0
 800a198:	d111      	bne.n	800a1be <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	6812      	ldr	r2, [r2, #0]
 800a1a2:	6812      	ldr	r2, [r2, #0]
 800a1a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a1a8:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	6812      	ldr	r2, [r2, #0]
 800a1b2:	6812      	ldr	r2, [r2, #0]
 800a1b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a1b8:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	e02d      	b.n	800a21a <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	689b      	ldr	r3, [r3, #8]
 800a1c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1c6:	d113      	bne.n	800a1f0 <UART_Transmit_IT+0x76>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d10f      	bne.n	800a1f0 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1d4:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	8812      	ldrh	r2, [r2, #0]
 800a1de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1e2:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1e8:	1c9a      	adds	r2, r3, #2
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	64da      	str	r2, [r3, #76]	; 0x4c
 800a1ee:	e008      	b.n	800a202 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a1f8:	1c58      	adds	r0, r3, #1
 800a1fa:	6879      	ldr	r1, [r7, #4]
 800a1fc:	64c8      	str	r0, [r1, #76]	; 0x4c
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a208:	b29b      	uxth	r3, r3
 800a20a:	3b01      	subs	r3, #1
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 800a214:	2300      	movs	r3, #0
 800a216:	e000      	b.n	800a21a <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 800a218:	2302      	movs	r3, #2
  }
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b082      	sub	sp, #8
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	6812      	ldr	r2, [r2, #0]
 800a236:	6812      	ldr	r2, [r2, #0]
 800a238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a23c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2220      	movs	r2, #32
 800a242:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f7ff ff6f 	bl	800a12a <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3708      	adds	r7, #8
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a256:	b580      	push	{r7, lr}
 800a258:	b084      	sub	sp, #16
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a264:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	2b22      	cmp	r3, #34	; 0x22
 800a270:	d14f      	bne.n	800a312 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	689b      	ldr	r3, [r3, #8]
 800a276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a27a:	d115      	bne.n	800a2a8 <UART_Receive_IT+0x52>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	691b      	ldr	r3, [r3, #16]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d111      	bne.n	800a2a8 <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a288:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a290:	b29a      	uxth	r2, r3
 800a292:	89fb      	ldrh	r3, [r7, #14]
 800a294:	4013      	ands	r3, r2
 800a296:	b29a      	uxth	r2, r3
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2a0:	1c9a      	adds	r2, r3, #2
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	655a      	str	r2, [r3, #84]	; 0x54
 800a2a6:	e00d      	b.n	800a2c4 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ac:	1c59      	adds	r1, r3, #1
 800a2ae:	687a      	ldr	r2, [r7, #4]
 800a2b0:	6551      	str	r1, [r2, #84]	; 0x54
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	6812      	ldr	r2, [r2, #0]
 800a2b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a2b8:	b2d1      	uxtb	r1, r2
 800a2ba:	89fa      	ldrh	r2, [r7, #14]
 800a2bc:	b2d2      	uxtb	r2, r2
 800a2be:	400a      	ands	r2, r1
 800a2c0:	b2d2      	uxtb	r2, r2
 800a2c2:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a2ca:	b29b      	uxth	r3, r3
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d118      	bne.n	800a30e <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	687a      	ldr	r2, [r7, #4]
 800a2e2:	6812      	ldr	r2, [r2, #0]
 800a2e4:	6812      	ldr	r2, [r2, #0]
 800a2e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a2ea:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	687a      	ldr	r2, [r7, #4]
 800a2f2:	6812      	ldr	r2, [r2, #0]
 800a2f4:	6892      	ldr	r2, [r2, #8]
 800a2f6:	f022 0201 	bic.w	r2, r2, #1
 800a2fa:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2220      	movs	r2, #32
 800a300:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f011 fa51 	bl	801b7ac <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	e00a      	b.n	800a324 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	e008      	b.n	800a324 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	6812      	ldr	r2, [r2, #0]
 800a31a:	6992      	ldr	r2, [r2, #24]
 800a31c:	f042 0208 	orr.w	r2, r2, #8
 800a320:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 800a322:	2302      	movs	r3, #2
  }
}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b083      	sub	sp, #12
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	6812      	ldr	r2, [r2, #0]
 800a33c:	6812      	ldr	r2, [r2, #0]
 800a33e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a342:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2220      	movs	r2, #32
 800a348:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	6812      	ldr	r2, [r2, #0]
 800a368:	6812      	ldr	r2, [r2, #0]
 800a36a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a36e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	6812      	ldr	r2, [r2, #0]
 800a378:	6892      	ldr	r2, [r2, #8]
 800a37a:	f022 0201 	bic.w	r2, r2, #1
 800a37e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2220      	movs	r2, #32
 800a384:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800a388:	bf00      	nop
 800a38a:	370c      	adds	r7, #12
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr

0800a394 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a394:	b590      	push	{r4, r7, lr}
 800a396:	b087      	sub	sp, #28
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800a39c:	2300      	movs	r3, #0
 800a39e:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800a3a0:	2310      	movs	r3, #16
 800a3a2:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	689a      	ldr	r2, [r3, #8]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	691b      	ldr	r3, [r3, #16]
 800a3b8:	431a      	orrs	r2, r3
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	695b      	ldr	r3, [r3, #20]
 800a3be:	431a      	orrs	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	69db      	ldr	r3, [r3, #28]
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681a      	ldr	r2, [r3, #0]
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	6819      	ldr	r1, [r3, #0]
 800a3d2:	4baa      	ldr	r3, [pc, #680]	; (800a67c <UART_SetConfig+0x2e8>)
 800a3d4:	400b      	ands	r3, r1
 800a3d6:	68f9      	ldr	r1, [r7, #12]
 800a3d8:	430b      	orrs	r3, r1
 800a3da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	687a      	ldr	r2, [r7, #4]
 800a3e2:	6812      	ldr	r2, [r2, #0]
 800a3e4:	6852      	ldr	r2, [r2, #4]
 800a3e6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	68d2      	ldr	r2, [r2, #12]
 800a3ee:	430a      	orrs	r2, r1
 800a3f0:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	699a      	ldr	r2, [r3, #24]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6a1b      	ldr	r3, [r3, #32]
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	6812      	ldr	r2, [r2, #0]
 800a406:	6892      	ldr	r2, [r2, #8]
 800a408:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800a40c:	68fa      	ldr	r2, [r7, #12]
 800a40e:	430a      	orrs	r2, r1
 800a410:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a9a      	ldr	r2, [pc, #616]	; (800a680 <UART_SetConfig+0x2ec>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d11f      	bne.n	800a45c <UART_SetConfig+0xc8>
 800a41c:	4b99      	ldr	r3, [pc, #612]	; (800a684 <UART_SetConfig+0x2f0>)
 800a41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a422:	f003 0303 	and.w	r3, r3, #3
 800a426:	2b03      	cmp	r3, #3
 800a428:	f200 813e 	bhi.w	800a6a8 <UART_SetConfig+0x314>
 800a42c:	a201      	add	r2, pc, #4	; (adr r2, 800a434 <UART_SetConfig+0xa0>)
 800a42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a432:	bf00      	nop
 800a434:	0800a445 	.word	0x0800a445
 800a438:	0800a451 	.word	0x0800a451
 800a43c:	0800a44b 	.word	0x0800a44b
 800a440:	0800a457 	.word	0x0800a457
 800a444:	2301      	movs	r3, #1
 800a446:	75fb      	strb	r3, [r7, #23]
 800a448:	e12e      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a44a:	2302      	movs	r3, #2
 800a44c:	75fb      	strb	r3, [r7, #23]
 800a44e:	e12b      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a450:	2304      	movs	r3, #4
 800a452:	75fb      	strb	r3, [r7, #23]
 800a454:	e128      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a456:	2308      	movs	r3, #8
 800a458:	75fb      	strb	r3, [r7, #23]
 800a45a:	e125      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a89      	ldr	r2, [pc, #548]	; (800a688 <UART_SetConfig+0x2f4>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d130      	bne.n	800a4c8 <UART_SetConfig+0x134>
 800a466:	4b87      	ldr	r3, [pc, #540]	; (800a684 <UART_SetConfig+0x2f0>)
 800a468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a46c:	f003 030c 	and.w	r3, r3, #12
 800a470:	2b0c      	cmp	r3, #12
 800a472:	f200 8119 	bhi.w	800a6a8 <UART_SetConfig+0x314>
 800a476:	a201      	add	r2, pc, #4	; (adr r2, 800a47c <UART_SetConfig+0xe8>)
 800a478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47c:	0800a4b1 	.word	0x0800a4b1
 800a480:	0800a6a9 	.word	0x0800a6a9
 800a484:	0800a6a9 	.word	0x0800a6a9
 800a488:	0800a6a9 	.word	0x0800a6a9
 800a48c:	0800a4bd 	.word	0x0800a4bd
 800a490:	0800a6a9 	.word	0x0800a6a9
 800a494:	0800a6a9 	.word	0x0800a6a9
 800a498:	0800a6a9 	.word	0x0800a6a9
 800a49c:	0800a4b7 	.word	0x0800a4b7
 800a4a0:	0800a6a9 	.word	0x0800a6a9
 800a4a4:	0800a6a9 	.word	0x0800a6a9
 800a4a8:	0800a6a9 	.word	0x0800a6a9
 800a4ac:	0800a4c3 	.word	0x0800a4c3
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	75fb      	strb	r3, [r7, #23]
 800a4b4:	e0f8      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	75fb      	strb	r3, [r7, #23]
 800a4ba:	e0f5      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4bc:	2304      	movs	r3, #4
 800a4be:	75fb      	strb	r3, [r7, #23]
 800a4c0:	e0f2      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4c2:	2308      	movs	r3, #8
 800a4c4:	75fb      	strb	r3, [r7, #23]
 800a4c6:	e0ef      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a6f      	ldr	r2, [pc, #444]	; (800a68c <UART_SetConfig+0x2f8>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d11c      	bne.n	800a50c <UART_SetConfig+0x178>
 800a4d2:	4b6c      	ldr	r3, [pc, #432]	; (800a684 <UART_SetConfig+0x2f0>)
 800a4d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a4dc:	2b10      	cmp	r3, #16
 800a4de:	d00f      	beq.n	800a500 <UART_SetConfig+0x16c>
 800a4e0:	2b10      	cmp	r3, #16
 800a4e2:	d802      	bhi.n	800a4ea <UART_SetConfig+0x156>
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d005      	beq.n	800a4f4 <UART_SetConfig+0x160>
 800a4e8:	e0de      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4ea:	2b20      	cmp	r3, #32
 800a4ec:	d005      	beq.n	800a4fa <UART_SetConfig+0x166>
 800a4ee:	2b30      	cmp	r3, #48	; 0x30
 800a4f0:	d009      	beq.n	800a506 <UART_SetConfig+0x172>
 800a4f2:	e0d9      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	75fb      	strb	r3, [r7, #23]
 800a4f8:	e0d6      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	75fb      	strb	r3, [r7, #23]
 800a4fe:	e0d3      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a500:	2304      	movs	r3, #4
 800a502:	75fb      	strb	r3, [r7, #23]
 800a504:	e0d0      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a506:	2308      	movs	r3, #8
 800a508:	75fb      	strb	r3, [r7, #23]
 800a50a:	e0cd      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4a5f      	ldr	r2, [pc, #380]	; (800a690 <UART_SetConfig+0x2fc>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d11c      	bne.n	800a550 <UART_SetConfig+0x1bc>
 800a516:	4b5b      	ldr	r3, [pc, #364]	; (800a684 <UART_SetConfig+0x2f0>)
 800a518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a51c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a520:	2b40      	cmp	r3, #64	; 0x40
 800a522:	d00f      	beq.n	800a544 <UART_SetConfig+0x1b0>
 800a524:	2b40      	cmp	r3, #64	; 0x40
 800a526:	d802      	bhi.n	800a52e <UART_SetConfig+0x19a>
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d005      	beq.n	800a538 <UART_SetConfig+0x1a4>
 800a52c:	e0bc      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a52e:	2b80      	cmp	r3, #128	; 0x80
 800a530:	d005      	beq.n	800a53e <UART_SetConfig+0x1aa>
 800a532:	2bc0      	cmp	r3, #192	; 0xc0
 800a534:	d009      	beq.n	800a54a <UART_SetConfig+0x1b6>
 800a536:	e0b7      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a538:	2300      	movs	r3, #0
 800a53a:	75fb      	strb	r3, [r7, #23]
 800a53c:	e0b4      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a53e:	2302      	movs	r3, #2
 800a540:	75fb      	strb	r3, [r7, #23]
 800a542:	e0b1      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a544:	2304      	movs	r3, #4
 800a546:	75fb      	strb	r3, [r7, #23]
 800a548:	e0ae      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a54a:	2308      	movs	r3, #8
 800a54c:	75fb      	strb	r3, [r7, #23]
 800a54e:	e0ab      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a4f      	ldr	r2, [pc, #316]	; (800a694 <UART_SetConfig+0x300>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d120      	bne.n	800a59c <UART_SetConfig+0x208>
 800a55a:	4b4a      	ldr	r3, [pc, #296]	; (800a684 <UART_SetConfig+0x2f0>)
 800a55c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a564:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a568:	d012      	beq.n	800a590 <UART_SetConfig+0x1fc>
 800a56a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a56e:	d802      	bhi.n	800a576 <UART_SetConfig+0x1e2>
 800a570:	2b00      	cmp	r3, #0
 800a572:	d007      	beq.n	800a584 <UART_SetConfig+0x1f0>
 800a574:	e098      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a57a:	d006      	beq.n	800a58a <UART_SetConfig+0x1f6>
 800a57c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a580:	d009      	beq.n	800a596 <UART_SetConfig+0x202>
 800a582:	e091      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a584:	2300      	movs	r3, #0
 800a586:	75fb      	strb	r3, [r7, #23]
 800a588:	e08e      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a58a:	2302      	movs	r3, #2
 800a58c:	75fb      	strb	r3, [r7, #23]
 800a58e:	e08b      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a590:	2304      	movs	r3, #4
 800a592:	75fb      	strb	r3, [r7, #23]
 800a594:	e088      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a596:	2308      	movs	r3, #8
 800a598:	75fb      	strb	r3, [r7, #23]
 800a59a:	e085      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	4a3d      	ldr	r2, [pc, #244]	; (800a698 <UART_SetConfig+0x304>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	d120      	bne.n	800a5e8 <UART_SetConfig+0x254>
 800a5a6:	4b37      	ldr	r3, [pc, #220]	; (800a684 <UART_SetConfig+0x2f0>)
 800a5a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ac:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a5b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5b4:	d012      	beq.n	800a5dc <UART_SetConfig+0x248>
 800a5b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5ba:	d802      	bhi.n	800a5c2 <UART_SetConfig+0x22e>
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d007      	beq.n	800a5d0 <UART_SetConfig+0x23c>
 800a5c0:	e072      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5c6:	d006      	beq.n	800a5d6 <UART_SetConfig+0x242>
 800a5c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a5cc:	d009      	beq.n	800a5e2 <UART_SetConfig+0x24e>
 800a5ce:	e06b      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	75fb      	strb	r3, [r7, #23]
 800a5d4:	e068      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5d6:	2302      	movs	r3, #2
 800a5d8:	75fb      	strb	r3, [r7, #23]
 800a5da:	e065      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5dc:	2304      	movs	r3, #4
 800a5de:	75fb      	strb	r3, [r7, #23]
 800a5e0:	e062      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5e2:	2308      	movs	r3, #8
 800a5e4:	75fb      	strb	r3, [r7, #23]
 800a5e6:	e05f      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a2b      	ldr	r2, [pc, #172]	; (800a69c <UART_SetConfig+0x308>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d120      	bne.n	800a634 <UART_SetConfig+0x2a0>
 800a5f2:	4b24      	ldr	r3, [pc, #144]	; (800a684 <UART_SetConfig+0x2f0>)
 800a5f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5f8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a5fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a600:	d012      	beq.n	800a628 <UART_SetConfig+0x294>
 800a602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a606:	d802      	bhi.n	800a60e <UART_SetConfig+0x27a>
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d007      	beq.n	800a61c <UART_SetConfig+0x288>
 800a60c:	e04c      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a60e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a612:	d006      	beq.n	800a622 <UART_SetConfig+0x28e>
 800a614:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a618:	d009      	beq.n	800a62e <UART_SetConfig+0x29a>
 800a61a:	e045      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a61c:	2300      	movs	r3, #0
 800a61e:	75fb      	strb	r3, [r7, #23]
 800a620:	e042      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a622:	2302      	movs	r3, #2
 800a624:	75fb      	strb	r3, [r7, #23]
 800a626:	e03f      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a628:	2304      	movs	r3, #4
 800a62a:	75fb      	strb	r3, [r7, #23]
 800a62c:	e03c      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a62e:	2308      	movs	r3, #8
 800a630:	75fb      	strb	r3, [r7, #23]
 800a632:	e039      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a19      	ldr	r2, [pc, #100]	; (800a6a0 <UART_SetConfig+0x30c>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d135      	bne.n	800a6aa <UART_SetConfig+0x316>
 800a63e:	4b11      	ldr	r3, [pc, #68]	; (800a684 <UART_SetConfig+0x2f0>)
 800a640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a644:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a64c:	d012      	beq.n	800a674 <UART_SetConfig+0x2e0>
 800a64e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a652:	d802      	bhi.n	800a65a <UART_SetConfig+0x2c6>
 800a654:	2b00      	cmp	r3, #0
 800a656:	d007      	beq.n	800a668 <UART_SetConfig+0x2d4>
 800a658:	e026      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a65a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a65e:	d006      	beq.n	800a66e <UART_SetConfig+0x2da>
 800a660:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a664:	d01e      	beq.n	800a6a4 <UART_SetConfig+0x310>
 800a666:	e01f      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a668:	2300      	movs	r3, #0
 800a66a:	75fb      	strb	r3, [r7, #23]
 800a66c:	e01c      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a66e:	2302      	movs	r3, #2
 800a670:	75fb      	strb	r3, [r7, #23]
 800a672:	e019      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a674:	2304      	movs	r3, #4
 800a676:	75fb      	strb	r3, [r7, #23]
 800a678:	e016      	b.n	800a6a8 <UART_SetConfig+0x314>
 800a67a:	bf00      	nop
 800a67c:	efff69f3 	.word	0xefff69f3
 800a680:	40011000 	.word	0x40011000
 800a684:	40023800 	.word	0x40023800
 800a688:	40004400 	.word	0x40004400
 800a68c:	40004800 	.word	0x40004800
 800a690:	40004c00 	.word	0x40004c00
 800a694:	40005000 	.word	0x40005000
 800a698:	40011400 	.word	0x40011400
 800a69c:	40007800 	.word	0x40007800
 800a6a0:	40007c00 	.word	0x40007c00
 800a6a4:	2308      	movs	r3, #8
 800a6a6:	75fb      	strb	r3, [r7, #23]
 800a6a8:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	69db      	ldr	r3, [r3, #28]
 800a6ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6b2:	d16c      	bne.n	800a78e <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 800a6b4:	7dfb      	ldrb	r3, [r7, #23]
 800a6b6:	2b08      	cmp	r3, #8
 800a6b8:	d854      	bhi.n	800a764 <UART_SetConfig+0x3d0>
 800a6ba:	a201      	add	r2, pc, #4	; (adr r2, 800a6c0 <UART_SetConfig+0x32c>)
 800a6bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6c0:	0800a6e5 	.word	0x0800a6e5
 800a6c4:	0800a701 	.word	0x0800a701
 800a6c8:	0800a71d 	.word	0x0800a71d
 800a6cc:	0800a765 	.word	0x0800a765
 800a6d0:	0800a733 	.word	0x0800a733
 800a6d4:	0800a765 	.word	0x0800a765
 800a6d8:	0800a765 	.word	0x0800a765
 800a6dc:	0800a765 	.word	0x0800a765
 800a6e0:	0800a74f 	.word	0x0800a74f
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a6e4:	f7fc fe02 	bl	80072ec <HAL_RCC_GetPCLK1Freq>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	005a      	lsls	r2, r3, #1
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	085b      	lsrs	r3, r3, #1
 800a6f2:	441a      	add	r2, r3
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6fc:	82bb      	strh	r3, [r7, #20]
      break;
 800a6fe:	e034      	b.n	800a76a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a700:	f7fc fe08 	bl	8007314 <HAL_RCC_GetPCLK2Freq>
 800a704:	4603      	mov	r3, r0
 800a706:	005a      	lsls	r2, r3, #1
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	085b      	lsrs	r3, r3, #1
 800a70e:	441a      	add	r2, r3
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	fbb2 f3f3 	udiv	r3, r2, r3
 800a718:	82bb      	strh	r3, [r7, #20]
      break;
 800a71a:	e026      	b.n	800a76a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	085a      	lsrs	r2, r3, #1
 800a722:	4b51      	ldr	r3, [pc, #324]	; (800a868 <UART_SetConfig+0x4d4>)
 800a724:	4413      	add	r3, r2
 800a726:	687a      	ldr	r2, [r7, #4]
 800a728:	6852      	ldr	r2, [r2, #4]
 800a72a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a72e:	82bb      	strh	r3, [r7, #20]
      break;
 800a730:	e01b      	b.n	800a76a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a732:	f7fc fd19 	bl	8007168 <HAL_RCC_GetSysClockFreq>
 800a736:	4603      	mov	r3, r0
 800a738:	005a      	lsls	r2, r3, #1
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	085b      	lsrs	r3, r3, #1
 800a740:	441a      	add	r2, r3
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	fbb2 f3f3 	udiv	r3, r2, r3
 800a74a:	82bb      	strh	r3, [r7, #20]
      break;
 800a74c:	e00d      	b.n	800a76a <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	085b      	lsrs	r3, r3, #1
 800a754:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a760:	82bb      	strh	r3, [r7, #20]
      break;
 800a762:	e002      	b.n	800a76a <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800a764:	2301      	movs	r3, #1
 800a766:	74fb      	strb	r3, [r7, #19]
      break;
 800a768:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800a76a:	8abb      	ldrh	r3, [r7, #20]
 800a76c:	f023 030f 	bic.w	r3, r3, #15
 800a770:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a772:	8abb      	ldrh	r3, [r7, #20]
 800a774:	105b      	asrs	r3, r3, #1
 800a776:	b29b      	uxth	r3, r3
 800a778:	f003 0307 	and.w	r3, r3, #7
 800a77c:	b29a      	uxth	r2, r3
 800a77e:	897b      	ldrh	r3, [r7, #10]
 800a780:	4313      	orrs	r3, r2
 800a782:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	897a      	ldrh	r2, [r7, #10]
 800a78a:	60da      	str	r2, [r3, #12]
 800a78c:	e067      	b.n	800a85e <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 800a78e:	7dfb      	ldrb	r3, [r7, #23]
 800a790:	2b08      	cmp	r3, #8
 800a792:	d861      	bhi.n	800a858 <UART_SetConfig+0x4c4>
 800a794:	a201      	add	r2, pc, #4	; (adr r2, 800a79c <UART_SetConfig+0x408>)
 800a796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a79a:	bf00      	nop
 800a79c:	0800a7c1 	.word	0x0800a7c1
 800a7a0:	0800a7e1 	.word	0x0800a7e1
 800a7a4:	0800a801 	.word	0x0800a801
 800a7a8:	0800a859 	.word	0x0800a859
 800a7ac:	0800a81d 	.word	0x0800a81d
 800a7b0:	0800a859 	.word	0x0800a859
 800a7b4:	0800a859 	.word	0x0800a859
 800a7b8:	0800a859 	.word	0x0800a859
 800a7bc:	0800a83d 	.word	0x0800a83d
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681c      	ldr	r4, [r3, #0]
 800a7c4:	f7fc fd92 	bl	80072ec <HAL_RCC_GetPCLK1Freq>
 800a7c8:	4602      	mov	r2, r0
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	085b      	lsrs	r3, r3, #1
 800a7d0:	441a      	add	r2, r3
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	685b      	ldr	r3, [r3, #4]
 800a7d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7da:	b29b      	uxth	r3, r3
 800a7dc:	60e3      	str	r3, [r4, #12]
      break;
 800a7de:	e03e      	b.n	800a85e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681c      	ldr	r4, [r3, #0]
 800a7e4:	f7fc fd96 	bl	8007314 <HAL_RCC_GetPCLK2Freq>
 800a7e8:	4602      	mov	r2, r0
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	085b      	lsrs	r3, r3, #1
 800a7f0:	441a      	add	r2, r3
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	685b      	ldr	r3, [r3, #4]
 800a7f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	60e3      	str	r3, [r4, #12]
      break;
 800a7fe:	e02e      	b.n	800a85e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681a      	ldr	r2, [r3, #0]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	0859      	lsrs	r1, r3, #1
 800a80a:	4b18      	ldr	r3, [pc, #96]	; (800a86c <UART_SetConfig+0x4d8>)
 800a80c:	440b      	add	r3, r1
 800a80e:	6879      	ldr	r1, [r7, #4]
 800a810:	6849      	ldr	r1, [r1, #4]
 800a812:	fbb3 f3f1 	udiv	r3, r3, r1
 800a816:	b29b      	uxth	r3, r3
 800a818:	60d3      	str	r3, [r2, #12]
      break;
 800a81a:	e020      	b.n	800a85e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681c      	ldr	r4, [r3, #0]
 800a820:	f7fc fca2 	bl	8007168 <HAL_RCC_GetSysClockFreq>
 800a824:	4602      	mov	r2, r0
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	085b      	lsrs	r3, r3, #1
 800a82c:	441a      	add	r2, r3
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	fbb2 f3f3 	udiv	r3, r2, r3
 800a836:	b29b      	uxth	r3, r3
 800a838:	60e3      	str	r3, [r4, #12]
      break;
 800a83a:	e010      	b.n	800a85e <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	687a      	ldr	r2, [r7, #4]
 800a842:	6852      	ldr	r2, [r2, #4]
 800a844:	0852      	lsrs	r2, r2, #1
 800a846:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6852      	ldr	r2, [r2, #4]
 800a84e:	fbb1 f2f2 	udiv	r2, r1, r2
 800a852:	b292      	uxth	r2, r2
 800a854:	60da      	str	r2, [r3, #12]
      break;
 800a856:	e002      	b.n	800a85e <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800a858:	2301      	movs	r3, #1
 800a85a:	74fb      	strb	r3, [r7, #19]
      break;
 800a85c:	bf00      	nop
    }
  }

  return ret;
 800a85e:	7cfb      	ldrb	r3, [r7, #19]

}
 800a860:	4618      	mov	r0, r3
 800a862:	371c      	adds	r7, #28
 800a864:	46bd      	mov	sp, r7
 800a866:	bd90      	pop	{r4, r7, pc}
 800a868:	01e84800 	.word	0x01e84800
 800a86c:	00f42400 	.word	0x00f42400

0800a870 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a870:	b480      	push	{r7}
 800a872:	b083      	sub	sp, #12
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a87c:	f003 0301 	and.w	r3, r3, #1
 800a880:	2b00      	cmp	r3, #0
 800a882:	d00a      	beq.n	800a89a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	687a      	ldr	r2, [r7, #4]
 800a88a:	6812      	ldr	r2, [r2, #0]
 800a88c:	6852      	ldr	r2, [r2, #4]
 800a88e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a896:	430a      	orrs	r2, r1
 800a898:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a89e:	f003 0302 	and.w	r3, r3, #2
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00a      	beq.n	800a8bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	6812      	ldr	r2, [r2, #0]
 800a8ae:	6852      	ldr	r2, [r2, #4]
 800a8b0:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a8b8:	430a      	orrs	r2, r1
 800a8ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8c0:	f003 0304 	and.w	r3, r3, #4
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d00a      	beq.n	800a8de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	6812      	ldr	r2, [r2, #0]
 800a8d0:	6852      	ldr	r2, [r2, #4]
 800a8d2:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a8da:	430a      	orrs	r2, r1
 800a8dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8e2:	f003 0308 	and.w	r3, r3, #8
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d00a      	beq.n	800a900 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	687a      	ldr	r2, [r7, #4]
 800a8f0:	6812      	ldr	r2, [r2, #0]
 800a8f2:	6852      	ldr	r2, [r2, #4]
 800a8f4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800a8f8:	687a      	ldr	r2, [r7, #4]
 800a8fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a8fc:	430a      	orrs	r2, r1
 800a8fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a904:	f003 0310 	and.w	r3, r3, #16
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d00a      	beq.n	800a922 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	6812      	ldr	r2, [r2, #0]
 800a914:	6892      	ldr	r2, [r2, #8]
 800a916:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a91e:	430a      	orrs	r2, r1
 800a920:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a926:	f003 0320 	and.w	r3, r3, #32
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d00a      	beq.n	800a944 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	6812      	ldr	r2, [r2, #0]
 800a936:	6892      	ldr	r2, [r2, #8]
 800a938:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a940:	430a      	orrs	r2, r1
 800a942:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d01a      	beq.n	800a986 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	687a      	ldr	r2, [r7, #4]
 800a956:	6812      	ldr	r2, [r2, #0]
 800a958:	6852      	ldr	r2, [r2, #4]
 800a95a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a962:	430a      	orrs	r2, r1
 800a964:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a96a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a96e:	d10a      	bne.n	800a986 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	6812      	ldr	r2, [r2, #0]
 800a978:	6852      	ldr	r2, [r2, #4]
 800a97a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a982:	430a      	orrs	r2, r1
 800a984:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a98a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d00a      	beq.n	800a9a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	6812      	ldr	r2, [r2, #0]
 800a99a:	6852      	ldr	r2, [r2, #4]
 800a99c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a9a4:	430a      	orrs	r2, r1
 800a9a6:	605a      	str	r2, [r3, #4]
  }
}
 800a9a8:	bf00      	nop
 800a9aa:	370c      	adds	r7, #12
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b2:	4770      	bx	lr

0800a9b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b086      	sub	sp, #24
 800a9b8:	af02      	add	r7, sp, #8
 800a9ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a9c6:	f7f6 fafd 	bl	8000fc4 <HAL_GetTick>
 800a9ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 0308 	and.w	r3, r3, #8
 800a9d6:	2b08      	cmp	r3, #8
 800a9d8:	d10e      	bne.n	800a9f8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a9e8:	6878      	ldr	r0, [r7, #4]
 800a9ea:	f7ff fa87 	bl	8009efc <UART_WaitOnFlagUntilTimeout>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d001      	beq.n	800a9f8 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 800a9f4:	2303      	movs	r3, #3
 800a9f6:	e00c      	b.n	800aa12 <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2220      	movs	r2, #32
 800a9fc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2220      	movs	r2, #32
 800aa04:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800aa10:	2300      	movs	r3, #0
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3710      	adds	r7, #16
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}
	...

0800aa1c <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 800aa26:	2300      	movs	r3, #0
 800aa28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800aa2a:	683b      	ldr	r3, [r7, #0]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa34:	60fb      	str	r3, [r7, #12]
  
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800aa36:	68fa      	ldr	r2, [r7, #12]
 800aa38:	4b2f      	ldr	r3, [pc, #188]	; (800aaf8 <FMC_NORSRAM_Init+0xdc>)
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800aa46:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 800aa4c:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 800aa52:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 800aa58:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 800aa5e:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	69db      	ldr	r3, [r3, #28]
                    Init->WaitSignalActive     |\
 800aa64:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	6a1b      	ldr	r3, [r3, #32]
                    Init->WriteOperation       |\
 800aa6a:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WaitSignal           |\
 800aa70:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->ExtendedMode         |\
 800aa76:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->AsynchronousWait     |\
 800aa7c:	431a      	orrs	r2, r3
                    Init->ContinuousClock      |\
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->WriteBurst           |\
 800aa82:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                    Init->ContinuousClock      |\
 800aa88:	431a      	orrs	r2, r3
                    Init->WriteFifo);
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->PageSize             |\
 800aa8e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800aa90:	68fa      	ldr	r2, [r7, #12]
 800aa92:	4313      	orrs	r3, r2
 800aa94:	60fb      	str	r3, [r7, #12]
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	689b      	ldr	r3, [r3, #8]
 800aa9a:	2b08      	cmp	r3, #8
 800aa9c:	d103      	bne.n	800aaa6 <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaa4:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	68f9      	ldr	r1, [r7, #12]
 800aaae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aaba:	d10a      	bne.n	800aad2 <FMC_NORSRAM_Init+0xb6>
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d006      	beq.n	800aad2 <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681a      	ldr	r2, [r3, #0]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aacc:	431a      	orrs	r2, r3
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	601a      	str	r2, [r3, #0]
  }
  if(Init->NSBank != FMC_NORSRAM_BANK1)
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d006      	beq.n	800aae8 <FMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681a      	ldr	r2, [r3, #0]
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aae2:	431a      	orrs	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	601a      	str	r2, [r3, #0]
  }
  
  return HAL_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3714      	adds	r7, #20
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop
 800aaf8:	ffc00480 	.word	0xffc00480

0800aafc <FMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 800aafc:	b480      	push	{r7}
 800aafe:	b085      	sub	sp, #20
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	60f8      	str	r0, [r7, #12]
 800ab04:	60b9      	str	r1, [r7, #8]
 800ab06:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab10:	f023 0101 	bic.w	r1, r3, #1
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d106      	bne.n	800ab30 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DB;    
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	f243 01db 	movw	r1, #12507	; 0x30db
 800ab2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ab2e:	e005      	b.n	800ab3c <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2; 
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	f243 01d2 	movw	r1, #12498	; 0x30d2
 800ab38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	1c5a      	adds	r2, r3, #1
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ab46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ab52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3714      	adds	r7, #20
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b087      	sub	sp, #28
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 800ab70:	2300      	movs	r3, #0
 800ab72:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	1c5a      	adds	r2, r3, #1
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab7e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800ab80:	697b      	ldr	r3, [r7, #20]
 800ab82:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800ab86:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	681a      	ldr	r2, [r3, #0]
                   ((Timing->AddressHoldTime) << 4)          |\
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ab92:	431a      	orrs	r2, r3
                   ((Timing->DataSetupTime) << 8)            |\
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	689b      	ldr	r3, [r3, #8]
 800ab98:	021b      	lsls	r3, r3, #8
                   ((Timing->AddressHoldTime) << 4)          |\
 800ab9a:	431a      	orrs	r2, r3
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	041b      	lsls	r3, r3, #16
                   ((Timing->DataSetupTime) << 8)            |\
 800aba2:	431a      	orrs	r2, r3
                   (((Timing->CLKDivision)-1) << 20)         |\
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	691b      	ldr	r3, [r3, #16]
 800aba8:	3b01      	subs	r3, #1
 800abaa:	051b      	lsls	r3, r3, #20
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800abac:	431a      	orrs	r2, r3
                   (((Timing->DataLatency)-2) << 24)         |\
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	695b      	ldr	r3, [r3, #20]
 800abb2:	3b02      	subs	r3, #2
 800abb4:	061b      	lsls	r3, r3, #24
                   (((Timing->CLKDivision)-1) << 20)         |\
 800abb6:	431a      	orrs	r2, r3
                    (Timing->AccessMode)
 800abb8:	68bb      	ldr	r3, [r7, #8]
 800abba:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800abbc:	4313      	orrs	r3, r2
 800abbe:	697a      	ldr	r2, [r7, #20]
 800abc0:	4313      	orrs	r3, r2
 800abc2:	617b      	str	r3, [r7, #20]
                    );
  
  Device->BTCR[Bank + 1] = tmpr;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	1c5a      	adds	r2, r3, #1
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6979      	ldr	r1, [r7, #20]
 800abcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d00e      	beq.n	800abfa <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800abe4:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	691b      	ldr	r3, [r3, #16]
 800abea:	3b01      	subs	r3, #1
 800abec:	051b      	lsls	r3, r3, #20
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	697a      	ldr	r2, [r7, #20]
 800abf8:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 800abfa:	2300      	movs	r3, #0
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	371c      	adds	r7, #28
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800ac08:	b480      	push	{r7}
 800ac0a:	b087      	sub	sp, #28
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	60f8      	str	r0, [r7, #12]
 800ac10:	60b9      	str	r1, [r7, #8]
 800ac12:	607a      	str	r2, [r7, #4]
 800ac14:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0;
 800ac16:	2300      	movs	r3, #0
 800ac18:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac20:	d122      	bne.n	800ac68 <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac2a:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800ac2c:	697a      	ldr	r2, [r7, #20]
 800ac2e:	4b15      	ldr	r3, [pc, #84]	; (800ac84 <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800ac30:	4013      	ands	r3, r2
 800ac32:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4)          |\
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800ac3e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8)            |\
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4)          |\
 800ac46:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	68db      	ldr	r3, [r3, #12]
 800ac4c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8)            |\
 800ac4e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800ac54:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800ac56:	697a      	ldr	r2, [r7, #20]
 800ac58:	4313      	orrs	r3, r2
 800ac5a:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	6979      	ldr	r1, [r7, #20]
 800ac62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ac66:	e005      	b.n	800ac74 <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ac70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800ac74:	2300      	movs	r3, #0
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	371c      	adds	r7, #28
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr
 800ac82:	bf00      	nop
 800ac84:	cff00000 	.word	0xcff00000

0800ac88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ac88:	b084      	sub	sp, #16
 800ac8a:	b580      	push	{r7, lr}
 800ac8c:	b082      	sub	sp, #8
 800ac8e:	af00      	add	r7, sp, #0
 800ac90:	6078      	str	r0, [r7, #4]
 800ac92:	f107 0014 	add.w	r0, r7, #20
 800ac96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d11e      	bne.n	800acde <USB_CoreInit+0x56>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aca4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	68da      	ldr	r2, [r3, #12]
 800acb0:	4b1d      	ldr	r3, [pc, #116]	; (800ad28 <USB_CoreInit+0xa0>)
 800acb2:	4013      	ands	r3, r2
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	68db      	ldr	r3, [r3, #12]
 800acbc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800acc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d105      	bne.n	800acd6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	68db      	ldr	r3, [r3, #12]
 800acce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 f93c 	bl	800af54 <USB_CoreReset>
 800acdc:	e00c      	b.n	800acf8 <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f000 f932 	bl	800af54 <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800acf6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == 1U)
 800acf8:	6a3b      	ldr	r3, [r7, #32]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d10b      	bne.n	800ad16 <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	689b      	ldr	r3, [r3, #8]
 800ad02:	f043 0206 	orr.w	r2, r3, #6
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	f043 0220 	orr.w	r2, r3, #32
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 800ad16:	2300      	movs	r3, #0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ad22:	b004      	add	sp, #16
 800ad24:	4770      	bx	lr
 800ad26:	bf00      	nop
 800ad28:	ffbdffbf 	.word	0xffbdffbf

0800ad2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b083      	sub	sp, #12
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f043 0201 	orr.w	r2, r3, #1
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	370c      	adds	r7, #12
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr

0800ad4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ad4e:	b480      	push	{r7}
 800ad50:	b083      	sub	sp, #12
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	689b      	ldr	r3, [r3, #8]
 800ad5a:	f023 0201 	bic.w	r2, r3, #1
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ad62:	2300      	movs	r3, #0
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	460b      	mov	r3, r1
 800ad7a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ad88:	78fb      	ldrb	r3, [r7, #3]
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d106      	bne.n	800ad9c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	60da      	str	r2, [r3, #12]
 800ad9a:	e00b      	b.n	800adb4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ad9c:	78fb      	ldrb	r3, [r7, #3]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d106      	bne.n	800adb0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	68db      	ldr	r3, [r3, #12]
 800ada6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	60da      	str	r2, [r3, #12]
 800adae:	e001      	b.n	800adb4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800adb0:	2301      	movs	r3, #1
 800adb2:	e003      	b.n	800adbc <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800adb4:	2032      	movs	r0, #50	; 0x32
 800adb6:	f7f6 f911 	bl	8000fdc <HAL_Delay>

  return HAL_OK;
 800adba:	2300      	movs	r3, #0
}
 800adbc:	4618      	mov	r0, r3
 800adbe:	3708      	adds	r7, #8
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
 800adcc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800adce:	2300      	movs	r3, #0
 800add0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	019b      	lsls	r3, r3, #6
 800add6:	f043 0220 	orr.w	r2, r3, #32
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	3301      	adds	r3, #1
 800ade2:	60fb      	str	r3, [r7, #12]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	4a09      	ldr	r2, [pc, #36]	; (800ae0c <USB_FlushTxFifo+0x48>)
 800ade8:	4293      	cmp	r3, r2
 800adea:	d901      	bls.n	800adf0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800adec:	2303      	movs	r3, #3
 800adee:	e006      	b.n	800adfe <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	691b      	ldr	r3, [r3, #16]
 800adf4:	f003 0320 	and.w	r3, r3, #32
 800adf8:	2b20      	cmp	r3, #32
 800adfa:	d0f0      	beq.n	800adde <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800adfc:	2300      	movs	r3, #0
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	3714      	adds	r7, #20
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr
 800ae0a:	bf00      	nop
 800ae0c:	00030d40 	.word	0x00030d40

0800ae10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b085      	sub	sp, #20
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ae18:	2300      	movs	r3, #0
 800ae1a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2210      	movs	r2, #16
 800ae20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	3301      	adds	r3, #1
 800ae26:	60fb      	str	r3, [r7, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	4a09      	ldr	r2, [pc, #36]	; (800ae50 <USB_FlushRxFifo+0x40>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d901      	bls.n	800ae34 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ae30:	2303      	movs	r3, #3
 800ae32:	e006      	b.n	800ae42 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	f003 0310 	and.w	r3, r3, #16
 800ae3c:	2b10      	cmp	r3, #16
 800ae3e:	d0f0      	beq.n	800ae22 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ae40:	2300      	movs	r3, #0
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3714      	adds	r7, #20
 800ae46:	46bd      	mov	sp, r7
 800ae48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4c:	4770      	bx	lr
 800ae4e:	bf00      	nop
 800ae50:	00030d40 	.word	0x00030d40

0800ae54 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b089      	sub	sp, #36	; 0x24
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	60f8      	str	r0, [r7, #12]
 800ae5c:	60b9      	str	r1, [r7, #8]
 800ae5e:	4611      	mov	r1, r2
 800ae60:	461a      	mov	r2, r3
 800ae62:	460b      	mov	r3, r1
 800ae64:	71fb      	strb	r3, [r7, #7]
 800ae66:	4613      	mov	r3, r2
 800ae68:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ae72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d11a      	bne.n	800aeb0 <USB_WritePacket+0x5c>
  {
    count32b =  ((uint32_t)len + 3U) / 4U;
 800ae7a:	88bb      	ldrh	r3, [r7, #4]
 800ae7c:	3303      	adds	r3, #3
 800ae7e:	089b      	lsrs	r3, r3, #2
 800ae80:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ae82:	2300      	movs	r3, #0
 800ae84:	61bb      	str	r3, [r7, #24]
 800ae86:	e00f      	b.n	800aea8 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800ae88:	79fb      	ldrb	r3, [r7, #7]
 800ae8a:	031a      	lsls	r2, r3, #12
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	4413      	add	r3, r2
 800ae90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ae94:	461a      	mov	r2, r3
 800ae96:	69fb      	ldr	r3, [r7, #28]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ae9c:	69fb      	ldr	r3, [r7, #28]
 800ae9e:	3304      	adds	r3, #4
 800aea0:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	3301      	adds	r3, #1
 800aea6:	61bb      	str	r3, [r7, #24]
 800aea8:	69ba      	ldr	r2, [r7, #24]
 800aeaa:	693b      	ldr	r3, [r7, #16]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d3eb      	bcc.n	800ae88 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800aeb0:	2300      	movs	r3, #0
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3724      	adds	r7, #36	; 0x24
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebc:	4770      	bx	lr

0800aebe <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800aebe:	b480      	push	{r7}
 800aec0:	b089      	sub	sp, #36	; 0x24
 800aec2:	af00      	add	r7, sp, #0
 800aec4:	60f8      	str	r0, [r7, #12]
 800aec6:	60b9      	str	r1, [r7, #8]
 800aec8:	4613      	mov	r3, r2
 800aeca:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800aed4:	88fb      	ldrh	r3, [r7, #6]
 800aed6:	3303      	adds	r3, #3
 800aed8:	089b      	lsrs	r3, r3, #2
 800aeda:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800aedc:	2300      	movs	r3, #0
 800aede:	61bb      	str	r3, [r7, #24]
 800aee0:	e00b      	b.n	800aefa <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	69fb      	ldr	r3, [r7, #28]
 800aeec:	601a      	str	r2, [r3, #0]
    pDest++;
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	3304      	adds	r3, #4
 800aef2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	3301      	adds	r3, #1
 800aef8:	61bb      	str	r3, [r7, #24]
 800aefa:	69ba      	ldr	r2, [r7, #24]
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d3ef      	bcc.n	800aee2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800af02:	69fb      	ldr	r3, [r7, #28]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3724      	adds	r7, #36	; 0x24
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800af10:	b480      	push	{r7}
 800af12:	b085      	sub	sp, #20
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	695b      	ldr	r3, [r3, #20]
 800af1c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	699b      	ldr	r3, [r3, #24]
 800af22:	68fa      	ldr	r2, [r7, #12]
 800af24:	4013      	ands	r3, r2
 800af26:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800af28:	68fb      	ldr	r3, [r7, #12]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3714      	adds	r7, #20
 800af2e:	46bd      	mov	sp, r7
 800af30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af34:	4770      	bx	lr

0800af36 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800af36:	b480      	push	{r7}
 800af38:	b083      	sub	sp, #12
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	695b      	ldr	r3, [r3, #20]
 800af42:	f003 0301 	and.w	r3, r3, #1
}
 800af46:	4618      	mov	r0, r3
 800af48:	370c      	adds	r7, #12
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr
	...

0800af54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800af54:	b480      	push	{r7}
 800af56:	b085      	sub	sp, #20
 800af58:	af00      	add	r7, sp, #0
 800af5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800af5c:	2300      	movs	r3, #0
 800af5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	3301      	adds	r3, #1
 800af64:	60fb      	str	r3, [r7, #12]
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	4a13      	ldr	r2, [pc, #76]	; (800afb8 <USB_CoreReset+0x64>)
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d901      	bls.n	800af72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800af6e:	2303      	movs	r3, #3
 800af70:	e01b      	b.n	800afaa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	691b      	ldr	r3, [r3, #16]
 800af76:	2b00      	cmp	r3, #0
 800af78:	daf2      	bge.n	800af60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800af7a:	2300      	movs	r3, #0
 800af7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	691b      	ldr	r3, [r3, #16]
 800af82:	f043 0201 	orr.w	r2, r3, #1
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	3301      	adds	r3, #1
 800af8e:	60fb      	str	r3, [r7, #12]
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	4a09      	ldr	r2, [pc, #36]	; (800afb8 <USB_CoreReset+0x64>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d901      	bls.n	800af9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800af98:	2303      	movs	r3, #3
 800af9a:	e006      	b.n	800afaa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	691b      	ldr	r3, [r3, #16]
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d0f0      	beq.n	800af8a <USB_CoreReset+0x36>

  return HAL_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3714      	adds	r7, #20
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
 800afb6:	bf00      	nop
 800afb8:	00030d40 	.word	0x00030d40

0800afbc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800afbc:	b084      	sub	sp, #16
 800afbe:	b580      	push	{r7, lr}
 800afc0:	b084      	sub	sp, #16
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
 800afc6:	f107 001c 	add.w	r0, r7, #28
 800afca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800afd2:	68bb      	ldr	r3, [r7, #8]
 800afd4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800afd8:	461a      	mov	r2, r3
 800afda:	2300      	movs	r3, #0
 800afdc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 800afea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afec:	2b03      	cmp	r3, #3
 800afee:	d10f      	bne.n	800b010 <USB_HostInit+0x54>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aff6:	d00b      	beq.n	800b010 <USB_HostInit+0x54>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800affe:	461a      	mov	r2, r3
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f043 0304 	orr.w	r3, r3, #4
 800b00c:	6013      	str	r3, [r2, #0]
 800b00e:	e00a      	b.n	800b026 <USB_HostInit+0x6a>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800b010:	68bb      	ldr	r3, [r7, #8]
 800b012:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b016:	461a      	mov	r2, r3
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	f023 0304 	bic.w	r3, r3, #4
 800b024:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800b026:	2110      	movs	r1, #16
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff fecb 	bl	800adc4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f7ff feee 	bl	800ae10 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800b034:	2300      	movs	r3, #0
 800b036:	60fb      	str	r3, [r7, #12]
 800b038:	e015      	b.n	800b066 <USB_HostInit+0xaa>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	015a      	lsls	r2, r3, #5
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	4413      	add	r3, r2
 800b042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b046:	461a      	mov	r2, r3
 800b048:	f04f 33ff 	mov.w	r3, #4294967295
 800b04c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	015a      	lsls	r2, r3, #5
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	4413      	add	r3, r2
 800b056:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b05a:	461a      	mov	r2, r3
 800b05c:	2300      	movs	r3, #0
 800b05e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	3301      	adds	r3, #1
 800b064:	60fb      	str	r3, [r7, #12]
 800b066:	6a3a      	ldr	r2, [r7, #32]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d8e5      	bhi.n	800b03a <USB_HostInit+0x7e>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800b06e:	2101      	movs	r1, #1
 800b070:	6878      	ldr	r0, [r7, #4]
 800b072:	f000 f8ad 	bl	800b1d0 <USB_DriveVbus>

  HAL_Delay(200U);
 800b076:	20c8      	movs	r0, #200	; 0xc8
 800b078:	f7f5 ffb0 	bl	8000fdc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	f04f 32ff 	mov.w	r2, #4294967295
 800b088:	615a      	str	r2, [r3, #20]

  if(USBx == USB_OTG_FS)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b090:	d10a      	bne.n	800b0a8 <USB_HostInit+0xec>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2280      	movs	r2, #128	; 0x80
 800b096:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a14      	ldr	r2, [pc, #80]	; (800b0ec <USB_HostInit+0x130>)
 800b09c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	4a13      	ldr	r2, [pc, #76]	; (800b0f0 <USB_HostInit+0x134>)
 800b0a2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800b0a6:	e00a      	b.n	800b0be <USB_HostInit+0x102>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b0ae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4a10      	ldr	r2, [pc, #64]	; (800b0f4 <USB_HostInit+0x138>)
 800b0b4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	4a0f      	ldr	r2, [pc, #60]	; (800b0f8 <USB_HostInit+0x13c>)
 800b0ba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d105      	bne.n	800b0d0 <USB_HostInit+0x114>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	699b      	ldr	r3, [r3, #24]
 800b0c8:	f043 0210 	orr.w	r2, r3, #16
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	699a      	ldr	r2, [r3, #24]
 800b0d4:	4b09      	ldr	r3, [pc, #36]	; (800b0fc <USB_HostInit+0x140>)
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800b0dc:	2300      	movs	r3, #0
}
 800b0de:	4618      	mov	r0, r3
 800b0e0:	3710      	adds	r7, #16
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b0e8:	b004      	add	sp, #16
 800b0ea:	4770      	bx	lr
 800b0ec:	00600080 	.word	0x00600080
 800b0f0:	004000e0 	.word	0x004000e0
 800b0f4:	01000200 	.word	0x01000200
 800b0f8:	00e00300 	.word	0x00e00300
 800b0fc:	a3200008 	.word	0xa3200008

0800b100 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800b100:	b480      	push	{r7}
 800b102:	b085      	sub	sp, #20
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	460b      	mov	r3, r1
 800b10a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b116:	461a      	mov	r2, r3
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f023 0303 	bic.w	r3, r3, #3
 800b124:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b12c:	4619      	mov	r1, r3
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b134:	681a      	ldr	r2, [r3, #0]
 800b136:	78fb      	ldrb	r3, [r7, #3]
 800b138:	f003 0303 	and.w	r3, r3, #3
 800b13c:	4313      	orrs	r3, r2
 800b13e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800b140:	78fb      	ldrb	r3, [r7, #3]
 800b142:	2b01      	cmp	r3, #1
 800b144:	d107      	bne.n	800b156 <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b14c:	461a      	mov	r2, r3
 800b14e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800b152:	6053      	str	r3, [r2, #4]
 800b154:	e009      	b.n	800b16a <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800b156:	78fb      	ldrb	r3, [r7, #3]
 800b158:	2b02      	cmp	r3, #2
 800b15a:	d106      	bne.n	800b16a <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b162:	461a      	mov	r2, r3
 800b164:	f241 7370 	movw	r3, #6000	; 0x1770
 800b168:	6053      	str	r3, [r2, #4]
  else
  {
     /* ... */
  }

  return HAL_OK;
 800b16a:	2300      	movs	r3, #0
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3714      	adds	r7, #20
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr

0800b178 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800b184:	2300      	movs	r3, #0
 800b186:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b198:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1a8:	6013      	str	r3, [r2, #0]
  HAL_Delay (100U);                                /* See Note #1 */
 800b1aa:	2064      	movs	r0, #100	; 0x64
 800b1ac:	f7f5 ff16 	bl	8000fdc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b1b6:	461a      	mov	r2, r3
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1be:	6013      	str	r3, [r2, #0]
  HAL_Delay (10U);
 800b1c0:	200a      	movs	r0, #10
 800b1c2:	f7f5 ff0b 	bl	8000fdc <HAL_Delay>

  return HAL_OK;
 800b1c6:	2300      	movs	r3, #0
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3710      	adds	r7, #16
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}

0800b1d0 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	460b      	mov	r3, r1
 800b1da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800b1ee:	68bb      	ldr	r3, [r7, #8]
 800b1f0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800b1f4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d10a      	bne.n	800b216 <USB_DriveVbus+0x46>
 800b200:	78fb      	ldrb	r3, [r7, #3]
 800b202:	2b01      	cmp	r3, #1
 800b204:	d107      	bne.n	800b216 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b20c:	461a      	mov	r2, r3
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b214:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b21c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b220:	d10a      	bne.n	800b238 <USB_DriveVbus+0x68>
 800b222:	78fb      	ldrb	r3, [r7, #3]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d107      	bne.n	800b238 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b22e:	461a      	mov	r2, r3
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b236:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800b238:	2300      	movs	r3, #0
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3714      	adds	r7, #20
 800b23e:	46bd      	mov	sp, r7
 800b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b244:	4770      	bx	lr

0800b246 <USB_GetHostSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed (USB_OTG_GlobalTypeDef *USBx)
{
 800b246:	b480      	push	{r7}
 800b248:	b085      	sub	sp, #20
 800b24a:	af00      	add	r7, sp, #0
 800b24c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800b252:	2300      	movs	r3, #0
 800b254:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	0c5b      	lsrs	r3, r3, #17
 800b264:	f003 0303 	and.w	r3, r3, #3
}
 800b268:	4618      	mov	r0, r3
 800b26a:	3714      	adds	r7, #20
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800b274:	b480      	push	{r7}
 800b276:	b085      	sub	sp, #20
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	b29b      	uxth	r3, r3
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3714      	adds	r7, #20
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr
	...

0800b298 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800b298:	b480      	push	{r7}
 800b29a:	b087      	sub	sp, #28
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
 800b2a0:	4608      	mov	r0, r1
 800b2a2:	4611      	mov	r1, r2
 800b2a4:	461a      	mov	r2, r3
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	70fb      	strb	r3, [r7, #3]
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	70bb      	strb	r3, [r7, #2]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800b2ba:	78fb      	ldrb	r3, [r7, #3]
 800b2bc:	015a      	lsls	r2, r3, #5
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	4413      	add	r3, r2
 800b2c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	f04f 33ff 	mov.w	r3, #4294967295
 800b2cc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800b2ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b2d2:	2b03      	cmp	r3, #3
 800b2d4:	f200 8082 	bhi.w	800b3dc <USB_HC_Init+0x144>
 800b2d8:	a201      	add	r2, pc, #4	; (adr r2, 800b2e0 <USB_HC_Init+0x48>)
 800b2da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2de:	bf00      	nop
 800b2e0:	0800b2f1 	.word	0x0800b2f1
 800b2e4:	0800b39d 	.word	0x0800b39d
 800b2e8:	0800b2f1 	.word	0x0800b2f1
 800b2ec:	0800b35d 	.word	0x0800b35d
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b2f0:	78fb      	ldrb	r3, [r7, #3]
 800b2f2:	015a      	lsls	r2, r3, #5
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2fc:	461a      	mov	r2, r3
 800b2fe:	f240 439d 	movw	r3, #1181	; 0x49d
 800b302:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_NAKM;

    if ((epnum & 0x80U) == 0x80U)
 800b304:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	da11      	bge.n	800b330 <USB_HC_Init+0x98>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b30c:	78fb      	ldrb	r3, [r7, #3]
 800b30e:	015a      	lsls	r2, r3, #5
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	4413      	add	r3, r2
 800b314:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b318:	4619      	mov	r1, r3
 800b31a:	78fb      	ldrb	r3, [r7, #3]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	4413      	add	r3, r2
 800b322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b326:	68db      	ldr	r3, [r3, #12]
 800b328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b32c:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 800b32e:	e058      	b.n	800b3e2 <USB_HC_Init+0x14a>
      if(USBx != USB_OTG_FS)
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b336:	d054      	beq.n	800b3e2 <USB_HC_Init+0x14a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b338:	78fb      	ldrb	r3, [r7, #3]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b344:	4619      	mov	r1, r3
 800b346:	78fb      	ldrb	r3, [r7, #3]
 800b348:	015a      	lsls	r2, r3, #5
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	4413      	add	r3, r2
 800b34e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b358:	60cb      	str	r3, [r1, #12]
    break;
 800b35a:	e042      	b.n	800b3e2 <USB_HC_Init+0x14a>

  case EP_TYPE_INTR:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b35c:	78fb      	ldrb	r3, [r7, #3]
 800b35e:	015a      	lsls	r2, r3, #5
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	4413      	add	r3, r2
 800b364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b368:	461a      	mov	r2, r3
 800b36a:	f240 639d 	movw	r3, #1693	; 0x69d
 800b36e:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_NAKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800b370:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b374:	2b00      	cmp	r3, #0
 800b376:	da36      	bge.n	800b3e6 <USB_HC_Init+0x14e>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b378:	78fb      	ldrb	r3, [r7, #3]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b384:	4619      	mov	r1, r3
 800b386:	78fb      	ldrb	r3, [r7, #3]
 800b388:	015a      	lsls	r2, r3, #5
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	4413      	add	r3, r2
 800b38e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b392:	68db      	ldr	r3, [r3, #12]
 800b394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b398:	60cb      	str	r3, [r1, #12]
    }

    break;
 800b39a:	e024      	b.n	800b3e6 <USB_HC_Init+0x14e>

  case EP_TYPE_ISOC:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b39c:	78fb      	ldrb	r3, [r7, #3]
 800b39e:	015a      	lsls	r2, r3, #5
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	f240 2325 	movw	r3, #549	; 0x225
 800b3ae:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800b3b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	da18      	bge.n	800b3ea <USB_HC_Init+0x152>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b3b8:	78fb      	ldrb	r3, [r7, #3]
 800b3ba:	015a      	lsls	r2, r3, #5
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	4413      	add	r3, r2
 800b3c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3c4:	4619      	mov	r1, r3
 800b3c6:	78fb      	ldrb	r3, [r7, #3]
 800b3c8:	015a      	lsls	r2, r3, #5
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3d2:	68db      	ldr	r3, [r3, #12]
 800b3d4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800b3d8:	60cb      	str	r3, [r1, #12]
    }
    break;
 800b3da:	e006      	b.n	800b3ea <USB_HC_Init+0x152>

  default:
    ret = HAL_ERROR;
 800b3dc:	2301      	movs	r3, #1
 800b3de:	75fb      	strb	r3, [r7, #23]
    break;
 800b3e0:	e004      	b.n	800b3ec <USB_HC_Init+0x154>
    break;
 800b3e2:	bf00      	nop
 800b3e4:	e002      	b.n	800b3ec <USB_HC_Init+0x154>
    break;
 800b3e6:	bf00      	nop
 800b3e8:	e000      	b.n	800b3ec <USB_HC_Init+0x154>
    break;
 800b3ea:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b3fa:	699a      	ldr	r2, [r3, #24]
 800b3fc:	78fb      	ldrb	r3, [r7, #3]
 800b3fe:	f003 030f 	and.w	r3, r3, #15
 800b402:	2101      	movs	r1, #1
 800b404:	fa01 f303 	lsl.w	r3, r1, r3
 800b408:	4313      	orrs	r3, r2
 800b40a:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	699b      	ldr	r3, [r3, #24]
 800b410:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if((epnum & 0x80U) == 0x80U)
 800b418:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	da03      	bge.n	800b428 <USB_HC_Init+0x190>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b420:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b424:	613b      	str	r3, [r7, #16]
 800b426:	e001      	b.n	800b42c <USB_HC_Init+0x194>
  }
  else
  {
    HCcharEpDir = 0U;
 800b428:	2300      	movs	r3, #0
 800b42a:	613b      	str	r3, [r7, #16]
  }

  if(speed == HPRT0_PRTSPD_LOW_SPEED)
 800b42c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b430:	2b02      	cmp	r3, #2
 800b432:	d103      	bne.n	800b43c <USB_HC_Init+0x1a4>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b434:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b438:	60fb      	str	r3, [r7, #12]
 800b43a:	e001      	b.n	800b440 <USB_HC_Init+0x1a8>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b43c:	2300      	movs	r3, #0
 800b43e:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b440:	78fb      	ldrb	r3, [r7, #3]
 800b442:	015a      	lsls	r2, r3, #5
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	4413      	add	r3, r2
 800b448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b44c:	4619      	mov	r1, r3
 800b44e:	787b      	ldrb	r3, [r7, #1]
 800b450:	059b      	lsls	r3, r3, #22
 800b452:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b456:	78bb      	ldrb	r3, [r7, #2]
 800b458:	02db      	lsls	r3, r3, #11
 800b45a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b45e:	431a      	orrs	r2, r3
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b460:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b464:	049b      	lsls	r3, r3, #18
 800b466:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b46a:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b46c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b46e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b472:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	431a      	orrs	r2, r3
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b47c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800b47e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b482:	2b03      	cmp	r3, #3
 800b484:	d110      	bne.n	800b4a8 <USB_HC_Init+0x210>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800b486:	78fb      	ldrb	r3, [r7, #3]
 800b488:	015a      	lsls	r2, r3, #5
 800b48a:	68bb      	ldr	r3, [r7, #8]
 800b48c:	4413      	add	r3, r2
 800b48e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b492:	4619      	mov	r1, r3
 800b494:	78fb      	ldrb	r3, [r7, #3]
 800b496:	015a      	lsls	r2, r3, #5
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	4413      	add	r3, r2
 800b49c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b4a6:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800b4a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	371c      	adds	r7, #28
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop

0800b4b8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b08c      	sub	sp, #48	; 0x30
 800b4bc:	af02      	add	r7, sp, #8
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	785b      	ldrb	r3, [r3, #1]
 800b4ce:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800b4d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b4d4:	837b      	strh	r3, [r7, #26]

  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b4dc:	d029      	beq.n	800b532 <USB_HC_StartXfer+0x7a>
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	791b      	ldrb	r3, [r3, #4]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d125      	bne.n	800b532 <USB_HC_StartXfer+0x7a>
  {
    if((dma == 0U) && (hc->do_ping == 1U))
 800b4e6:	79fb      	ldrb	r3, [r7, #7]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10b      	bne.n	800b504 <USB_HC_StartXfer+0x4c>
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	795b      	ldrb	r3, [r3, #5]
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d107      	bne.n	800b504 <USB_HC_StartXfer+0x4c>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	785b      	ldrb	r3, [r3, #1]
 800b4f8:	4619      	mov	r1, r3
 800b4fa:	68f8      	ldr	r0, [r7, #12]
 800b4fc:	f000 fa3c 	bl	800b978 <USB_DoPing>
      return HAL_OK;
 800b500:	2300      	movs	r3, #0
 800b502:	e116      	b.n	800b732 <USB_HC_StartXfer+0x27a>
    }
    else if(dma == 1U)
 800b504:	79fb      	ldrb	r3, [r7, #7]
 800b506:	2b01      	cmp	r3, #1
 800b508:	d113      	bne.n	800b532 <USB_HC_StartXfer+0x7a>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b50a:	69fb      	ldr	r3, [r7, #28]
 800b50c:	015a      	lsls	r2, r3, #5
 800b50e:	6a3b      	ldr	r3, [r7, #32]
 800b510:	4413      	add	r3, r2
 800b512:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b516:	4619      	mov	r1, r3
 800b518:	69fb      	ldr	r3, [r7, #28]
 800b51a:	015a      	lsls	r2, r3, #5
 800b51c:	6a3b      	ldr	r3, [r7, #32]
 800b51e:	4413      	add	r3, r2
 800b520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b524:	68db      	ldr	r3, [r3, #12]
 800b526:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800b52a:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800b52c:	68bb      	ldr	r3, [r7, #8]
 800b52e:	2200      	movs	r2, #0
 800b530:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800b532:	68bb      	ldr	r3, [r7, #8]
 800b534:	691b      	ldr	r3, [r3, #16]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d018      	beq.n	800b56c <USB_HC_StartXfer+0xb4>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b53a:	68bb      	ldr	r3, [r7, #8]
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	68ba      	ldr	r2, [r7, #8]
 800b540:	8912      	ldrh	r2, [r2, #8]
 800b542:	4413      	add	r3, r2
 800b544:	3b01      	subs	r3, #1
 800b546:	68ba      	ldr	r2, [r7, #8]
 800b548:	8912      	ldrh	r2, [r2, #8]
 800b54a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b54e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800b550:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b552:	8b7b      	ldrh	r3, [r7, #26]
 800b554:	429a      	cmp	r2, r3
 800b556:	d90b      	bls.n	800b570 <USB_HC_StartXfer+0xb8>
    {
      num_packets = max_hc_pkt_count;
 800b558:	8b7b      	ldrh	r3, [r7, #26]
 800b55a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b55c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b55e:	68ba      	ldr	r2, [r7, #8]
 800b560:	8912      	ldrh	r2, [r2, #8]
 800b562:	fb02 f203 	mul.w	r2, r2, r3
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	611a      	str	r2, [r3, #16]
 800b56a:	e001      	b.n	800b570 <USB_HC_StartXfer+0xb8>
    }
  }
  else
  {
    num_packets = 1U;
 800b56c:	2301      	movs	r3, #1
 800b56e:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	78db      	ldrb	r3, [r3, #3]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d006      	beq.n	800b586 <USB_HC_StartXfer+0xce>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b578:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	8912      	ldrh	r2, [r2, #8]
 800b57e:	fb02 f203 	mul.w	r2, r2, r3
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b586:	69fb      	ldr	r3, [r7, #28]
 800b588:	015a      	lsls	r2, r3, #5
 800b58a:	6a3b      	ldr	r3, [r7, #32]
 800b58c:	4413      	add	r3, r2
 800b58e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b592:	4618      	mov	r0, r3
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	691b      	ldr	r3, [r3, #16]
 800b598:	f3c3 0212 	ubfx	r2, r3, #0, #19
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b59c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b59e:	04d9      	lsls	r1, r3, #19
 800b5a0:	4b66      	ldr	r3, [pc, #408]	; (800b73c <USB_HC_StartXfer+0x284>)
 800b5a2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b5a4:	431a      	orrs	r2, r3
                                (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	7a9b      	ldrb	r3, [r3, #10]
 800b5aa:	075b      	lsls	r3, r3, #29
 800b5ac:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b5b0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b5b2:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800b5b4:	79fb      	ldrb	r3, [r7, #7]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d009      	beq.n	800b5ce <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b5ba:	69fb      	ldr	r3, [r7, #28]
 800b5bc:	015a      	lsls	r2, r3, #5
 800b5be:	6a3b      	ldr	r3, [r7, #32]
 800b5c0:	4413      	add	r3, r2
 800b5c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	68db      	ldr	r3, [r3, #12]
 800b5cc:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b5ce:	6a3b      	ldr	r3, [r7, #32]
 800b5d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5d4:	689b      	ldr	r3, [r3, #8]
 800b5d6:	f003 0301 	and.w	r3, r3, #1
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	bf0c      	ite	eq
 800b5de:	2301      	moveq	r3, #1
 800b5e0:	2300      	movne	r3, #0
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b5e6:	69fb      	ldr	r3, [r7, #28]
 800b5e8:	015a      	lsls	r2, r3, #5
 800b5ea:	6a3b      	ldr	r3, [r7, #32]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	015a      	lsls	r2, r3, #5
 800b5f8:	6a3b      	ldr	r3, [r7, #32]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b606:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b608:	69fb      	ldr	r3, [r7, #28]
 800b60a:	015a      	lsls	r2, r3, #5
 800b60c:	6a3b      	ldr	r3, [r7, #32]
 800b60e:	4413      	add	r3, r2
 800b610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b614:	4619      	mov	r1, r3
 800b616:	69fb      	ldr	r3, [r7, #28]
 800b618:	015a      	lsls	r2, r3, #5
 800b61a:	6a3b      	ldr	r3, [r7, #32]
 800b61c:	4413      	add	r3, r2
 800b61e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b622:	681a      	ldr	r2, [r3, #0]
 800b624:	7e7b      	ldrb	r3, [r7, #25]
 800b626:	075b      	lsls	r3, r3, #29
 800b628:	4313      	orrs	r3, r2
 800b62a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b62c:	69fb      	ldr	r3, [r7, #28]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	6a3b      	ldr	r3, [r7, #32]
 800b632:	4413      	add	r3, r2
 800b634:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a41      	ldr	r2, [pc, #260]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b63c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b63e:	4b40      	ldr	r3, [pc, #256]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b646:	4a3e      	ldr	r2, [pc, #248]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b648:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	78db      	ldrb	r3, [r3, #3]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d006      	beq.n	800b660 <USB_HC_StartXfer+0x1a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b652:	4b3b      	ldr	r3, [pc, #236]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b65a:	4a39      	ldr	r2, [pc, #228]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b65c:	6013      	str	r3, [r2, #0]
 800b65e:	e005      	b.n	800b66c <USB_HC_StartXfer+0x1b4>
  }
  else
  {
     tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b660:	4b37      	ldr	r3, [pc, #220]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b668:	4a35      	ldr	r2, [pc, #212]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b66a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b66c:	4b34      	ldr	r3, [pc, #208]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b674:	4a32      	ldr	r2, [pc, #200]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b676:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b678:	69fb      	ldr	r3, [r7, #28]
 800b67a:	015a      	lsls	r2, r3, #5
 800b67c:	6a3b      	ldr	r3, [r7, #32]
 800b67e:	4413      	add	r3, r2
 800b680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b684:	461a      	mov	r2, r3
 800b686:	4b2e      	ldr	r3, [pc, #184]	; (800b740 <USB_HC_StartXfer+0x288>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800b68c:	79fb      	ldrb	r3, [r7, #7]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d14e      	bne.n	800b730 <USB_HC_StartXfer+0x278>
  {
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	78db      	ldrb	r3, [r3, #3]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d14a      	bne.n	800b730 <USB_HC_StartXfer+0x278>
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	691b      	ldr	r3, [r3, #16]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d046      	beq.n	800b730 <USB_HC_StartXfer+0x278>
    {
      switch(hc->ep_type)
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	79db      	ldrb	r3, [r3, #7]
 800b6a6:	2b03      	cmp	r3, #3
 800b6a8:	d830      	bhi.n	800b70c <USB_HC_StartXfer+0x254>
 800b6aa:	a201      	add	r2, pc, #4	; (adr r2, 800b6b0 <USB_HC_StartXfer+0x1f8>)
 800b6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b0:	0800b6c1 	.word	0x0800b6c1
 800b6b4:	0800b6e5 	.word	0x0800b6e5
 800b6b8:	0800b6c1 	.word	0x0800b6c1
 800b6bc:	0800b6e5 	.word	0x0800b6e5
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	691b      	ldr	r3, [r3, #16]
 800b6c4:	3303      	adds	r3, #3
 800b6c6:	089b      	lsrs	r3, r3, #2
 800b6c8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b6ca:	8afa      	ldrh	r2, [r7, #22]
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6d0:	b29b      	uxth	r3, r3
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d91c      	bls.n	800b710 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	699b      	ldr	r3, [r3, #24]
 800b6da:	f043 0220 	orr.w	r2, r3, #32
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	619a      	str	r2, [r3, #24]
        }
        break;
 800b6e2:	e015      	b.n	800b710 <USB_HC_StartXfer+0x258>

        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	3303      	adds	r3, #3
 800b6ea:	089b      	lsrs	r3, r3, #2
 800b6ec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b6ee:	8afa      	ldrh	r2, [r7, #22]
 800b6f0:	6a3b      	ldr	r3, [r7, #32]
 800b6f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b6f6:	691b      	ldr	r3, [r3, #16]
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	429a      	cmp	r2, r3
 800b6fc:	d90a      	bls.n	800b714 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	699b      	ldr	r3, [r3, #24]
 800b702:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	619a      	str	r2, [r3, #24]
        }
        break;
 800b70a:	e003      	b.n	800b714 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b70c:	bf00      	nop
 800b70e:	e002      	b.n	800b716 <USB_HC_StartXfer+0x25e>
        break;
 800b710:	bf00      	nop
 800b712:	e000      	b.n	800b716 <USB_HC_StartXfer+0x25e>
        break;
 800b714:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	68d9      	ldr	r1, [r3, #12]
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	785a      	ldrb	r2, [r3, #1]
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	691b      	ldr	r3, [r3, #16]
 800b722:	b298      	uxth	r0, r3
 800b724:	2300      	movs	r3, #0
 800b726:	9300      	str	r3, [sp, #0]
 800b728:	4603      	mov	r3, r0
 800b72a:	68f8      	ldr	r0, [r7, #12]
 800b72c:	f7ff fb92 	bl	800ae54 <USB_WritePacket>
    }
  }

  return HAL_OK;
 800b730:	2300      	movs	r3, #0
}
 800b732:	4618      	mov	r0, r3
 800b734:	3728      	adds	r7, #40	; 0x28
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
 800b73a:	bf00      	nop
 800b73c:	1ff80000 	.word	0x1ff80000
 800b740:	200207d0 	.word	0x200207d0

0800b744 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800b744:	b480      	push	{r7}
 800b746:	b085      	sub	sp, #20
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b756:	695b      	ldr	r3, [r3, #20]
 800b758:	b29b      	uxth	r3, r3
}
 800b75a:	4618      	mov	r0, r3
 800b75c:	3714      	adds	r7, #20
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr

0800b766 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800b766:	b480      	push	{r7}
 800b768:	b087      	sub	sp, #28
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	6078      	str	r0, [r7, #4]
 800b76e:	460b      	mov	r3, r1
 800b770:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800b776:	78fb      	ldrb	r3, [r7, #3]
 800b778:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b77a:	2300      	movs	r3, #0
 800b77c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	015a      	lsls	r2, r3, #5
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	4413      	add	r3, r2
 800b786:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	0c9b      	lsrs	r3, r3, #18
 800b78e:	f003 0303 	and.w	r3, r3, #3
 800b792:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d002      	beq.n	800b7a0 <USB_HC_Halt+0x3a>
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	2b02      	cmp	r3, #2
 800b79e:	d171      	bne.n	800b884 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	015a      	lsls	r2, r3, #5
 800b7a4:	693b      	ldr	r3, [r7, #16]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7ac:	4619      	mov	r1, r3
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	015a      	lsls	r2, r3, #5
 800b7b2:	693b      	ldr	r3, [r7, #16]
 800b7b4:	4413      	add	r3, r2
 800b7b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b7c0:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7c6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d146      	bne.n	800b85c <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	015a      	lsls	r2, r3, #5
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	4413      	add	r3, r2
 800b7d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7da:	4619      	mov	r1, r3
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	015a      	lsls	r2, r3, #5
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b7ee:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	015a      	lsls	r2, r3, #5
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	4413      	add	r3, r2
 800b7f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	015a      	lsls	r2, r3, #5
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	4413      	add	r3, r2
 800b806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b810:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	015a      	lsls	r2, r3, #5
 800b816:	693b      	ldr	r3, [r7, #16]
 800b818:	4413      	add	r3, r2
 800b81a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b81e:	4619      	mov	r1, r3
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	015a      	lsls	r2, r3, #5
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	4413      	add	r3, r2
 800b828:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b832:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	3301      	adds	r3, #1
 800b838:	617b      	str	r3, [r7, #20]
 800b83a:	697b      	ldr	r3, [r7, #20]
 800b83c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b840:	d81e      	bhi.n	800b880 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	015a      	lsls	r2, r3, #5
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	4413      	add	r3, r2
 800b84a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b854:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b858:	d0ec      	beq.n	800b834 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b85a:	e086      	b.n	800b96a <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	015a      	lsls	r2, r3, #5
 800b860:	693b      	ldr	r3, [r7, #16]
 800b862:	4413      	add	r3, r2
 800b864:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b868:	4619      	mov	r1, r3
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	015a      	lsls	r2, r3, #5
 800b86e:	693b      	ldr	r3, [r7, #16]
 800b870:	4413      	add	r3, r2
 800b872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b87c:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b87e:	e074      	b.n	800b96a <USB_HC_Halt+0x204>
          break;
 800b880:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b882:	e072      	b.n	800b96a <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	015a      	lsls	r2, r3, #5
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	4413      	add	r3, r2
 800b88c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b890:	4619      	mov	r1, r3
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	015a      	lsls	r2, r3, #5
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	4413      	add	r3, r2
 800b89a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b8a4:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b8ac:	691b      	ldr	r3, [r3, #16]
 800b8ae:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d146      	bne.n	800b944 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	015a      	lsls	r2, r3, #5
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	4413      	add	r3, r2
 800b8be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	015a      	lsls	r2, r3, #5
 800b8c8:	693b      	ldr	r3, [r7, #16]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b8d6:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	015a      	lsls	r2, r3, #5
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	4413      	add	r3, r2
 800b8e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	015a      	lsls	r2, r3, #5
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b8f8:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	015a      	lsls	r2, r3, #5
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	4413      	add	r3, r2
 800b902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b906:	4619      	mov	r1, r3
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	015a      	lsls	r2, r3, #5
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	4413      	add	r3, r2
 800b910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b91a:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	3301      	adds	r3, #1
 800b920:	617b      	str	r3, [r7, #20]
 800b922:	697b      	ldr	r3, [r7, #20]
 800b924:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b928:	d81e      	bhi.n	800b968 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	015a      	lsls	r2, r3, #5
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	4413      	add	r3, r2
 800b932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b93c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b940:	d0ec      	beq.n	800b91c <USB_HC_Halt+0x1b6>
 800b942:	e012      	b.n	800b96a <USB_HC_Halt+0x204>
    }
    else
    {
       USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	015a      	lsls	r2, r3, #5
 800b948:	693b      	ldr	r3, [r7, #16]
 800b94a:	4413      	add	r3, r2
 800b94c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b950:	4619      	mov	r1, r3
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	015a      	lsls	r2, r3, #5
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	4413      	add	r3, r2
 800b95a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b964:	600b      	str	r3, [r1, #0]
 800b966:	e000      	b.n	800b96a <USB_HC_Halt+0x204>
          break;
 800b968:	bf00      	nop
    }
  }

  return HAL_OK;
 800b96a:	2300      	movs	r3, #0
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	371c      	adds	r7, #28
 800b970:	46bd      	mov	sp, r7
 800b972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b976:	4770      	bx	lr

0800b978 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 800b978:	b480      	push	{r7}
 800b97a:	b087      	sub	sp, #28
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	460b      	mov	r3, r1
 800b982:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b988:	78fb      	ldrb	r3, [r7, #3]
 800b98a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b98c:	2301      	movs	r3, #1
 800b98e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	015a      	lsls	r2, r3, #5
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	4413      	add	r3, r2
 800b998:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b99c:	4619      	mov	r1, r3
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	04da      	lsls	r2, r3, #19
 800b9a2:	4b12      	ldr	r3, [pc, #72]	; (800b9ec <USB_DoPing+0x74>)
 800b9a4:	4013      	ands	r3, r2
 800b9a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b9aa:	610b      	str	r3, [r1, #16]
                            USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	015a      	lsls	r2, r3, #5
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b9c2:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b9c4:	68bb      	ldr	r3, [r7, #8]
 800b9c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b9ca:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b9cc:	693b      	ldr	r3, [r7, #16]
 800b9ce:	015a      	lsls	r2, r3, #5
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	4413      	add	r3, r2
 800b9d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b9d8:	461a      	mov	r2, r3
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	371c      	adds	r7, #28
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr
 800b9ec:	1ff80000 	.word	0x1ff80000

0800b9f0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ba00:	6878      	ldr	r0, [r7, #4]
 800ba02:	f7ff f9a4 	bl	800ad4e <USB_DisableGlobalInt>

    /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ba06:	2110      	movs	r1, #16
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f7ff f9db 	bl	800adc4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	f7ff f9fe 	bl	800ae10 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ba14:	2300      	movs	r3, #0
 800ba16:	613b      	str	r3, [r7, #16]
 800ba18:	e01f      	b.n	800ba5a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	015a      	lsls	r2, r3, #5
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	4413      	add	r3, r2
 800ba22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba30:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba38:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ba40:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ba42:	693b      	ldr	r3, [r7, #16]
 800ba44:	015a      	lsls	r2, r3, #5
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	4413      	add	r3, r2
 800ba4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba4e:	461a      	mov	r2, r3
 800ba50:	68bb      	ldr	r3, [r7, #8]
 800ba52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	3301      	adds	r3, #1
 800ba58:	613b      	str	r3, [r7, #16]
 800ba5a:	693b      	ldr	r3, [r7, #16]
 800ba5c:	2b0f      	cmp	r3, #15
 800ba5e:	d9dc      	bls.n	800ba1a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ba60:	2300      	movs	r3, #0
 800ba62:	613b      	str	r3, [r7, #16]
 800ba64:	e034      	b.n	800bad0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800ba66:	693b      	ldr	r3, [r7, #16]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba7c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ba84:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ba8c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	015a      	lsls	r2, r3, #5
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	4413      	add	r3, r2
 800ba96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800baa0:	697b      	ldr	r3, [r7, #20]
 800baa2:	3301      	adds	r3, #1
 800baa4:	617b      	str	r3, [r7, #20]
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800baac:	d80c      	bhi.n	800bac8 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800baae:	693b      	ldr	r3, [r7, #16]
 800bab0:	015a      	lsls	r2, r3, #5
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	4413      	add	r3, r2
 800bab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bac0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bac4:	d0ec      	beq.n	800baa0 <USB_StopHost+0xb0>
 800bac6:	e000      	b.n	800baca <USB_StopHost+0xda>
        break;
 800bac8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800baca:	693b      	ldr	r3, [r7, #16]
 800bacc:	3301      	adds	r3, #1
 800bace:	613b      	str	r3, [r7, #16]
 800bad0:	693b      	ldr	r3, [r7, #16]
 800bad2:	2b0f      	cmp	r3, #15
 800bad4:	d9c7      	bls.n	800ba66 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800badc:	461a      	mov	r2, r3
 800bade:	f04f 33ff 	mov.w	r3, #4294967295
 800bae2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	f04f 32ff 	mov.w	r2, #4294967295
 800baea:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f7ff f91d 	bl	800ad2c <USB_EnableGlobalInt>

  return HAL_OK;
 800baf2:	2300      	movs	r3, #0
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3718      	adds	r7, #24
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800bafc:	b590      	push	{r4, r7, lr}
 800bafe:	b089      	sub	sp, #36	; 0x24
 800bb00:	af04      	add	r7, sp, #16
 800bb02:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0U;
 800bb04:	2300      	movs	r3, #0
 800bb06:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL;
 800bb08:	2302      	movs	r3, #2
 800bb0a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bb12:	7919      	ldrb	r1, [r3, #4]
 800bb14:	2350      	movs	r3, #80	; 0x50
 800bb16:	2206      	movs	r2, #6
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f001 fc4f 	bl	800d3bc <USBH_FindInterface>
 800bb1e:	4603      	mov	r3, r0
 800bb20:	73bb      	strb	r3, [r7, #14]

  if(interface == 0xFFU) /* Not Valid Interface */
 800bb22:	7bbb      	ldrb	r3, [r7, #14]
 800bb24:	2bff      	cmp	r3, #255	; 0xff
 800bb26:	d102      	bne.n	800bb2e <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;
 800bb28:	2302      	movs	r3, #2
 800bb2a:	73fb      	strb	r3, [r7, #15]
 800bb2c:	e10b      	b.n	800bd46 <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800bb2e:	7bbb      	ldrb	r3, [r7, #14]
 800bb30:	4619      	mov	r1, r3
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f001 fc26 	bl	800d384 <USBH_SelectInterface>

    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800bb3e:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bb42:	f010 fde1 	bl	801c708 <malloc>
 800bb46:	4603      	mov	r3, r0
 800bb48:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bb50:	69db      	ldr	r3, [r3, #28]
 800bb52:	60bb      	str	r3, [r7, #8]

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	231a      	movs	r3, #26
 800bb60:	fb03 f301 	mul.w	r3, r3, r1
 800bb64:	4413      	add	r3, r2
 800bb66:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800bb6a:	781b      	ldrb	r3, [r3, #0]
 800bb6c:	b25b      	sxtb	r3, r3
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	da1c      	bge.n	800bbac <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bb78:	4619      	mov	r1, r3
 800bb7a:	687a      	ldr	r2, [r7, #4]
 800bb7c:	231a      	movs	r3, #26
 800bb7e:	fb03 f301 	mul.w	r3, r3, r1
 800bb82:	4413      	add	r3, r2
 800bb84:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800bb88:	781a      	ldrb	r2, [r3, #0]
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bb94:	4619      	mov	r1, r3
 800bb96:	687a      	ldr	r2, [r7, #4]
 800bb98:	231a      	movs	r3, #26
 800bb9a:	fb03 f301 	mul.w	r3, r3, r1
 800bb9e:	4413      	add	r3, r2
 800bba0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800bba4:	881a      	ldrh	r2, [r3, #0]
 800bba6:	68bb      	ldr	r3, [r7, #8]
 800bba8:	815a      	strh	r2, [r3, #10]
 800bbaa:	e01b      	b.n	800bbe4 <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bbb2:	4619      	mov	r1, r3
 800bbb4:	687a      	ldr	r2, [r7, #4]
 800bbb6:	231a      	movs	r3, #26
 800bbb8:	fb03 f301 	mul.w	r3, r3, r1
 800bbbc:	4413      	add	r3, r2
 800bbbe:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800bbc2:	781a      	ldrb	r2, [r3, #0]
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bbce:	4619      	mov	r1, r3
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	231a      	movs	r3, #26
 800bbd4:	fb03 f301 	mul.w	r3, r3, r1
 800bbd8:	4413      	add	r3, r2
 800bbda:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800bbde:	881a      	ldrh	r2, [r3, #0]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	811a      	strh	r2, [r3, #8]
    }

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bbea:	4619      	mov	r1, r3
 800bbec:	687a      	ldr	r2, [r7, #4]
 800bbee:	231a      	movs	r3, #26
 800bbf0:	fb03 f301 	mul.w	r3, r3, r1
 800bbf4:	4413      	add	r3, r2
 800bbf6:	f203 3352 	addw	r3, r3, #850	; 0x352
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	b25b      	sxtb	r3, r3
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	da1c      	bge.n	800bc3c <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bc08:	4619      	mov	r1, r3
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	231a      	movs	r3, #26
 800bc0e:	fb03 f301 	mul.w	r3, r3, r1
 800bc12:	4413      	add	r3, r2
 800bc14:	f203 3352 	addw	r3, r3, #850	; 0x352
 800bc18:	781a      	ldrb	r2, [r3, #0]
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bc24:	4619      	mov	r1, r3
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	231a      	movs	r3, #26
 800bc2a:	fb03 f301 	mul.w	r3, r3, r1
 800bc2e:	4413      	add	r3, r2
 800bc30:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800bc34:	881a      	ldrh	r2, [r3, #0]
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	815a      	strh	r2, [r3, #10]
 800bc3a:	e01b      	b.n	800bc74 <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bc42:	4619      	mov	r1, r3
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	231a      	movs	r3, #26
 800bc48:	fb03 f301 	mul.w	r3, r3, r1
 800bc4c:	4413      	add	r3, r2
 800bc4e:	f203 3352 	addw	r3, r3, #850	; 0x352
 800bc52:	781a      	ldrb	r2, [r3, #0]
 800bc54:	68bb      	ldr	r3, [r7, #8]
 800bc56:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800bc5e:	4619      	mov	r1, r3
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	231a      	movs	r3, #26
 800bc64:	fb03 f301 	mul.w	r3, r3, r1
 800bc68:	4413      	add	r3, r2
 800bc6a:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800bc6e:	881a      	ldrh	r2, [r3, #0]
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	811a      	strh	r2, [r3, #8]
    }

    MSC_Handle->current_lun = 0U;
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	2200      	movs	r2, #0
 800bc78:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0U;
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800bc84:	68bb      	ldr	r3, [r7, #8]
 800bc86:	2200      	movs	r2, #0
 800bc88:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	2200      	movs	r2, #0
 800bc94:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	799b      	ldrb	r3, [r3, #6]
 800bc9a:	4619      	mov	r1, r3
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f002 fcb4 	bl	800e60a <USBH_AllocPipe>
 800bca2:	4603      	mov	r3, r0
 800bca4:	461a      	mov	r2, r3
 800bca6:	68bb      	ldr	r3, [r7, #8]
 800bca8:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800bcaa:	68bb      	ldr	r3, [r7, #8]
 800bcac:	79db      	ldrb	r3, [r3, #7]
 800bcae:	4619      	mov	r1, r3
 800bcb0:	6878      	ldr	r0, [r7, #4]
 800bcb2:	f002 fcaa 	bl	800e60a <USBH_AllocPipe>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	461a      	mov	r2, r3
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f000 fdac 	bl	800c81c <USBH_MSC_BOT_Init>

    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800bcc4:	68bb      	ldr	r3, [r7, #8]
 800bcc6:	3390      	adds	r3, #144	; 0x90
 800bcc8:	2268      	movs	r2, #104	; 0x68
 800bcca:	2100      	movs	r1, #0
 800bccc:	4618      	mov	r0, r3
 800bcce:	f010 ff44 	bl	801cb5a <memset>

    /* Open the new channels */
    USBH_OpenPipe  (phost,
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	7959      	ldrb	r1, [r3, #5]
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	7998      	ldrb	r0, [r3, #6]
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bce6:	68ba      	ldr	r2, [r7, #8]
 800bce8:	8912      	ldrh	r2, [r2, #8]
 800bcea:	9202      	str	r2, [sp, #8]
 800bcec:	2202      	movs	r2, #2
 800bcee:	9201      	str	r2, [sp, #4]
 800bcf0:	9300      	str	r3, [sp, #0]
 800bcf2:	4623      	mov	r3, r4
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f002 fc58 	bl	800e5ac <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);

    USBH_OpenPipe  (phost,
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	7919      	ldrb	r1, [r3, #4]
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	79d8      	ldrb	r0, [r3, #7]
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800bd10:	68ba      	ldr	r2, [r7, #8]
 800bd12:	8952      	ldrh	r2, [r2, #10]
 800bd14:	9202      	str	r2, [sp, #8]
 800bd16:	2202      	movs	r2, #2
 800bd18:	9201      	str	r2, [sp, #4]
 800bd1a:	9300      	str	r3, [sp, #0]
 800bd1c:	4623      	mov	r3, r4
 800bd1e:	4602      	mov	r2, r0
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f002 fc43 	bl	800e5ac <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);

    USBH_LL_SetToggle (phost, MSC_Handle->InPipe, 0U);
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	791b      	ldrb	r3, [r3, #4]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	6878      	ldr	r0, [r7, #4]
 800bd30:	f009 fbe2 	bl	80154f8 <USBH_LL_SetToggle>
    USBH_LL_SetToggle (phost, MSC_Handle->OutPipe, 0U);
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	795b      	ldrb	r3, [r3, #5]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f009 fbdb 	bl	80154f8 <USBH_LL_SetToggle>
    status = USBH_OK;
 800bd42:	2300      	movs	r3, #0
 800bd44:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800bd46:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3714      	adds	r7, #20
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd90      	pop	{r4, r7, pc}

0800bd50 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bd5e:	69db      	ldr	r3, [r3, #28]
 800bd60:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	795b      	ldrb	r3, [r3, #5]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d00e      	beq.n	800bd88 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	795b      	ldrb	r3, [r3, #5]
 800bd6e:	4619      	mov	r1, r3
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f002 fc3a 	bl	800e5ea <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	795b      	ldrb	r3, [r3, #5]
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f002 fc62 	bl	800e646 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2200      	movs	r2, #0
 800bd86:	715a      	strb	r2, [r3, #5]
  }

  if ( MSC_Handle->InPipe)
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	791b      	ldrb	r3, [r3, #4]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d00e      	beq.n	800bdae <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	791b      	ldrb	r3, [r3, #4]
 800bd94:	4619      	mov	r1, r3
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f002 fc27 	bl	800e5ea <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	791b      	ldrb	r3, [r3, #4]
 800bda0:	4619      	mov	r1, r3
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f002 fc4f 	bl	800e646 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	711a      	strb	r2, [r3, #4]
  }

  if(phost->pActiveClass->pData)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bdb4:	69db      	ldr	r3, [r3, #28]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d00b      	beq.n	800bdd2 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bdc0:	69db      	ldr	r3, [r3, #28]
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f010 fca8 	bl	801c718 <free>
    phost->pActiveClass->pData = 0;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bdce:	2200      	movs	r2, #0
 800bdd0:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800bdd2:	2300      	movs	r3, #0
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3710      	adds	r7, #16
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}

0800bddc <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b084      	sub	sp, #16
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bdea:	69db      	ldr	r3, [r3, #28]
 800bdec:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	7b9b      	ldrb	r3, [r3, #14]
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d004      	beq.n	800be04 <USBH_MSC_ClassRequest+0x28>
 800bdfa:	2b03      	cmp	r3, #3
 800bdfc:	d03e      	beq.n	800be7c <USBH_MSC_ClassRequest+0xa0>
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d000      	beq.n	800be04 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
    }
    break;

  default:
    break;
 800be02:	e04a      	b.n	800be9a <USBH_MSC_ClassRequest+0xbe>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)(void *)&MSC_Handle->max_lun);
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	4619      	mov	r1, r3
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f000 fce9 	bl	800c7e0 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800be0e:	4603      	mov	r3, r0
 800be10:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800be12:	7bfb      	ldrb	r3, [r7, #15]
 800be14:	2b03      	cmp	r3, #3
 800be16:	d104      	bne.n	800be22 <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0U;
 800be18:	68bb      	ldr	r3, [r7, #8]
 800be1a:	2200      	movs	r2, #0
 800be1c:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800be1e:	2300      	movs	r3, #0
 800be20:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800be22:	7bfb      	ldrb	r3, [r7, #15]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d135      	bne.n	800be94 <USBH_MSC_ClassRequest+0xb8>
      MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN)? MAX_SUPPORTED_LUN : (uint8_t )(MSC_Handle->max_lun) + 1U;
 800be28:	68bb      	ldr	r3, [r7, #8]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d804      	bhi.n	800be3a <USBH_MSC_ClassRequest+0x5e>
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	b2db      	uxtb	r3, r3
 800be36:	3301      	adds	r3, #1
 800be38:	e000      	b.n	800be3c <USBH_MSC_ClassRequest+0x60>
 800be3a:	2302      	movs	r3, #2
 800be3c:	68ba      	ldr	r2, [r7, #8]
 800be3e:	6013      	str	r3, [r2, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800be40:	2300      	movs	r3, #0
 800be42:	73bb      	strb	r3, [r7, #14]
 800be44:	e014      	b.n	800be70 <USBH_MSC_ClassRequest+0x94>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800be46:	7bbb      	ldrb	r3, [r7, #14]
 800be48:	68ba      	ldr	r2, [r7, #8]
 800be4a:	2134      	movs	r1, #52	; 0x34
 800be4c:	fb01 f303 	mul.w	r3, r1, r3
 800be50:	4413      	add	r3, r2
 800be52:	3392      	adds	r3, #146	; 0x92
 800be54:	2202      	movs	r2, #2
 800be56:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0U;
 800be58:	7bbb      	ldrb	r3, [r7, #14]
 800be5a:	68ba      	ldr	r2, [r7, #8]
 800be5c:	2134      	movs	r1, #52	; 0x34
 800be5e:	fb01 f303 	mul.w	r3, r1, r3
 800be62:	4413      	add	r3, r2
 800be64:	33c1      	adds	r3, #193	; 0xc1
 800be66:	2200      	movs	r2, #0
 800be68:	701a      	strb	r2, [r3, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800be6a:	7bbb      	ldrb	r3, [r7, #14]
 800be6c:	3301      	adds	r3, #1
 800be6e:	73bb      	strb	r3, [r7, #14]
 800be70:	7bba      	ldrb	r2, [r7, #14]
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	429a      	cmp	r2, r3
 800be78:	d3e5      	bcc.n	800be46 <USBH_MSC_ClassRequest+0x6a>
    break;
 800be7a:	e00b      	b.n	800be94 <USBH_MSC_ClassRequest+0xb8>
    if(USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800be7c:	2100      	movs	r1, #0
 800be7e:	6878      	ldr	r0, [r7, #4]
 800be80:	f001 ff60 	bl	800dd44 <USBH_ClrFeature>
 800be84:	4603      	mov	r3, r0
 800be86:	2b00      	cmp	r3, #0
 800be88:	d106      	bne.n	800be98 <USBH_MSC_ClassRequest+0xbc>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800be8a:	68bb      	ldr	r3, [r7, #8]
 800be8c:	7bda      	ldrb	r2, [r3, #15]
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	739a      	strb	r2, [r3, #14]
    break;
 800be92:	e001      	b.n	800be98 <USBH_MSC_ClassRequest+0xbc>
    break;
 800be94:	bf00      	nop
 800be96:	e000      	b.n	800be9a <USBH_MSC_ClassRequest+0xbe>
    break;
 800be98:	bf00      	nop
  }

  return status;
 800be9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3710      	adds	r7, #16
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800beb2:	69db      	ldr	r3, [r3, #28]
 800beb4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800beb6:	2301      	movs	r3, #1
 800beb8:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800beba:	2301      	movs	r3, #1
 800bebc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 800bebe:	2301      	movs	r3, #1
 800bec0:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	7b1b      	ldrb	r3, [r3, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d003      	beq.n	800bed2 <USBH_MSC_Process+0x2e>
 800beca:	2b01      	cmp	r3, #1
 800becc:	f000 8271 	beq.w	800c3b2 <USBH_MSC_Process+0x50e>
  case MSC_IDLE:
    error = USBH_OK;
    break;

  default:
    break;
 800bed0:	e272      	b.n	800c3b8 <USBH_MSC_Process+0x514>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 800bed2:	693b      	ldr	r3, [r7, #16]
 800bed4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bed8:	461a      	mov	r2, r3
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	429a      	cmp	r2, r3
 800bee0:	f080 824f 	bcs.w	800c382 <USBH_MSC_Process+0x4de>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800bee4:	693b      	ldr	r3, [r7, #16]
 800bee6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800beea:	4619      	mov	r1, r3
 800beec:	693a      	ldr	r2, [r7, #16]
 800beee:	2334      	movs	r3, #52	; 0x34
 800bef0:	fb03 f301 	mul.w	r3, r3, r1
 800bef4:	4413      	add	r3, r2
 800bef6:	3391      	adds	r3, #145	; 0x91
 800bef8:	2201      	movs	r2, #1
 800befa:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf02:	4619      	mov	r1, r3
 800bf04:	693a      	ldr	r2, [r7, #16]
 800bf06:	2334      	movs	r3, #52	; 0x34
 800bf08:	fb03 f301 	mul.w	r3, r3, r1
 800bf0c:	4413      	add	r3, r2
 800bf0e:	3390      	adds	r3, #144	; 0x90
 800bf10:	781b      	ldrb	r3, [r3, #0]
 800bf12:	2b08      	cmp	r3, #8
 800bf14:	f200 8243 	bhi.w	800c39e <USBH_MSC_Process+0x4fa>
 800bf18:	a201      	add	r2, pc, #4	; (adr r2, 800bf20 <USBH_MSC_Process+0x7c>)
 800bf1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf1e:	bf00      	nop
 800bf20:	0800bf45 	.word	0x0800bf45
 800bf24:	0800c39f 	.word	0x0800c39f
 800bf28:	0800c00d 	.word	0x0800c00d
 800bf2c:	0800c191 	.word	0x0800c191
 800bf30:	0800bf6b 	.word	0x0800bf6b
 800bf34:	0800c25d 	.word	0x0800c25d
 800bf38:	0800c39f 	.word	0x0800c39f
 800bf3c:	0800c39f 	.word	0x0800c39f
 800bf40:	0800c371 	.word	0x0800c371
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	693a      	ldr	r2, [r7, #16]
 800bf4e:	2334      	movs	r3, #52	; 0x34
 800bf50:	fb03 f301 	mul.w	r3, r3, r1
 800bf54:	4413      	add	r3, r2
 800bf56:	3390      	adds	r3, #144	; 0x90
 800bf58:	2204      	movs	r2, #4
 800bf5a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        break;
 800bf68:	e222      	b.n	800c3b0 <USBH_MSC_Process+0x50c>
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800bf6a:	693b      	ldr	r3, [r7, #16]
 800bf6c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf70:	b2d9      	uxtb	r1, r3
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf78:	461a      	mov	r2, r3
 800bf7a:	2334      	movs	r3, #52	; 0x34
 800bf7c:	fb03 f302 	mul.w	r3, r3, r2
 800bf80:	3398      	adds	r3, #152	; 0x98
 800bf82:	693a      	ldr	r2, [r7, #16]
 800bf84:	4413      	add	r3, r2
 800bf86:	3307      	adds	r3, #7
 800bf88:	461a      	mov	r2, r3
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f000 ff68 	bl	800ce60 <USBH_MSC_SCSI_Inquiry>
 800bf90:	4603      	mov	r3, r0
 800bf92:	73fb      	strb	r3, [r7, #15]
        if (scsi_status == USBH_OK)
 800bf94:	7bfb      	ldrb	r3, [r7, #15]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d10b      	bne.n	800bfb2 <USBH_MSC_Process+0x10e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	693a      	ldr	r2, [r7, #16]
 800bfa4:	2334      	movs	r3, #52	; 0x34
 800bfa6:	fb03 f301 	mul.w	r3, r3, r1
 800bfaa:	4413      	add	r3, r2
 800bfac:	3390      	adds	r3, #144	; 0x90
 800bfae:	2202      	movs	r2, #2
 800bfb0:	701a      	strb	r2, [r3, #0]
        if (scsi_status == USBH_FAIL)
 800bfb2:	7bfb      	ldrb	r3, [r7, #15]
 800bfb4:	2b02      	cmp	r3, #2
 800bfb6:	d10c      	bne.n	800bfd2 <USBH_MSC_Process+0x12e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bfbe:	4619      	mov	r1, r3
 800bfc0:	693a      	ldr	r2, [r7, #16]
 800bfc2:	2334      	movs	r3, #52	; 0x34
 800bfc4:	fb03 f301 	mul.w	r3, r3, r1
 800bfc8:	4413      	add	r3, r2
 800bfca:	3390      	adds	r3, #144	; 0x90
 800bfcc:	2205      	movs	r2, #5
 800bfce:	701a      	strb	r2, [r3, #0]
        break;
 800bfd0:	e1e7      	b.n	800c3a2 <USBH_MSC_Process+0x4fe>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800bfd2:	7bfb      	ldrb	r3, [r7, #15]
 800bfd4:	2b04      	cmp	r3, #4
 800bfd6:	f040 81e4 	bne.w	800c3a2 <USBH_MSC_Process+0x4fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	693a      	ldr	r2, [r7, #16]
 800bfe4:	2334      	movs	r3, #52	; 0x34
 800bfe6:	fb03 f301 	mul.w	r3, r3, r1
 800bfea:	4413      	add	r3, r2
 800bfec:	3390      	adds	r3, #144	; 0x90
 800bfee:	2201      	movs	r2, #1
 800bff0:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bff8:	4619      	mov	r1, r3
 800bffa:	693a      	ldr	r2, [r7, #16]
 800bffc:	2334      	movs	r3, #52	; 0x34
 800bffe:	fb03 f301 	mul.w	r3, r3, r1
 800c002:	4413      	add	r3, r2
 800c004:	3391      	adds	r3, #145	; 0x91
 800c006:	2202      	movs	r2, #2
 800c008:	701a      	strb	r2, [r3, #0]
        break;
 800c00a:	e1ca      	b.n	800c3a2 <USBH_MSC_Process+0x4fe>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c012:	b2db      	uxtb	r3, r3
 800c014:	4619      	mov	r1, r3
 800c016:	6878      	ldr	r0, [r7, #4]
 800c018:	f000 fe64 	bl	800cce4 <USBH_MSC_SCSI_TestUnitReady>
 800c01c:	4603      	mov	r3, r0
 800c01e:	73bb      	strb	r3, [r7, #14]
        if (ready_status == USBH_OK)
 800c020:	7bbb      	ldrb	r3, [r7, #14]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d149      	bne.n	800c0ba <USBH_MSC_Process+0x216>
          if(MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800c026:	693b      	ldr	r3, [r7, #16]
 800c028:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c02c:	4619      	mov	r1, r3
 800c02e:	693a      	ldr	r2, [r7, #16]
 800c030:	2334      	movs	r3, #52	; 0x34
 800c032:	fb03 f301 	mul.w	r3, r3, r1
 800c036:	4413      	add	r3, r2
 800c038:	3392      	adds	r3, #146	; 0x92
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00c      	beq.n	800c05a <USBH_MSC_Process+0x1b6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c046:	4619      	mov	r1, r3
 800c048:	693a      	ldr	r2, [r7, #16]
 800c04a:	2334      	movs	r3, #52	; 0x34
 800c04c:	fb03 f301 	mul.w	r3, r3, r1
 800c050:	4413      	add	r3, r2
 800c052:	33c1      	adds	r3, #193	; 0xc1
 800c054:	2201      	movs	r2, #1
 800c056:	701a      	strb	r2, [r3, #0]
 800c058:	e00b      	b.n	800c072 <USBH_MSC_Process+0x1ce>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c05a:	693b      	ldr	r3, [r7, #16]
 800c05c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c060:	4619      	mov	r1, r3
 800c062:	693a      	ldr	r2, [r7, #16]
 800c064:	2334      	movs	r3, #52	; 0x34
 800c066:	fb03 f301 	mul.w	r3, r3, r1
 800c06a:	4413      	add	r3, r2
 800c06c:	33c1      	adds	r3, #193	; 0xc1
 800c06e:	2200      	movs	r2, #0
 800c070:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c078:	4619      	mov	r1, r3
 800c07a:	693a      	ldr	r2, [r7, #16]
 800c07c:	2334      	movs	r3, #52	; 0x34
 800c07e:	fb03 f301 	mul.w	r3, r3, r1
 800c082:	4413      	add	r3, r2
 800c084:	3390      	adds	r3, #144	; 0x90
 800c086:	2203      	movs	r2, #3
 800c088:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c090:	4619      	mov	r1, r3
 800c092:	693a      	ldr	r2, [r7, #16]
 800c094:	2334      	movs	r3, #52	; 0x34
 800c096:	fb03 f301 	mul.w	r3, r3, r1
 800c09a:	4413      	add	r3, r2
 800c09c:	3391      	adds	r3, #145	; 0x91
 800c09e:	2200      	movs	r2, #0
 800c0a0:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	693a      	ldr	r2, [r7, #16]
 800c0ac:	2334      	movs	r3, #52	; 0x34
 800c0ae:	fb03 f301 	mul.w	r3, r3, r1
 800c0b2:	4413      	add	r3, r2
 800c0b4:	3392      	adds	r3, #146	; 0x92
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	701a      	strb	r2, [r3, #0]
        if (ready_status == USBH_FAIL)
 800c0ba:	7bbb      	ldrb	r3, [r7, #14]
 800c0bc:	2b02      	cmp	r3, #2
 800c0be:	d14a      	bne.n	800c156 <USBH_MSC_Process+0x2b2>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	693a      	ldr	r2, [r7, #16]
 800c0ca:	2334      	movs	r3, #52	; 0x34
 800c0cc:	fb03 f301 	mul.w	r3, r3, r1
 800c0d0:	4413      	add	r3, r2
 800c0d2:	3392      	adds	r3, #146	; 0x92
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	2b02      	cmp	r3, #2
 800c0d8:	d00c      	beq.n	800c0f4 <USBH_MSC_Process+0x250>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800c0da:	693b      	ldr	r3, [r7, #16]
 800c0dc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	693a      	ldr	r2, [r7, #16]
 800c0e4:	2334      	movs	r3, #52	; 0x34
 800c0e6:	fb03 f301 	mul.w	r3, r3, r1
 800c0ea:	4413      	add	r3, r2
 800c0ec:	33c1      	adds	r3, #193	; 0xc1
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	701a      	strb	r2, [r3, #0]
 800c0f2:	e00b      	b.n	800c10c <USBH_MSC_Process+0x268>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	693a      	ldr	r2, [r7, #16]
 800c0fe:	2334      	movs	r3, #52	; 0x34
 800c100:	fb03 f301 	mul.w	r3, r3, r1
 800c104:	4413      	add	r3, r2
 800c106:	33c1      	adds	r3, #193	; 0xc1
 800c108:	2200      	movs	r2, #0
 800c10a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c112:	4619      	mov	r1, r3
 800c114:	693a      	ldr	r2, [r7, #16]
 800c116:	2334      	movs	r3, #52	; 0x34
 800c118:	fb03 f301 	mul.w	r3, r3, r1
 800c11c:	4413      	add	r3, r2
 800c11e:	3390      	adds	r3, #144	; 0x90
 800c120:	2205      	movs	r2, #5
 800c122:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800c124:	693b      	ldr	r3, [r7, #16]
 800c126:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c12a:	4619      	mov	r1, r3
 800c12c:	693a      	ldr	r2, [r7, #16]
 800c12e:	2334      	movs	r3, #52	; 0x34
 800c130:	fb03 f301 	mul.w	r3, r3, r1
 800c134:	4413      	add	r3, r2
 800c136:	3391      	adds	r3, #145	; 0x91
 800c138:	2201      	movs	r2, #1
 800c13a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800c13c:	693b      	ldr	r3, [r7, #16]
 800c13e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c142:	4619      	mov	r1, r3
 800c144:	693a      	ldr	r2, [r7, #16]
 800c146:	2334      	movs	r3, #52	; 0x34
 800c148:	fb03 f301 	mul.w	r3, r3, r1
 800c14c:	4413      	add	r3, r2
 800c14e:	3392      	adds	r3, #146	; 0x92
 800c150:	2202      	movs	r2, #2
 800c152:	701a      	strb	r2, [r3, #0]
        break;
 800c154:	e127      	b.n	800c3a6 <USBH_MSC_Process+0x502>
          if (ready_status == USBH_UNRECOVERED_ERROR)
 800c156:	7bbb      	ldrb	r3, [r7, #14]
 800c158:	2b04      	cmp	r3, #4
 800c15a:	f040 8124 	bne.w	800c3a6 <USBH_MSC_Process+0x502>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c15e:	693b      	ldr	r3, [r7, #16]
 800c160:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c164:	4619      	mov	r1, r3
 800c166:	693a      	ldr	r2, [r7, #16]
 800c168:	2334      	movs	r3, #52	; 0x34
 800c16a:	fb03 f301 	mul.w	r3, r3, r1
 800c16e:	4413      	add	r3, r2
 800c170:	3390      	adds	r3, #144	; 0x90
 800c172:	2201      	movs	r2, #1
 800c174:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c17c:	4619      	mov	r1, r3
 800c17e:	693a      	ldr	r2, [r7, #16]
 800c180:	2334      	movs	r3, #52	; 0x34
 800c182:	fb03 f301 	mul.w	r3, r3, r1
 800c186:	4413      	add	r3, r2
 800c188:	3391      	adds	r3, #145	; 0x91
 800c18a:	2202      	movs	r2, #2
 800c18c:	701a      	strb	r2, [r3, #0]
        break;
 800c18e:	e10a      	b.n	800c3a6 <USBH_MSC_Process+0x502>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c196:	b2d9      	uxtb	r1, r3
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c19e:	461a      	mov	r2, r3
 800c1a0:	2334      	movs	r3, #52	; 0x34
 800c1a2:	fb03 f302 	mul.w	r3, r3, r2
 800c1a6:	3390      	adds	r3, #144	; 0x90
 800c1a8:	693a      	ldr	r2, [r7, #16]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	3304      	adds	r3, #4
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 fdda 	bl	800cd6a <USBH_MSC_SCSI_ReadCapacity>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800c1ba:	7bfb      	ldrb	r3, [r7, #15]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d120      	bne.n	800c202 <USBH_MSC_Process+0x35e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1c6:	4619      	mov	r1, r3
 800c1c8:	693a      	ldr	r2, [r7, #16]
 800c1ca:	2334      	movs	r3, #52	; 0x34
 800c1cc:	fb03 f301 	mul.w	r3, r3, r1
 800c1d0:	4413      	add	r3, r2
 800c1d2:	3390      	adds	r3, #144	; 0x90
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1de:	4619      	mov	r1, r3
 800c1e0:	693a      	ldr	r2, [r7, #16]
 800c1e2:	2334      	movs	r3, #52	; 0x34
 800c1e4:	fb03 f301 	mul.w	r3, r3, r1
 800c1e8:	4413      	add	r3, r2
 800c1ea:	3391      	adds	r3, #145	; 0x91
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c1f6:	3301      	adds	r3, #1
 800c1f8:	b29a      	uxth	r2, r3
 800c1fa:	693b      	ldr	r3, [r7, #16]
 800c1fc:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800c200:	e0d3      	b.n	800c3aa <USBH_MSC_Process+0x506>
        else if(scsi_status == USBH_FAIL)
 800c202:	7bfb      	ldrb	r3, [r7, #15]
 800c204:	2b02      	cmp	r3, #2
 800c206:	d10c      	bne.n	800c222 <USBH_MSC_Process+0x37e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c20e:	4619      	mov	r1, r3
 800c210:	693a      	ldr	r2, [r7, #16]
 800c212:	2334      	movs	r3, #52	; 0x34
 800c214:	fb03 f301 	mul.w	r3, r3, r1
 800c218:	4413      	add	r3, r2
 800c21a:	3390      	adds	r3, #144	; 0x90
 800c21c:	2205      	movs	r2, #5
 800c21e:	701a      	strb	r2, [r3, #0]
        break;
 800c220:	e0c3      	b.n	800c3aa <USBH_MSC_Process+0x506>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c222:	7bfb      	ldrb	r3, [r7, #15]
 800c224:	2b04      	cmp	r3, #4
 800c226:	f040 80c0 	bne.w	800c3aa <USBH_MSC_Process+0x506>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c230:	4619      	mov	r1, r3
 800c232:	693a      	ldr	r2, [r7, #16]
 800c234:	2334      	movs	r3, #52	; 0x34
 800c236:	fb03 f301 	mul.w	r3, r3, r1
 800c23a:	4413      	add	r3, r2
 800c23c:	3390      	adds	r3, #144	; 0x90
 800c23e:	2201      	movs	r2, #1
 800c240:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c242:	693b      	ldr	r3, [r7, #16]
 800c244:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c248:	4619      	mov	r1, r3
 800c24a:	693a      	ldr	r2, [r7, #16]
 800c24c:	2334      	movs	r3, #52	; 0x34
 800c24e:	fb03 f301 	mul.w	r3, r3, r1
 800c252:	4413      	add	r3, r2
 800c254:	3391      	adds	r3, #145	; 0x91
 800c256:	2202      	movs	r2, #2
 800c258:	701a      	strb	r2, [r3, #0]
        break;
 800c25a:	e0a6      	b.n	800c3aa <USBH_MSC_Process+0x506>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800c25c:	693b      	ldr	r3, [r7, #16]
 800c25e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c262:	b2d9      	uxtb	r1, r3
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c26a:	461a      	mov	r2, r3
 800c26c:	2334      	movs	r3, #52	; 0x34
 800c26e:	fb03 f302 	mul.w	r3, r3, r2
 800c272:	3398      	adds	r3, #152	; 0x98
 800c274:	693a      	ldr	r2, [r7, #16]
 800c276:	4413      	add	r3, r2
 800c278:	3304      	adds	r3, #4
 800c27a:	461a      	mov	r2, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f000 fe94 	bl	800cfaa <USBH_MSC_SCSI_RequestSense>
 800c282:	4603      	mov	r3, r0
 800c284:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 800c286:	7bfb      	ldrb	r3, [r7, #15]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d145      	bne.n	800c318 <USBH_MSC_Process+0x474>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c292:	4619      	mov	r1, r3
 800c294:	693a      	ldr	r2, [r7, #16]
 800c296:	2334      	movs	r3, #52	; 0x34
 800c298:	fb03 f301 	mul.w	r3, r3, r1
 800c29c:	4413      	add	r3, r2
 800c29e:	339c      	adds	r3, #156	; 0x9c
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	2b06      	cmp	r3, #6
 800c2a4:	d00c      	beq.n	800c2c0 <USBH_MSC_Process+0x41c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	693a      	ldr	r2, [r7, #16]
 800c2b0:	2334      	movs	r3, #52	; 0x34
 800c2b2:	fb03 f301 	mul.w	r3, r3, r1
 800c2b6:	4413      	add	r3, r2
 800c2b8:	339c      	adds	r3, #156	; 0x9c
 800c2ba:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	d117      	bne.n	800c2f0 <USBH_MSC_Process+0x44c>
            if((phost->Timer - MSC_Handle->timer) < 10000U)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c2c6:	693b      	ldr	r3, [r7, #16]
 800c2c8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c2cc:	1ad3      	subs	r3, r2, r3
 800c2ce:	f242 720f 	movw	r2, #9999	; 0x270f
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d80c      	bhi.n	800c2f0 <USBH_MSC_Process+0x44c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2dc:	4619      	mov	r1, r3
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	2334      	movs	r3, #52	; 0x34
 800c2e2:	fb03 f301 	mul.w	r3, r3, r1
 800c2e6:	4413      	add	r3, r2
 800c2e8:	3390      	adds	r3, #144	; 0x90
 800c2ea:	2202      	movs	r2, #2
 800c2ec:	701a      	strb	r2, [r3, #0]
              break;
 800c2ee:	e05f      	b.n	800c3b0 <USBH_MSC_Process+0x50c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c2f6:	4619      	mov	r1, r3
 800c2f8:	693a      	ldr	r2, [r7, #16]
 800c2fa:	2334      	movs	r3, #52	; 0x34
 800c2fc:	fb03 f301 	mul.w	r3, r3, r1
 800c300:	4413      	add	r3, r2
 800c302:	3390      	adds	r3, #144	; 0x90
 800c304:	2201      	movs	r2, #1
 800c306:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800c308:	693b      	ldr	r3, [r7, #16]
 800c30a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c30e:	3301      	adds	r3, #1
 800c310:	b29a      	uxth	r2, r3
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if(scsi_status == USBH_FAIL)
 800c318:	7bfb      	ldrb	r3, [r7, #15]
 800c31a:	2b02      	cmp	r3, #2
 800c31c:	d10c      	bne.n	800c338 <USBH_MSC_Process+0x494>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800c31e:	693b      	ldr	r3, [r7, #16]
 800c320:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c324:	4619      	mov	r1, r3
 800c326:	693a      	ldr	r2, [r7, #16]
 800c328:	2334      	movs	r3, #52	; 0x34
 800c32a:	fb03 f301 	mul.w	r3, r3, r1
 800c32e:	4413      	add	r3, r2
 800c330:	3390      	adds	r3, #144	; 0x90
 800c332:	2208      	movs	r2, #8
 800c334:	701a      	strb	r2, [r3, #0]
        break;
 800c336:	e03a      	b.n	800c3ae <USBH_MSC_Process+0x50a>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c338:	7bfb      	ldrb	r3, [r7, #15]
 800c33a:	2b04      	cmp	r3, #4
 800c33c:	d137      	bne.n	800c3ae <USBH_MSC_Process+0x50a>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c33e:	693b      	ldr	r3, [r7, #16]
 800c340:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c344:	4619      	mov	r1, r3
 800c346:	693a      	ldr	r2, [r7, #16]
 800c348:	2334      	movs	r3, #52	; 0x34
 800c34a:	fb03 f301 	mul.w	r3, r3, r1
 800c34e:	4413      	add	r3, r2
 800c350:	3390      	adds	r3, #144	; 0x90
 800c352:	2201      	movs	r2, #1
 800c354:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c35c:	4619      	mov	r1, r3
 800c35e:	693a      	ldr	r2, [r7, #16]
 800c360:	2334      	movs	r3, #52	; 0x34
 800c362:	fb03 f301 	mul.w	r3, r3, r1
 800c366:	4413      	add	r3, r2
 800c368:	3391      	adds	r3, #145	; 0x91
 800c36a:	2202      	movs	r2, #2
 800c36c:	701a      	strb	r2, [r3, #0]
        break;
 800c36e:	e01e      	b.n	800c3ae <USBH_MSC_Process+0x50a>
        MSC_Handle->current_lun++;
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c376:	3301      	adds	r3, #1
 800c378:	b29a      	uxth	r2, r3
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800c380:	e016      	b.n	800c3b0 <USBH_MSC_Process+0x50c>
      MSC_Handle->current_lun = 0U;
 800c382:	693b      	ldr	r3, [r7, #16]
 800c384:	2200      	movs	r2, #0
 800c386:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	2201      	movs	r2, #1
 800c38e:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c396:	2102      	movs	r1, #2
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	4798      	blx	r3
    break;
 800c39c:	e00c      	b.n	800c3b8 <USBH_MSC_Process+0x514>
        break;
 800c39e:	bf00      	nop
 800c3a0:	e00a      	b.n	800c3b8 <USBH_MSC_Process+0x514>
        break;
 800c3a2:	bf00      	nop
 800c3a4:	e008      	b.n	800c3b8 <USBH_MSC_Process+0x514>
        break;
 800c3a6:	bf00      	nop
 800c3a8:	e006      	b.n	800c3b8 <USBH_MSC_Process+0x514>
        break;
 800c3aa:	bf00      	nop
 800c3ac:	e004      	b.n	800c3b8 <USBH_MSC_Process+0x514>
        break;
 800c3ae:	bf00      	nop
    break;
 800c3b0:	e002      	b.n	800c3b8 <USBH_MSC_Process+0x514>
    error = USBH_OK;
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	75fb      	strb	r3, [r7, #23]
    break;
 800c3b6:	bf00      	nop
  }
  return error;
 800c3b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3718      	adds	r7, #24
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}
 800c3c2:	bf00      	nop

0800c3c4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b083      	sub	sp, #12
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 800c3cc:	2300      	movs	r3, #0
}
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	370c      	adds	r7, #12
 800c3d2:	46bd      	mov	sp, r7
 800c3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d8:	4770      	bx	lr

0800c3da <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c3da:	b580      	push	{r7, lr}
 800c3dc:	b088      	sub	sp, #32
 800c3de:	af02      	add	r7, sp, #8
 800c3e0:	6078      	str	r0, [r7, #4]
 800c3e2:	460b      	mov	r3, r1
 800c3e4:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c3ec:	69db      	ldr	r3, [r3, #28]
 800c3ee:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800c3f8:	78fb      	ldrb	r3, [r7, #3]
 800c3fa:	693a      	ldr	r2, [r7, #16]
 800c3fc:	2134      	movs	r1, #52	; 0x34
 800c3fe:	fb01 f303 	mul.w	r3, r1, r3
 800c402:	4413      	add	r3, r2
 800c404:	3390      	adds	r3, #144	; 0x90
 800c406:	781b      	ldrb	r3, [r3, #0]
 800c408:	2b06      	cmp	r3, #6
 800c40a:	d004      	beq.n	800c416 <USBH_MSC_RdWrProcess+0x3c>
 800c40c:	2b07      	cmp	r3, #7
 800c40e:	d037      	beq.n	800c480 <USBH_MSC_RdWrProcess+0xa6>
 800c410:	2b05      	cmp	r3, #5
 800c412:	d06a      	beq.n	800c4ea <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0U);
#endif
    break;

  default:
    break;
 800c414:	e0a6      	b.n	800c564 <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0U, NULL, 0U);
 800c416:	78f9      	ldrb	r1, [r7, #3]
 800c418:	2300      	movs	r3, #0
 800c41a:	9300      	str	r3, [sp, #0]
 800c41c:	2300      	movs	r3, #0
 800c41e:	2200      	movs	r2, #0
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f000 fea6 	bl	800d172 <USBH_MSC_SCSI_Read>
 800c426:	4603      	mov	r3, r0
 800c428:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c42a:	7bfb      	ldrb	r3, [r7, #15]
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d10b      	bne.n	800c448 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800c430:	78fb      	ldrb	r3, [r7, #3]
 800c432:	693a      	ldr	r2, [r7, #16]
 800c434:	2134      	movs	r1, #52	; 0x34
 800c436:	fb01 f303 	mul.w	r3, r1, r3
 800c43a:	4413      	add	r3, r2
 800c43c:	3390      	adds	r3, #144	; 0x90
 800c43e:	2201      	movs	r2, #1
 800c440:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;
 800c442:	2300      	movs	r3, #0
 800c444:	75fb      	strb	r3, [r7, #23]
    break;
 800c446:	e088      	b.n	800c55a <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 800c448:	7bfb      	ldrb	r3, [r7, #15]
 800c44a:	2b02      	cmp	r3, #2
 800c44c:	d109      	bne.n	800c462 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c44e:	78fb      	ldrb	r3, [r7, #3]
 800c450:	693a      	ldr	r2, [r7, #16]
 800c452:	2134      	movs	r1, #52	; 0x34
 800c454:	fb01 f303 	mul.w	r3, r1, r3
 800c458:	4413      	add	r3, r2
 800c45a:	3390      	adds	r3, #144	; 0x90
 800c45c:	2205      	movs	r2, #5
 800c45e:	701a      	strb	r2, [r3, #0]
    break;
 800c460:	e07b      	b.n	800c55a <USBH_MSC_RdWrProcess+0x180>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c462:	7bfb      	ldrb	r3, [r7, #15]
 800c464:	2b04      	cmp	r3, #4
 800c466:	d178      	bne.n	800c55a <USBH_MSC_RdWrProcess+0x180>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c468:	78fb      	ldrb	r3, [r7, #3]
 800c46a:	693a      	ldr	r2, [r7, #16]
 800c46c:	2134      	movs	r1, #52	; 0x34
 800c46e:	fb01 f303 	mul.w	r3, r1, r3
 800c472:	4413      	add	r3, r2
 800c474:	3390      	adds	r3, #144	; 0x90
 800c476:	2208      	movs	r2, #8
 800c478:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c47a:	2302      	movs	r3, #2
 800c47c:	75fb      	strb	r3, [r7, #23]
    break;
 800c47e:	e06c      	b.n	800c55a <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0U, NULL, 0U);
 800c480:	78f9      	ldrb	r1, [r7, #3]
 800c482:	2300      	movs	r3, #0
 800c484:	9300      	str	r3, [sp, #0]
 800c486:	2300      	movs	r3, #0
 800c488:	2200      	movs	r2, #0
 800c48a:	6878      	ldr	r0, [r7, #4]
 800c48c:	f000 fe06 	bl	800d09c <USBH_MSC_SCSI_Write>
 800c490:	4603      	mov	r3, r0
 800c492:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c494:	7bfb      	ldrb	r3, [r7, #15]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d10b      	bne.n	800c4b2 <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c49a:	78fb      	ldrb	r3, [r7, #3]
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	2134      	movs	r1, #52	; 0x34
 800c4a0:	fb01 f303 	mul.w	r3, r1, r3
 800c4a4:	4413      	add	r3, r2
 800c4a6:	3390      	adds	r3, #144	; 0x90
 800c4a8:	2201      	movs	r2, #1
 800c4aa:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	75fb      	strb	r3, [r7, #23]
    break;
 800c4b0:	e055      	b.n	800c55e <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 800c4b2:	7bfb      	ldrb	r3, [r7, #15]
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d109      	bne.n	800c4cc <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c4b8:	78fb      	ldrb	r3, [r7, #3]
 800c4ba:	693a      	ldr	r2, [r7, #16]
 800c4bc:	2134      	movs	r1, #52	; 0x34
 800c4be:	fb01 f303 	mul.w	r3, r1, r3
 800c4c2:	4413      	add	r3, r2
 800c4c4:	3390      	adds	r3, #144	; 0x90
 800c4c6:	2205      	movs	r2, #5
 800c4c8:	701a      	strb	r2, [r3, #0]
    break;
 800c4ca:	e048      	b.n	800c55e <USBH_MSC_RdWrProcess+0x184>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c4cc:	7bfb      	ldrb	r3, [r7, #15]
 800c4ce:	2b04      	cmp	r3, #4
 800c4d0:	d145      	bne.n	800c55e <USBH_MSC_RdWrProcess+0x184>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c4d2:	78fb      	ldrb	r3, [r7, #3]
 800c4d4:	693a      	ldr	r2, [r7, #16]
 800c4d6:	2134      	movs	r1, #52	; 0x34
 800c4d8:	fb01 f303 	mul.w	r3, r1, r3
 800c4dc:	4413      	add	r3, r2
 800c4de:	3390      	adds	r3, #144	; 0x90
 800c4e0:	2208      	movs	r2, #8
 800c4e2:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	75fb      	strb	r3, [r7, #23]
    break;
 800c4e8:	e039      	b.n	800c55e <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800c4ea:	78fb      	ldrb	r3, [r7, #3]
 800c4ec:	2234      	movs	r2, #52	; 0x34
 800c4ee:	fb02 f303 	mul.w	r3, r2, r3
 800c4f2:	3398      	adds	r3, #152	; 0x98
 800c4f4:	693a      	ldr	r2, [r7, #16]
 800c4f6:	4413      	add	r3, r2
 800c4f8:	1d1a      	adds	r2, r3, #4
 800c4fa:	78fb      	ldrb	r3, [r7, #3]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f000 fd53 	bl	800cfaa <USBH_MSC_SCSI_RequestSense>
 800c504:	4603      	mov	r3, r0
 800c506:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c508:	7bfb      	ldrb	r3, [r7, #15]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d113      	bne.n	800c536 <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800c50e:	78fb      	ldrb	r3, [r7, #3]
 800c510:	693a      	ldr	r2, [r7, #16]
 800c512:	2134      	movs	r1, #52	; 0x34
 800c514:	fb01 f303 	mul.w	r3, r1, r3
 800c518:	4413      	add	r3, r2
 800c51a:	3390      	adds	r3, #144	; 0x90
 800c51c:	2201      	movs	r2, #1
 800c51e:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 800c520:	78fb      	ldrb	r3, [r7, #3]
 800c522:	693a      	ldr	r2, [r7, #16]
 800c524:	2134      	movs	r1, #52	; 0x34
 800c526:	fb01 f303 	mul.w	r3, r1, r3
 800c52a:	4413      	add	r3, r2
 800c52c:	3391      	adds	r3, #145	; 0x91
 800c52e:	2202      	movs	r2, #2
 800c530:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 800c532:	2302      	movs	r3, #2
 800c534:	75fb      	strb	r3, [r7, #23]
    if(scsi_status == USBH_FAIL)
 800c536:	7bfb      	ldrb	r3, [r7, #15]
 800c538:	2b02      	cmp	r3, #2
 800c53a:	d012      	beq.n	800c562 <USBH_MSC_RdWrProcess+0x188>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c53c:	7bfb      	ldrb	r3, [r7, #15]
 800c53e:	2b04      	cmp	r3, #4
 800c540:	d10f      	bne.n	800c562 <USBH_MSC_RdWrProcess+0x188>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c542:	78fb      	ldrb	r3, [r7, #3]
 800c544:	693a      	ldr	r2, [r7, #16]
 800c546:	2134      	movs	r1, #52	; 0x34
 800c548:	fb01 f303 	mul.w	r3, r1, r3
 800c54c:	4413      	add	r3, r2
 800c54e:	3390      	adds	r3, #144	; 0x90
 800c550:	2208      	movs	r2, #8
 800c552:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c554:	2302      	movs	r3, #2
 800c556:	75fb      	strb	r3, [r7, #23]
    break;
 800c558:	e003      	b.n	800c562 <USBH_MSC_RdWrProcess+0x188>
    break;
 800c55a:	bf00      	nop
 800c55c:	e002      	b.n	800c564 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800c55e:	bf00      	nop
 800c560:	e000      	b.n	800c564 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800c562:	bf00      	nop

  }
  return error;
 800c564:	7dfb      	ldrb	r3, [r7, #23]
}
 800c566:	4618      	mov	r0, r3
 800c568:	3718      	adds	r7, #24
 800c56a:	46bd      	mov	sp, r7
 800c56c:	bd80      	pop	{r7, pc}

0800c56e <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c56e:	b480      	push	{r7}
 800c570:	b085      	sub	sp, #20
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
 800c576:	460b      	mov	r3, r1
 800c578:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c580:	69db      	ldr	r3, [r3, #28]
 800c582:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	b2db      	uxtb	r3, r3
 800c58a:	2b0b      	cmp	r3, #11
 800c58c:	d10c      	bne.n	800c5a8 <USBH_MSC_UnitIsReady+0x3a>
 800c58e:	78fb      	ldrb	r3, [r7, #3]
 800c590:	68ba      	ldr	r2, [r7, #8]
 800c592:	2134      	movs	r1, #52	; 0x34
 800c594:	fb01 f303 	mul.w	r3, r1, r3
 800c598:	4413      	add	r3, r2
 800c59a:	3391      	adds	r3, #145	; 0x91
 800c59c:	781b      	ldrb	r3, [r3, #0]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d102      	bne.n	800c5a8 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	73fb      	strb	r3, [r7, #15]
 800c5a6:	e001      	b.n	800c5ac <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800c5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3714      	adds	r7, #20
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr

0800c5ba <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800c5ba:	b580      	push	{r7, lr}
 800c5bc:	b086      	sub	sp, #24
 800c5be:	af00      	add	r7, sp, #0
 800c5c0:	60f8      	str	r0, [r7, #12]
 800c5c2:	460b      	mov	r3, r1
 800c5c4:	607a      	str	r2, [r7, #4]
 800c5c6:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c5ce:	69db      	ldr	r3, [r3, #28]
 800c5d0:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	2b0b      	cmp	r3, #11
 800c5da:	d10d      	bne.n	800c5f8 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800c5dc:	7afb      	ldrb	r3, [r7, #11]
 800c5de:	2234      	movs	r2, #52	; 0x34
 800c5e0:	fb02 f303 	mul.w	r3, r2, r3
 800c5e4:	3390      	adds	r3, #144	; 0x90
 800c5e6:	697a      	ldr	r2, [r7, #20]
 800c5e8:	4413      	add	r3, r2
 800c5ea:	2234      	movs	r2, #52	; 0x34
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f010 faa8 	bl	801cb44 <memcpy>
    return USBH_OK;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	e000      	b.n	800c5fa <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800c5f8:	2302      	movs	r3, #2
  }
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3718      	adds	r7, #24
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}

0800c602 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c602:	b580      	push	{r7, lr}
 800c604:	b088      	sub	sp, #32
 800c606:	af02      	add	r7, sp, #8
 800c608:	60f8      	str	r0, [r7, #12]
 800c60a:	607a      	str	r2, [r7, #4]
 800c60c:	603b      	str	r3, [r7, #0]
 800c60e:	460b      	mov	r3, r1
 800c610:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c618:	69db      	ldr	r3, [r3, #28]
 800c61a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c622:	b2db      	uxtb	r3, r3
 800c624:	2b00      	cmp	r3, #0
 800c626:	d00e      	beq.n	800c646 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800c62e:	2b0b      	cmp	r3, #11
 800c630:	d109      	bne.n	800c646 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c632:	7afb      	ldrb	r3, [r7, #11]
 800c634:	697a      	ldr	r2, [r7, #20]
 800c636:	2134      	movs	r1, #52	; 0x34
 800c638:	fb01 f303 	mul.w	r3, r1, r3
 800c63c:	4413      	add	r3, r2
 800c63e:	3390      	adds	r3, #144	; 0x90
 800c640:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c642:	2b01      	cmp	r3, #1
 800c644:	d001      	beq.n	800c64a <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800c646:	2302      	movs	r3, #2
 800c648:	e040      	b.n	800c6cc <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800c64a:	697b      	ldr	r3, [r7, #20]
 800c64c:	2206      	movs	r2, #6
 800c64e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800c650:	7afb      	ldrb	r3, [r7, #11]
 800c652:	697a      	ldr	r2, [r7, #20]
 800c654:	2134      	movs	r1, #52	; 0x34
 800c656:	fb01 f303 	mul.w	r3, r1, r3
 800c65a:	4413      	add	r3, r2
 800c65c:	3390      	adds	r3, #144	; 0x90
 800c65e:	2206      	movs	r2, #6
 800c660:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800c662:	7afb      	ldrb	r3, [r7, #11]
 800c664:	b29a      	uxth	r2, r3
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800c66c:	7af9      	ldrb	r1, [r7, #11]
 800c66e:	6a3b      	ldr	r3, [r7, #32]
 800c670:	9300      	str	r3, [sp, #0]
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	687a      	ldr	r2, [r7, #4]
 800c676:	68f8      	ldr	r0, [r7, #12]
 800c678:	f000 fd7b 	bl	800d172 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c682:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c684:	e016      	b.n	800c6b4 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	1ad2      	subs	r2, r2, r3
 800c690:	6a3b      	ldr	r3, [r7, #32]
 800c692:	f242 7110 	movw	r1, #10000	; 0x2710
 800c696:	fb01 f303 	mul.w	r3, r1, r3
 800c69a:	429a      	cmp	r2, r3
 800c69c:	d805      	bhi.n	800c6aa <USBH_MSC_Read+0xa8>
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d104      	bne.n	800c6b4 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	2201      	movs	r2, #1
 800c6ae:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c6b0:	2302      	movs	r3, #2
 800c6b2:	e00b      	b.n	800c6cc <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c6b4:	7afb      	ldrb	r3, [r7, #11]
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	68f8      	ldr	r0, [r7, #12]
 800c6ba:	f7ff fe8e 	bl	800c3da <USBH_MSC_RdWrProcess>
 800c6be:	4603      	mov	r3, r0
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d0e0      	beq.n	800c686 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800c6ca:	2300      	movs	r3, #0
}
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	3718      	adds	r7, #24
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}

0800c6d4 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	b088      	sub	sp, #32
 800c6d8:	af02      	add	r7, sp, #8
 800c6da:	60f8      	str	r0, [r7, #12]
 800c6dc:	607a      	str	r2, [r7, #4]
 800c6de:	603b      	str	r3, [r7, #0]
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c6ea:	69db      	ldr	r3, [r3, #28]
 800c6ec:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d00e      	beq.n	800c718 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800c700:	2b0b      	cmp	r3, #11
 800c702:	d109      	bne.n	800c718 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c704:	7afb      	ldrb	r3, [r7, #11]
 800c706:	697a      	ldr	r2, [r7, #20]
 800c708:	2134      	movs	r1, #52	; 0x34
 800c70a:	fb01 f303 	mul.w	r3, r1, r3
 800c70e:	4413      	add	r3, r2
 800c710:	3390      	adds	r3, #144	; 0x90
 800c712:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c714:	2b01      	cmp	r3, #1
 800c716:	d001      	beq.n	800c71c <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800c718:	2302      	movs	r3, #2
 800c71a:	e040      	b.n	800c79e <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	2207      	movs	r2, #7
 800c720:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800c722:	7afb      	ldrb	r3, [r7, #11]
 800c724:	697a      	ldr	r2, [r7, #20]
 800c726:	2134      	movs	r1, #52	; 0x34
 800c728:	fb01 f303 	mul.w	r3, r1, r3
 800c72c:	4413      	add	r3, r2
 800c72e:	3390      	adds	r3, #144	; 0x90
 800c730:	2207      	movs	r2, #7
 800c732:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800c734:	7afb      	ldrb	r3, [r7, #11]
 800c736:	b29a      	uxth	r2, r3
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800c73e:	7af9      	ldrb	r1, [r7, #11]
 800c740:	6a3b      	ldr	r3, [r7, #32]
 800c742:	9300      	str	r3, [sp, #0]
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	687a      	ldr	r2, [r7, #4]
 800c748:	68f8      	ldr	r0, [r7, #12]
 800c74a:	f000 fca7 	bl	800d09c <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c754:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c756:	e016      	b.n	800c786 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000U * length)) || (phost->device.is_connected == 0U))
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c75e:	693b      	ldr	r3, [r7, #16]
 800c760:	1ad2      	subs	r2, r2, r3
 800c762:	6a3b      	ldr	r3, [r7, #32]
 800c764:	f242 7110 	movw	r1, #10000	; 0x2710
 800c768:	fb01 f303 	mul.w	r3, r1, r3
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d805      	bhi.n	800c77c <USBH_MSC_Write+0xa8>
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c776:	b2db      	uxtb	r3, r3
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d104      	bne.n	800c786 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c77c:	697b      	ldr	r3, [r7, #20]
 800c77e:	2201      	movs	r2, #1
 800c780:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c782:	2302      	movs	r3, #2
 800c784:	e00b      	b.n	800c79e <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c786:	7afb      	ldrb	r3, [r7, #11]
 800c788:	4619      	mov	r1, r3
 800c78a:	68f8      	ldr	r0, [r7, #12]
 800c78c:	f7ff fe25 	bl	800c3da <USBH_MSC_RdWrProcess>
 800c790:	4603      	mov	r3, r0
 800c792:	2b01      	cmp	r3, #1
 800c794:	d0e0      	beq.n	800c758 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	2201      	movs	r2, #1
 800c79a:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800c79c:	2300      	movs	r3, #0
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3718      	adds	r7, #24
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}

0800c7a6 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b082      	sub	sp, #8
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2221      	movs	r2, #33	; 0x21
 800c7b2:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	22ff      	movs	r2, #255	; 0xff
 800c7b8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	2200      	movs	r2, #0
 800c7be:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	2100      	movs	r1, #0
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f001 fc97 	bl	800e104 <USBH_CtlReq>
 800c7d6:	4603      	mov	r3, r0
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3708      	adds	r7, #8
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
 800c7e8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	22a1      	movs	r2, #161	; 0xa1
 800c7ee:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	22fe      	movs	r2, #254	; 0xfe
 800c7f4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2200      	movs	r2, #0
 800c800:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2201      	movs	r2, #1
 800c806:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800c808:	2201      	movs	r2, #1
 800c80a:	6839      	ldr	r1, [r7, #0]
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f001 fc79 	bl	800e104 <USBH_CtlReq>
 800c812:	4603      	mov	r3, r0
}
 800c814:	4618      	mov	r0, r3
 800c816:	3708      	adds	r7, #8
 800c818:	46bd      	mov	sp, r7
 800c81a:	bd80      	pop	{r7, pc}

0800c81c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800c81c:	b480      	push	{r7}
 800c81e:	b085      	sub	sp, #20
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c82a:	69db      	ldr	r3, [r3, #28]
 800c82c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	4a09      	ldr	r2, [pc, #36]	; (800c858 <USBH_MSC_BOT_Init+0x3c>)
 800c832:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	4a09      	ldr	r2, [pc, #36]	; (800c85c <USBH_MSC_BOT_Init+0x40>)
 800c838:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	2201      	movs	r2, #1
 800c83e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	2201      	movs	r2, #1
 800c846:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800c84a:	2300      	movs	r3, #0
}
 800c84c:	4618      	mov	r0, r3
 800c84e:	3714      	adds	r7, #20
 800c850:	46bd      	mov	sp, r7
 800c852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c856:	4770      	bx	lr
 800c858:	43425355 	.word	0x43425355
 800c85c:	20304050 	.word	0x20304050

0800c860 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b088      	sub	sp, #32
 800c864:	af02      	add	r7, sp, #8
 800c866:	6078      	str	r0, [r7, #4]
 800c868:	460b      	mov	r3, r1
 800c86a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800c86c:	2301      	movs	r3, #1
 800c86e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800c870:	2301      	movs	r3, #1
 800c872:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800c874:	2301      	movs	r3, #1
 800c876:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c878:	2300      	movs	r3, #0
 800c87a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c882:	69db      	ldr	r3, [r3, #28]
 800c884:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800c886:	2300      	movs	r3, #0
 800c888:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c890:	3b01      	subs	r3, #1
 800c892:	2b0a      	cmp	r3, #10
 800c894:	f200 81a1 	bhi.w	800cbda <USBH_MSC_BOT_Process+0x37a>
 800c898:	a201      	add	r2, pc, #4	; (adr r2, 800c8a0 <USBH_MSC_BOT_Process+0x40>)
 800c89a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c89e:	bf00      	nop
 800c8a0:	0800c8cd 	.word	0x0800c8cd
 800c8a4:	0800c8f7 	.word	0x0800c8f7
 800c8a8:	0800c961 	.word	0x0800c961
 800c8ac:	0800c97f 	.word	0x0800c97f
 800c8b0:	0800ca03 	.word	0x0800ca03
 800c8b4:	0800ca27 	.word	0x0800ca27
 800c8b8:	0800cac1 	.word	0x0800cac1
 800c8bc:	0800cadd 	.word	0x0800cadd
 800c8c0:	0800cb2f 	.word	0x0800cb2f
 800c8c4:	0800cb5f 	.word	0x0800cb5f
 800c8c8:	0800cbc1 	.word	0x0800cbc1
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	78fa      	ldrb	r2, [r7, #3]
 800c8d0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800c8d4:	693b      	ldr	r3, [r7, #16]
 800c8d6:	2202      	movs	r2, #2
 800c8d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost, MSC_Handle->hbot.cbw.data,
 800c8dc:	693b      	ldr	r3, [r7, #16]
 800c8de:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800c8e2:	693b      	ldr	r3, [r7, #16]
 800c8e4:	795a      	ldrb	r2, [r3, #5]
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	9300      	str	r3, [sp, #0]
 800c8ea:	4613      	mov	r3, r2
 800c8ec:	221f      	movs	r2, #31
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f001 fe19 	bl	800e526 <USBH_BulkSendData>
                       BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

    break;
 800c8f4:	e180      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>

  case BOT_SEND_CBW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c8f6:	693b      	ldr	r3, [r7, #16]
 800c8f8:	795b      	ldrb	r3, [r3, #5]
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f008 fdd1 	bl	80154a4 <USBH_LL_GetURBState>
 800c902:	4603      	mov	r3, r0
 800c904:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800c906:	7d3b      	ldrb	r3, [r7, #20]
 800c908:	2b01      	cmp	r3, #1
 800c90a:	d118      	bne.n	800c93e <USBH_MSC_BOT_Process+0xde>
    {
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c910:	2b00      	cmp	r3, #0
 800c912:	d00f      	beq.n	800c934 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800c91a:	b25b      	sxtb	r3, r3
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	da04      	bge.n	800c92a <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	2203      	movs	r2, #3
 800c924:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0U);
#endif
      }
    }
    break;
 800c928:	e159      	b.n	800cbde <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800c92a:	693b      	ldr	r3, [r7, #16]
 800c92c:	2205      	movs	r2, #5
 800c92e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c932:	e154      	b.n	800cbde <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c934:	693b      	ldr	r3, [r7, #16]
 800c936:	2207      	movs	r2, #7
 800c938:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c93c:	e14f      	b.n	800cbde <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800c93e:	7d3b      	ldrb	r3, [r7, #20]
 800c940:	2b02      	cmp	r3, #2
 800c942:	d104      	bne.n	800c94e <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	2201      	movs	r2, #1
 800c948:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c94c:	e147      	b.n	800cbde <USBH_MSC_BOT_Process+0x37e>
      if(URB_Status == USBH_URB_STALL)
 800c94e:	7d3b      	ldrb	r3, [r7, #20]
 800c950:	2b05      	cmp	r3, #5
 800c952:	f040 8144 	bne.w	800cbde <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800c956:	693b      	ldr	r3, [r7, #16]
 800c958:	220a      	movs	r2, #10
 800c95a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c95e:	e13e      	b.n	800cbde <USBH_MSC_BOT_Process+0x37e>

  case BOT_DATA_IN:
    /* Send first packet */
    USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800c960:	693b      	ldr	r3, [r7, #16]
 800c962:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	895a      	ldrh	r2, [r3, #10]
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	791b      	ldrb	r3, [r3, #4]
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f001 fdfe 	bl	800e570 <USBH_BulkReceiveData>
                          MSC_Handle->InEpSize, MSC_Handle->InPipe);

    MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800c974:	693b      	ldr	r3, [r7, #16]
 800c976:	2204      	movs	r2, #4
 800c978:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    break;
 800c97c:	e13c      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	791b      	ldrb	r3, [r3, #4]
 800c982:	4619      	mov	r1, r3
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f008 fd8d 	bl	80154a4 <USBH_LL_GetURBState>
 800c98a:	4603      	mov	r3, r0
 800c98c:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800c98e:	7d3b      	ldrb	r3, [r7, #20]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d12d      	bne.n	800c9f0 <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800c994:	693b      	ldr	r3, [r7, #16]
 800c996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c998:	693a      	ldr	r2, [r7, #16]
 800c99a:	8952      	ldrh	r2, [r2, #10]
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d910      	bls.n	800c9c2 <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c9a6:	693a      	ldr	r2, [r7, #16]
 800c9a8:	8952      	ldrh	r2, [r2, #10]
 800c9aa:	441a      	add	r2, r3
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800c9b2:	693b      	ldr	r3, [r7, #16]
 800c9b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9b6:	693a      	ldr	r2, [r7, #16]
 800c9b8:	8952      	ldrh	r2, [r2, #10]
 800c9ba:	1a9a      	subs	r2, r3, r2
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	65da      	str	r2, [r3, #92]	; 0x5c
 800c9c0:	e002      	b.n	800c9c8 <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c9c2:	693b      	ldr	r3, [r7, #16]
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d00a      	beq.n	800c9e6 <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */
        USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	895a      	ldrh	r2, [r3, #10]
 800c9da:	693b      	ldr	r3, [r7, #16]
 800c9dc:	791b      	ldrb	r3, [r3, #4]
 800c9de:	6878      	ldr	r0, [r7, #4]
 800c9e0:	f001 fdc6 	bl	800e570 <USBH_BulkReceiveData>
#endif
    }
    else
    {
    }
    break;
 800c9e4:	e0fd      	b.n	800cbe2 <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	2207      	movs	r2, #7
 800c9ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c9ee:	e0f8      	b.n	800cbe2 <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 800c9f0:	7d3b      	ldrb	r3, [r7, #20]
 800c9f2:	2b05      	cmp	r3, #5
 800c9f4:	f040 80f5 	bne.w	800cbe2 <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c9f8:	693b      	ldr	r3, [r7, #16]
 800c9fa:	2209      	movs	r2, #9
 800c9fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800ca00:	e0ef      	b.n	800cbe2 <USBH_MSC_BOT_Process+0x382>

  case BOT_DATA_OUT:

    USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ca08:	693b      	ldr	r3, [r7, #16]
 800ca0a:	891a      	ldrh	r2, [r3, #8]
 800ca0c:	693b      	ldr	r3, [r7, #16]
 800ca0e:	7958      	ldrb	r0, [r3, #5]
 800ca10:	2301      	movs	r3, #1
 800ca12:	9300      	str	r3, [sp, #0]
 800ca14:	4603      	mov	r3, r0
 800ca16:	6878      	ldr	r0, [r7, #4]
 800ca18:	f001 fd85 	bl	800e526 <USBH_BulkSendData>
                       MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	2206      	movs	r2, #6
 800ca20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800ca24:	e0e8      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800ca26:	693b      	ldr	r3, [r7, #16]
 800ca28:	795b      	ldrb	r3, [r3, #5]
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	6878      	ldr	r0, [r7, #4]
 800ca2e:	f008 fd39 	bl	80154a4 <USBH_LL_GetURBState>
 800ca32:	4603      	mov	r3, r0
 800ca34:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800ca36:	7d3b      	ldrb	r3, [r7, #20]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d130      	bne.n	800ca9e <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800ca3c:	693b      	ldr	r3, [r7, #16]
 800ca3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca40:	693a      	ldr	r2, [r7, #16]
 800ca42:	8912      	ldrh	r2, [r2, #8]
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d910      	bls.n	800ca6a <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca4e:	693a      	ldr	r2, [r7, #16]
 800ca50:	8912      	ldrh	r2, [r2, #8]
 800ca52:	441a      	add	r2, r3
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800ca5a:	693b      	ldr	r3, [r7, #16]
 800ca5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca5e:	693a      	ldr	r2, [r7, #16]
 800ca60:	8912      	ldrh	r2, [r2, #8]
 800ca62:	1a9a      	subs	r2, r3, r2
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	65da      	str	r2, [r3, #92]	; 0x5c
 800ca68:	e002      	b.n	800ca70 <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ca6a:	693b      	ldr	r3, [r7, #16]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d00d      	beq.n	800ca94 <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ca7e:	693b      	ldr	r3, [r7, #16]
 800ca80:	891a      	ldrh	r2, [r3, #8]
 800ca82:	693b      	ldr	r3, [r7, #16]
 800ca84:	7958      	ldrb	r0, [r3, #5]
 800ca86:	2301      	movs	r3, #1
 800ca88:	9300      	str	r3, [sp, #0]
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f001 fd4a 	bl	800e526 <USBH_BulkSendData>
#endif
    }
    else
    {
    }
    break;
 800ca92:	e0a8      	b.n	800cbe6 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ca94:	693b      	ldr	r3, [r7, #16]
 800ca96:	2207      	movs	r2, #7
 800ca98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800ca9c:	e0a3      	b.n	800cbe6 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 800ca9e:	7d3b      	ldrb	r3, [r7, #20]
 800caa0:	2b02      	cmp	r3, #2
 800caa2:	d104      	bne.n	800caae <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800caa4:	693b      	ldr	r3, [r7, #16]
 800caa6:	2205      	movs	r2, #5
 800caa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800caac:	e09b      	b.n	800cbe6 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 800caae:	7d3b      	ldrb	r3, [r7, #20]
 800cab0:	2b05      	cmp	r3, #5
 800cab2:	f040 8098 	bne.w	800cbe6 <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	220a      	movs	r2, #10
 800caba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800cabe:	e092      	b.n	800cbe6 <USBH_MSC_BOT_Process+0x386>

  case BOT_RECEIVE_CSW:

    USBH_BulkReceiveData (phost, MSC_Handle->hbot.csw.data,
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	791b      	ldrb	r3, [r3, #4]
 800caca:	220d      	movs	r2, #13
 800cacc:	6878      	ldr	r0, [r7, #4]
 800cace:	f001 fd4f 	bl	800e570 <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH, MSC_Handle->InPipe);

    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800cad2:	693b      	ldr	r3, [r7, #16]
 800cad4:	2208      	movs	r2, #8
 800cad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800cada:	e08d      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>

  case BOT_RECEIVE_CSW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	791b      	ldrb	r3, [r3, #4]
 800cae0:	4619      	mov	r1, r3
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f008 fcde 	bl	80154a4 <USBH_LL_GetURBState>
 800cae8:	4603      	mov	r3, r0
 800caea:	753b      	strb	r3, [r7, #20]

    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800caec:	7d3b      	ldrb	r3, [r7, #20]
 800caee:	2b01      	cmp	r3, #1
 800caf0:	d115      	bne.n	800cb1e <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	2201      	movs	r2, #1
 800caf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800cb02:	6878      	ldr	r0, [r7, #4]
 800cb04:	f000 f8aa 	bl	800cc5c <USBH_MSC_DecodeCSW>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	757b      	strb	r3, [r7, #21]

      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800cb0c:	7d7b      	ldrb	r3, [r7, #21]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d102      	bne.n	800cb18 <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 800cb12:	2300      	movs	r3, #0
 800cb14:	75fb      	strb	r3, [r7, #23]
#endif
    }
    else
    {
    }
    break;
 800cb16:	e068      	b.n	800cbea <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 800cb18:	2302      	movs	r3, #2
 800cb1a:	75fb      	strb	r3, [r7, #23]
    break;
 800cb1c:	e065      	b.n	800cbea <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)
 800cb1e:	7d3b      	ldrb	r3, [r7, #20]
 800cb20:	2b05      	cmp	r3, #5
 800cb22:	d162      	bne.n	800cbea <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800cb24:	693b      	ldr	r3, [r7, #16]
 800cb26:	2209      	movs	r2, #9
 800cb28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800cb2c:	e05d      	b.n	800cbea <USBH_MSC_BOT_Process+0x38a>

  case BOT_ERROR_IN:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800cb2e:	78fb      	ldrb	r3, [r7, #3]
 800cb30:	2200      	movs	r2, #0
 800cb32:	4619      	mov	r1, r3
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f000 f865 	bl	800cc04 <USBH_MSC_BOT_Abort>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800cb3e:	7dbb      	ldrb	r3, [r7, #22]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d104      	bne.n	800cb4e <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	2207      	movs	r2, #7
 800cb48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    else
    {
    }
    break;
 800cb4c:	e04f      	b.n	800cbee <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800cb4e:	7dbb      	ldrb	r3, [r7, #22]
 800cb50:	2b04      	cmp	r3, #4
 800cb52:	d14c      	bne.n	800cbee <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800cb54:	693b      	ldr	r3, [r7, #16]
 800cb56:	220b      	movs	r2, #11
 800cb58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800cb5c:	e047      	b.n	800cbee <USBH_MSC_BOT_Process+0x38e>

  case BOT_ERROR_OUT:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800cb5e:	78fb      	ldrb	r3, [r7, #3]
 800cb60:	2201      	movs	r2, #1
 800cb62:	4619      	mov	r1, r3
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f84d 	bl	800cc04 <USBH_MSC_BOT_Abort>
 800cb6a:	4603      	mov	r3, r0
 800cb6c:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800cb6e:	7dbb      	ldrb	r3, [r7, #22]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d11d      	bne.n	800cbb0 <USBH_MSC_BOT_Process+0x350>
    {

      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	795b      	ldrb	r3, [r3, #5]
 800cb78:	4619      	mov	r1, r3
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	f008 fcef 	bl	801555e <USBH_LL_GetToggle>
 800cb80:	4603      	mov	r3, r0
 800cb82:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800cb84:	693b      	ldr	r3, [r7, #16]
 800cb86:	7959      	ldrb	r1, [r3, #5]
 800cb88:	7bfb      	ldrb	r3, [r7, #15]
 800cb8a:	f1c3 0301 	rsb	r3, r3, #1
 800cb8e:	b2db      	uxtb	r3, r3
 800cb90:	461a      	mov	r2, r3
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f008 fcb0 	bl	80154f8 <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800cb98:	693b      	ldr	r3, [r7, #16]
 800cb9a:	791b      	ldrb	r3, [r3, #4]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	4619      	mov	r1, r3
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f008 fca9 	bl	80154f8 <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;
 800cba6:	693b      	ldr	r3, [r7, #16]
 800cba8:	2209      	movs	r2, #9
 800cbaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (error == USBH_UNRECOVERED_ERROR)
      {
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
    }
    break;
 800cbae:	e020      	b.n	800cbf2 <USBH_MSC_BOT_Process+0x392>
      if (error == USBH_UNRECOVERED_ERROR)
 800cbb0:	7dbb      	ldrb	r3, [r7, #22]
 800cbb2:	2b04      	cmp	r3, #4
 800cbb4:	d11d      	bne.n	800cbf2 <USBH_MSC_BOT_Process+0x392>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800cbb6:	693b      	ldr	r3, [r7, #16]
 800cbb8:	220b      	movs	r2, #11
 800cbba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800cbbe:	e018      	b.n	800cbf2 <USBH_MSC_BOT_Process+0x392>


  case BOT_UNRECOVERED_ERROR:
    status = USBH_MSC_BOT_REQ_Reset(phost);
 800cbc0:	6878      	ldr	r0, [r7, #4]
 800cbc2:	f7ff fdf0 	bl	800c7a6 <USBH_MSC_BOT_REQ_Reset>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800cbca:	7dfb      	ldrb	r3, [r7, #23]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d112      	bne.n	800cbf6 <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	2201      	movs	r2, #1
 800cbd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800cbd8:	e00d      	b.n	800cbf6 <USBH_MSC_BOT_Process+0x396>

  default:
    break;
 800cbda:	bf00      	nop
 800cbdc:	e00c      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbde:	bf00      	nop
 800cbe0:	e00a      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbe2:	bf00      	nop
 800cbe4:	e008      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbe6:	bf00      	nop
 800cbe8:	e006      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbea:	bf00      	nop
 800cbec:	e004      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbee:	bf00      	nop
 800cbf0:	e002      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbf2:	bf00      	nop
 800cbf4:	e000      	b.n	800cbf8 <USBH_MSC_BOT_Process+0x398>
    break;
 800cbf6:	bf00      	nop
  }
  return status;
 800cbf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3718      	adds	r7, #24
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop

0800cc04 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b084      	sub	sp, #16
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	70fb      	strb	r3, [r7, #3]
 800cc10:	4613      	mov	r3, r2
 800cc12:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 800cc14:	2302      	movs	r3, #2
 800cc16:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cc1e:	69db      	ldr	r3, [r3, #28]
 800cc20:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800cc22:	78bb      	ldrb	r3, [r7, #2]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d002      	beq.n	800cc2e <USBH_MSC_BOT_Abort+0x2a>
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d009      	beq.n	800cc40 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;

  default:
    break;
 800cc2c:	e011      	b.n	800cc52 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800cc2e:	68bb      	ldr	r3, [r7, #8]
 800cc30:	79db      	ldrb	r3, [r3, #7]
 800cc32:	4619      	mov	r1, r3
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f001 f885 	bl	800dd44 <USBH_ClrFeature>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	73fb      	strb	r3, [r7, #15]
    break;
 800cc3e:	e008      	b.n	800cc52 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	799b      	ldrb	r3, [r3, #6]
 800cc44:	4619      	mov	r1, r3
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f001 f87c 	bl	800dd44 <USBH_ClrFeature>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	73fb      	strb	r3, [r7, #15]
    break;
 800cc50:	bf00      	nop
  }
  return status;
 800cc52:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc54:	4618      	mov	r0, r3
 800cc56:	3710      	adds	r7, #16
 800cc58:	46bd      	mov	sp, r7
 800cc5a:	bd80      	pop	{r7, pc}

0800cc5c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cc6a:	69db      	ldr	r3, [r3, #28]
 800cc6c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800cc6e:	2301      	movs	r3, #1
 800cc70:	73fb      	strb	r3, [r7, #15]

    /*Checking if the transfer length is different than 13*/
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	791b      	ldrb	r3, [r3, #4]
 800cc76:	4619      	mov	r1, r3
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f008 fb3b 	bl	80152f4 <USBH_LL_GetLastXferSize>
 800cc7e:	4603      	mov	r3, r0
 800cc80:	2b0d      	cmp	r3, #13
 800cc82:	d002      	beq.n	800cc8a <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/


      status = BOT_CSW_PHASE_ERROR;
 800cc84:	2302      	movs	r3, #2
 800cc86:	73fb      	strb	r3, [r7, #15]
 800cc88:	e024      	b.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */

      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800cc8a:	68bb      	ldr	r3, [r7, #8]
 800cc8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cc8e:	4a14      	ldr	r2, [pc, #80]	; (800cce0 <USBH_MSC_DecodeCSW+0x84>)
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d11d      	bne.n	800ccd0 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */

        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800cc98:	68bb      	ldr	r3, [r7, #8]
 800cc9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d119      	bne.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0U)
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d102      	bne.n	800ccb0 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device,
            Device intends to receive data from the host)

            */

            status = BOT_CSW_CMD_PASSED;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	73fb      	strb	r3, [r7, #15]
 800ccae:	e011      	b.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1U)
 800ccb0:	68bb      	ldr	r3, [r7, #8]
 800ccb2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d102      	bne.n	800ccc0 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800ccba:	2301      	movs	r3, #1
 800ccbc:	73fb      	strb	r3, [r7, #15]
 800ccbe:	e009      	b.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
          }

          else if(MSC_Handle->hbot.csw.field.Status == 2U)
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ccc6:	2b02      	cmp	r3, #2
 800ccc8:	d104      	bne.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device,
            Device intends to receive data from the host)
            */

            status = BOT_CSW_PHASE_ERROR;
 800ccca:	2302      	movs	r3, #2
 800cccc:	73fb      	strb	r3, [r7, #15]
 800ccce:	e001      	b.n	800ccd4 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */

        status = BOT_CSW_PHASE_ERROR;
 800ccd0:	2302      	movs	r3, #2
 800ccd2:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/

  return status;
 800ccd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3710      	adds	r7, #16
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop
 800cce0:	53425355 	.word	0x53425355

0800cce4 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost,
                                                uint8_t lun)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b084      	sub	sp, #16
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
 800ccec:	460b      	mov	r3, r1
 800ccee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ccf0:	2302      	movs	r3, #2
 800ccf2:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ccfa:	69db      	ldr	r3, [r3, #28]
 800ccfc:	60bb      	str	r3, [r7, #8]

  switch(MSC_Handle->hbot.cmd_state)
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cd04:	2b01      	cmp	r3, #1
 800cd06:	d002      	beq.n	800cd0e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800cd08:	2b02      	cmp	r3, #2
 800cd0a:	d021      	beq.n	800cd50 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800cd0c:	e028      	b.n	800cd60 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	2200      	movs	r2, #0
 800cd12:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	220a      	movs	r2, #10
 800cd20:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	3363      	adds	r3, #99	; 0x63
 800cd28:	2210      	movs	r2, #16
 800cd2a:	2100      	movs	r1, #0
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	f00f ff14 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	2200      	movs	r2, #0
 800cd36:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	2202      	movs	r2, #2
 800cd46:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	73fb      	strb	r3, [r7, #15]
    break;
 800cd4e:	e007      	b.n	800cd60 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cd50:	78fb      	ldrb	r3, [r7, #3]
 800cd52:	4619      	mov	r1, r3
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f7ff fd83 	bl	800c860 <USBH_MSC_BOT_Process>
 800cd5a:	4603      	mov	r3, r0
 800cd5c:	73fb      	strb	r3, [r7, #15]
    break;
 800cd5e:	bf00      	nop
  }

  return error;
 800cd60:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd62:	4618      	mov	r0, r3
 800cd64:	3710      	adds	r7, #16
 800cd66:	46bd      	mov	sp, r7
 800cd68:	bd80      	pop	{r7, pc}

0800cd6a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800cd6a:	b580      	push	{r7, lr}
 800cd6c:	b086      	sub	sp, #24
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	60f8      	str	r0, [r7, #12]
 800cd72:	460b      	mov	r3, r1
 800cd74:	607a      	str	r2, [r7, #4]
 800cd76:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800cd78:	2301      	movs	r3, #1
 800cd7a:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cd82:	69db      	ldr	r3, [r3, #28]
 800cd84:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d002      	beq.n	800cd96 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800cd90:	2b02      	cmp	r3, #2
 800cd92:	d027      	beq.n	800cde4 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
    }
    break;

  default:
    break;
 800cd94:	e05f      	b.n	800ce56 <USBH_MSC_SCSI_ReadCapacity+0xec>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800cd96:	693b      	ldr	r3, [r7, #16]
 800cd98:	2208      	movs	r2, #8
 800cd9a:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cd9c:	693b      	ldr	r3, [r7, #16]
 800cd9e:	2280      	movs	r2, #128	; 0x80
 800cda0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	220a      	movs	r2, #10
 800cda8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cdac:	693b      	ldr	r3, [r7, #16]
 800cdae:	3363      	adds	r3, #99	; 0x63
 800cdb0:	2210      	movs	r2, #16
 800cdb2:	2100      	movs	r1, #0
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f00f fed0 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800cdba:	693b      	ldr	r3, [r7, #16]
 800cdbc:	2225      	movs	r2, #37	; 0x25
 800cdbe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	2202      	movs	r2, #2
 800cdce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800cdd2:	693b      	ldr	r3, [r7, #16]
 800cdd4:	f103 0210 	add.w	r2, r3, #16
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cdde:	2301      	movs	r3, #1
 800cde0:	75fb      	strb	r3, [r7, #23]
    break;
 800cde2:	e038      	b.n	800ce56 <USBH_MSC_SCSI_ReadCapacity+0xec>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cde4:	7afb      	ldrb	r3, [r7, #11]
 800cde6:	4619      	mov	r1, r3
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f7ff fd39 	bl	800c860 <USBH_MSC_BOT_Process>
 800cdee:	4603      	mov	r3, r0
 800cdf0:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800cdf2:	7dfb      	ldrb	r3, [r7, #23]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d12d      	bne.n	800ce54 <USBH_MSC_SCSI_ReadCapacity+0xea>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800cdf8:	693b      	ldr	r3, [r7, #16]
 800cdfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cdfe:	3303      	adds	r3, #3
 800ce00:	781b      	ldrb	r3, [r3, #0]
 800ce02:	461a      	mov	r2, r3
 800ce04:	693b      	ldr	r3, [r7, #16]
 800ce06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce0a:	3302      	adds	r3, #2
 800ce0c:	781b      	ldrb	r3, [r3, #0]
 800ce0e:	021b      	lsls	r3, r3, #8
 800ce10:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce18:	3301      	adds	r3, #1
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800ce1e:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce26:	781b      	ldrb	r3, [r3, #0]
 800ce28:	061b      	lsls	r3, r3, #24
 800ce2a:	431a      	orrs	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	601a      	str	r2, [r3, #0]
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce36:	3307      	adds	r3, #7
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	b29a      	uxth	r2, r3
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ce42:	3306      	adds	r3, #6
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	021b      	lsls	r3, r3, #8
 800ce4a:	b29b      	uxth	r3, r3
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	b29a      	uxth	r2, r3
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	809a      	strh	r2, [r3, #4]
    break;
 800ce54:	bf00      	nop
  }

  return error;
 800ce56:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3718      	adds	r7, #24
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, uint8_t lun,
                                          SCSI_StdInquiryDataTypeDef *inquiry)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b086      	sub	sp, #24
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	60f8      	str	r0, [r7, #12]
 800ce68:	460b      	mov	r3, r1
 800ce6a:	607a      	str	r2, [r7, #4]
 800ce6c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800ce6e:	2302      	movs	r3, #2
 800ce70:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ce78:	69db      	ldr	r3, [r3, #28]
 800ce7a:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800ce7c:	693b      	ldr	r3, [r7, #16]
 800ce7e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ce82:	2b01      	cmp	r3, #1
 800ce84:	d002      	beq.n	800ce8c <USBH_MSC_SCSI_Inquiry+0x2c>
 800ce86:	2b02      	cmp	r3, #2
 800ce88:	d03d      	beq.n	800cf06 <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
    }
    break;

  default:
    break;
 800ce8a:	e089      	b.n	800cfa0 <USBH_MSC_SCSI_Inquiry+0x140>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	2224      	movs	r2, #36	; 0x24
 800ce90:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	2280      	movs	r2, #128	; 0x80
 800ce96:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ce9a:	693b      	ldr	r3, [r7, #16]
 800ce9c:	220a      	movs	r2, #10
 800ce9e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800cea2:	693b      	ldr	r3, [r7, #16]
 800cea4:	3363      	adds	r3, #99	; 0x63
 800cea6:	220a      	movs	r2, #10
 800cea8:	2100      	movs	r1, #0
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f00f fe55 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800ceb0:	693b      	ldr	r3, [r7, #16]
 800ceb2:	2212      	movs	r2, #18
 800ceb4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800ceb8:	7afb      	ldrb	r3, [r7, #11]
 800ceba:	015b      	lsls	r3, r3, #5
 800cebc:	b2da      	uxtb	r2, r3
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800cec4:	693b      	ldr	r3, [r7, #16]
 800cec6:	2200      	movs	r2, #0
 800cec8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800cecc:	693b      	ldr	r3, [r7, #16]
 800cece:	2200      	movs	r2, #0
 800ced0:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800ced4:	693b      	ldr	r3, [r7, #16]
 800ced6:	2224      	movs	r2, #36	; 0x24
 800ced8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	2200      	movs	r2, #0
 800cee0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cee4:	693b      	ldr	r3, [r7, #16]
 800cee6:	2201      	movs	r2, #1
 800cee8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	2202      	movs	r2, #2
 800cef0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800cef4:	693b      	ldr	r3, [r7, #16]
 800cef6:	f103 0210 	add.w	r2, r3, #16
 800cefa:	693b      	ldr	r3, [r7, #16]
 800cefc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cf00:	2301      	movs	r3, #1
 800cf02:	75fb      	strb	r3, [r7, #23]
    break;
 800cf04:	e04c      	b.n	800cfa0 <USBH_MSC_SCSI_Inquiry+0x140>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cf06:	7afb      	ldrb	r3, [r7, #11]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	68f8      	ldr	r0, [r7, #12]
 800cf0c:	f7ff fca8 	bl	800c860 <USBH_MSC_BOT_Process>
 800cf10:	4603      	mov	r3, r0
 800cf12:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800cf14:	7dfb      	ldrb	r3, [r7, #23]
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d141      	bne.n	800cf9e <USBH_MSC_SCSI_Inquiry+0x13e>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800cf1a:	2222      	movs	r2, #34	; 0x22
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f00f fe1b 	bl	801cb5a <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf2a:	781b      	ldrb	r3, [r3, #0]
 800cf2c:	f003 031f 	and.w	r3, r3, #31
 800cf30:	b2da      	uxtb	r2, r3
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf3c:	781b      	ldrb	r3, [r3, #0]
 800cf3e:	095b      	lsrs	r3, r3, #5
 800cf40:	b2da      	uxtb	r2, r3
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	701a      	strb	r2, [r3, #0]
      if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800cf46:	693b      	ldr	r3, [r7, #16]
 800cf48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	781b      	ldrb	r3, [r3, #0]
 800cf50:	b25b      	sxtb	r3, r3
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	da03      	bge.n	800cf5e <USBH_MSC_SCSI_Inquiry+0xfe>
        inquiry->RemovableMedia = 1U;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2201      	movs	r2, #1
 800cf5a:	709a      	strb	r2, [r3, #2]
 800cf5c:	e002      	b.n	800cf64 <USBH_MSC_SCSI_Inquiry+0x104>
        inquiry->RemovableMedia = 0U;
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	2200      	movs	r2, #0
 800cf62:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	1cd8      	adds	r0, r3, #3
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf6e:	3308      	adds	r3, #8
 800cf70:	2208      	movs	r2, #8
 800cf72:	4619      	mov	r1, r3
 800cf74:	f00f fde6 	bl	801cb44 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f103 000c 	add.w	r0, r3, #12
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf84:	3310      	adds	r3, #16
 800cf86:	2210      	movs	r2, #16
 800cf88:	4619      	mov	r1, r3
 800cf8a:	f00f fddb 	bl	801cb44 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	331d      	adds	r3, #29
 800cf92:	693a      	ldr	r2, [r7, #16]
 800cf94:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800cf98:	3220      	adds	r2, #32
 800cf9a:	6812      	ldr	r2, [r2, #0]
 800cf9c:	601a      	str	r2, [r3, #0]
    break;
 800cf9e:	bf00      	nop
  }

  return error;
 800cfa0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	3718      	adds	r7, #24
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}

0800cfaa <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_SenseTypeDef *sense_data)
{
 800cfaa:	b580      	push	{r7, lr}
 800cfac:	b086      	sub	sp, #24
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	60f8      	str	r0, [r7, #12]
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	607a      	str	r2, [r7, #4]
 800cfb6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800cfb8:	2302      	movs	r3, #2
 800cfba:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cfc2:	69db      	ldr	r3, [r3, #28]
 800cfc4:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d002      	beq.n	800cfd6 <USBH_MSC_SCSI_RequestSense+0x2c>
 800cfd0:	2b02      	cmp	r3, #2
 800cfd2:	d03d      	beq.n	800d050 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;

  default:
    break;
 800cfd4:	e05d      	b.n	800d092 <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800cfd6:	693b      	ldr	r3, [r7, #16]
 800cfd8:	220e      	movs	r2, #14
 800cfda:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	2280      	movs	r2, #128	; 0x80
 800cfe0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cfe4:	693b      	ldr	r3, [r7, #16]
 800cfe6:	220a      	movs	r2, #10
 800cfe8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	3363      	adds	r3, #99	; 0x63
 800cff0:	2210      	movs	r2, #16
 800cff2:	2100      	movs	r1, #0
 800cff4:	4618      	mov	r0, r3
 800cff6:	f00f fdb0 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800cffa:	693b      	ldr	r3, [r7, #16]
 800cffc:	2203      	movs	r2, #3
 800cffe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800d002:	7afb      	ldrb	r3, [r7, #11]
 800d004:	015b      	lsls	r3, r3, #5
 800d006:	b2da      	uxtb	r2, r3
 800d008:	693b      	ldr	r3, [r7, #16]
 800d00a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	2200      	movs	r2, #0
 800d012:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800d016:	693b      	ldr	r3, [r7, #16]
 800d018:	2200      	movs	r2, #0
 800d01a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	220e      	movs	r2, #14
 800d022:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	2200      	movs	r2, #0
 800d02a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	2201      	movs	r2, #1
 800d032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	2202      	movs	r2, #2
 800d03a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800d03e:	693b      	ldr	r3, [r7, #16]
 800d040:	f103 0210 	add.w	r2, r3, #16
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d04a:	2301      	movs	r3, #1
 800d04c:	75fb      	strb	r3, [r7, #23]
    break;
 800d04e:	e020      	b.n	800d092 <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d050:	7afb      	ldrb	r3, [r7, #11]
 800d052:	4619      	mov	r1, r3
 800d054:	68f8      	ldr	r0, [r7, #12]
 800d056:	f7ff fc03 	bl	800c860 <USBH_MSC_BOT_Process>
 800d05a:	4603      	mov	r3, r0
 800d05c:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800d05e:	7dfb      	ldrb	r3, [r7, #23]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d115      	bne.n	800d090 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800d064:	693b      	ldr	r3, [r7, #16]
 800d066:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d06a:	3302      	adds	r3, #2
 800d06c:	781b      	ldrb	r3, [r3, #0]
 800d06e:	f003 030f 	and.w	r3, r3, #15
 800d072:	b2da      	uxtb	r2, r3
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800d078:	693b      	ldr	r3, [r7, #16]
 800d07a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d07e:	7b1a      	ldrb	r2, [r3, #12]
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800d084:	693b      	ldr	r3, [r7, #16]
 800d086:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d08a:	7b5a      	ldrb	r2, [r3, #13]
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	709a      	strb	r2, [r3, #2]
    break;
 800d090:	bf00      	nop
  }

  return error;
 800d092:	7dfb      	ldrb	r3, [r7, #23]
}
 800d094:	4618      	mov	r0, r3
 800d096:	3718      	adds	r7, #24
 800d098:	46bd      	mov	sp, r7
 800d09a:	bd80      	pop	{r7, pc}

0800d09c <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b086      	sub	sp, #24
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	60f8      	str	r0, [r7, #12]
 800d0a4:	607a      	str	r2, [r7, #4]
 800d0a6:	603b      	str	r3, [r7, #0]
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d0ac:	2302      	movs	r3, #2
 800d0ae:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d0b6:	69db      	ldr	r3, [r3, #28]
 800d0b8:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d0ba:	693b      	ldr	r3, [r7, #16]
 800d0bc:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d0c0:	2b01      	cmp	r3, #1
 800d0c2:	d002      	beq.n	800d0ca <USBH_MSC_SCSI_Write+0x2e>
 800d0c4:	2b02      	cmp	r3, #2
 800d0c6:	d047      	beq.n	800d158 <USBH_MSC_SCSI_Write+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800d0c8:	e04e      	b.n	800d168 <USBH_MSC_SCSI_Write+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d0ca:	693b      	ldr	r3, [r7, #16]
 800d0cc:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d0d0:	461a      	mov	r2, r3
 800d0d2:	6a3b      	ldr	r3, [r7, #32]
 800d0d4:	fb03 f202 	mul.w	r2, r3, r2
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	2200      	movs	r2, #0
 800d0e0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d0e4:	693b      	ldr	r3, [r7, #16]
 800d0e6:	220a      	movs	r2, #10
 800d0e8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	3363      	adds	r3, #99	; 0x63
 800d0f0:	2210      	movs	r2, #16
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f00f fd30 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	222a      	movs	r2, #42	; 0x2a
 800d0fe:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800d102:	79fa      	ldrb	r2, [r7, #7]
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800d10a:	79ba      	ldrb	r2, [r7, #6]
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800d112:	797a      	ldrb	r2, [r7, #5]
 800d114:	693b      	ldr	r3, [r7, #16]
 800d116:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800d11a:	1d3b      	adds	r3, r7, #4
 800d11c:	781a      	ldrb	r2, [r3, #0]
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d124:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d128:	693b      	ldr	r3, [r7, #16]
 800d12a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d12e:	f107 0320 	add.w	r3, r7, #32
 800d132:	781a      	ldrb	r2, [r3, #0]
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	2201      	movs	r2, #1
 800d13e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	2202      	movs	r2, #2
 800d146:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	683a      	ldr	r2, [r7, #0]
 800d14e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d152:	2301      	movs	r3, #1
 800d154:	75fb      	strb	r3, [r7, #23]
    break;
 800d156:	e007      	b.n	800d168 <USBH_MSC_SCSI_Write+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d158:	7afb      	ldrb	r3, [r7, #11]
 800d15a:	4619      	mov	r1, r3
 800d15c:	68f8      	ldr	r0, [r7, #12]
 800d15e:	f7ff fb7f 	bl	800c860 <USBH_MSC_BOT_Process>
 800d162:	4603      	mov	r3, r0
 800d164:	75fb      	strb	r3, [r7, #23]
    break;
 800d166:	bf00      	nop
  }

  return error;
 800d168:	7dfb      	ldrb	r3, [r7, #23]
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3718      	adds	r7, #24
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}

0800d172 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800d172:	b580      	push	{r7, lr}
 800d174:	b086      	sub	sp, #24
 800d176:	af00      	add	r7, sp, #0
 800d178:	60f8      	str	r0, [r7, #12]
 800d17a:	607a      	str	r2, [r7, #4]
 800d17c:	603b      	str	r3, [r7, #0]
 800d17e:	460b      	mov	r3, r1
 800d180:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800d182:	2302      	movs	r3, #2
 800d184:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d18c:	69db      	ldr	r3, [r3, #28]
 800d18e:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800d190:	693b      	ldr	r3, [r7, #16]
 800d192:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800d196:	2b01      	cmp	r3, #1
 800d198:	d002      	beq.n	800d1a0 <USBH_MSC_SCSI_Read+0x2e>
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d047      	beq.n	800d22e <USBH_MSC_SCSI_Read+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800d19e:	e04e      	b.n	800d23e <USBH_MSC_SCSI_Read+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800d1a6:	461a      	mov	r2, r3
 800d1a8:	6a3b      	ldr	r3, [r7, #32]
 800d1aa:	fb03 f202 	mul.w	r2, r3, r2
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	2280      	movs	r2, #128	; 0x80
 800d1b6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	220a      	movs	r2, #10
 800d1be:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	3363      	adds	r3, #99	; 0x63
 800d1c6:	2210      	movs	r2, #16
 800d1c8:	2100      	movs	r1, #0
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	f00f fcc5 	bl	801cb5a <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	2228      	movs	r2, #40	; 0x28
 800d1d4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800d1d8:	79fa      	ldrb	r2, [r7, #7]
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800d1e0:	79ba      	ldrb	r2, [r7, #6]
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800d1e8:	797a      	ldrb	r2, [r7, #5]
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800d1f0:	1d3b      	adds	r3, r7, #4
 800d1f2:	781a      	ldrb	r2, [r3, #0]
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800d1fa:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d1fe:	693b      	ldr	r3, [r7, #16]
 800d200:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800d204:	f107 0320 	add.w	r3, r7, #32
 800d208:	781a      	ldrb	r2, [r3, #0]
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	2201      	movs	r2, #1
 800d214:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800d218:	693b      	ldr	r3, [r7, #16]
 800d21a:	2202      	movs	r2, #2
 800d21c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800d220:	693b      	ldr	r3, [r7, #16]
 800d222:	683a      	ldr	r2, [r7, #0]
 800d224:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800d228:	2301      	movs	r3, #1
 800d22a:	75fb      	strb	r3, [r7, #23]
    break;
 800d22c:	e007      	b.n	800d23e <USBH_MSC_SCSI_Read+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800d22e:	7afb      	ldrb	r3, [r7, #11]
 800d230:	4619      	mov	r1, r3
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	f7ff fb14 	bl	800c860 <USBH_MSC_BOT_Process>
 800d238:	4603      	mov	r3, r0
 800d23a:	75fb      	strb	r3, [r7, #23]
    break;
 800d23c:	bf00      	nop
  }

  return error;
 800d23e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d240:	4618      	mov	r0, r3
 800d242:	3718      	adds	r7, #24
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}

0800d248 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b084      	sub	sp, #16
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	60f8      	str	r0, [r7, #12]
 800d250:	60b9      	str	r1, [r7, #8]
 800d252:	4613      	mov	r3, r2
 800d254:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d101      	bne.n	800d260 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d25c:	2302      	movs	r3, #2
 800d25e:	e019      	b.n	800d294 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	79fa      	ldrb	r2, [r7, #7]
 800d264:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	2200      	movs	r2, #0
 800d26c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	2200      	movs	r2, #0
 800d274:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d278:	68f8      	ldr	r0, [r7, #12]
 800d27a:	f000 f80f 	bl	800d29c <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d003      	beq.n	800d28c <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	68ba      	ldr	r2, [r7, #8]
 800d288:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#endif
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d28c:	68f8      	ldr	r0, [r7, #12]
 800d28e:	f007 ff35 	bl	80150fc <USBH_LL_Init>
  return USBH_OK;
 800d292:	2300      	movs	r3, #0
}
 800d294:	4618      	mov	r0, r3
 800d296:	3710      	adds	r7, #16
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}

0800d29c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d29c:	b480      	push	{r7}
 800d29e:	b085      	sub	sp, #20
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800d2a8:	e008      	b.n	800d2bc <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	32e0      	adds	r2, #224	; 0xe0
 800d2b0:	2100      	movs	r1, #0
 800d2b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	3301      	adds	r3, #1
 800d2ba:	60fb      	str	r3, [r7, #12]
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	2b0e      	cmp	r3, #14
 800d2c0:	d9f3      	bls.n	800d2aa <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	60fb      	str	r3, [r7, #12]
 800d2c6:	e009      	b.n	800d2dc <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	4413      	add	r3, r2
 800d2ce:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	3301      	adds	r3, #1
 800d2da:	60fb      	str	r3, [r7, #12]
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d2e2:	d3f1      	bcc.n	800d2c8 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2200      	movs	r2, #0
 800d2ee:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2201      	movs	r2, #1
 800d2f4:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2200      	movs	r2, #0
 800d2fa:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2201      	movs	r2, #1
 800d302:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2240      	movs	r2, #64	; 0x40
 800d308:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2200      	movs	r2, #0
 800d30e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2200      	movs	r2, #0
 800d314:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2201      	movs	r2, #1
 800d31c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800d320:	2300      	movs	r3, #0
}
 800d322:	4618      	mov	r0, r3
 800d324:	3714      	adds	r7, #20
 800d326:	46bd      	mov	sp, r7
 800d328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32c:	4770      	bx	lr

0800d32e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d32e:	b480      	push	{r7}
 800d330:	b085      	sub	sp, #20
 800d332:	af00      	add	r7, sp, #0
 800d334:	6078      	str	r0, [r7, #4]
 800d336:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800d338:	2300      	movs	r3, #0
 800d33a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d017      	beq.n	800d372 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d10f      	bne.n	800d36c <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d352:	1c59      	adds	r1, r3, #1
 800d354:	687a      	ldr	r2, [r7, #4]
 800d356:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800d35a:	687a      	ldr	r2, [r7, #4]
 800d35c:	33dc      	adds	r3, #220	; 0xdc
 800d35e:	009b      	lsls	r3, r3, #2
 800d360:	4413      	add	r3, r2
 800d362:	683a      	ldr	r2, [r7, #0]
 800d364:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800d366:	2300      	movs	r3, #0
 800d368:	73fb      	strb	r3, [r7, #15]
 800d36a:	e004      	b.n	800d376 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d36c:	2302      	movs	r3, #2
 800d36e:	73fb      	strb	r3, [r7, #15]
 800d370:	e001      	b.n	800d376 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d372:	2302      	movs	r3, #2
 800d374:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d376:	7bfb      	ldrb	r3, [r7, #15]
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3714      	adds	r7, #20
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr

0800d384 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d384:	b480      	push	{r7}
 800d386:	b085      	sub	sp, #20
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	460b      	mov	r3, r1
 800d38e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800d390:	2300      	movs	r3, #0
 800d392:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800d39a:	78fa      	ldrb	r2, [r7, #3]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d204      	bcs.n	800d3aa <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	78fa      	ldrb	r2, [r7, #3]
 800d3a4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800d3a8:	e001      	b.n	800d3ae <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d3aa:	2302      	movs	r3, #2
 800d3ac:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800d3ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3714      	adds	r7, #20
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ba:	4770      	bx	lr

0800d3bc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d3bc:	b480      	push	{r7}
 800d3be:	b087      	sub	sp, #28
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
 800d3c4:	4608      	mov	r0, r1
 800d3c6:	4611      	mov	r1, r2
 800d3c8:	461a      	mov	r2, r3
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	70fb      	strb	r3, [r7, #3]
 800d3ce:	460b      	mov	r3, r1
 800d3d0:	70bb      	strb	r3, [r7, #2]
 800d3d2:	4613      	mov	r3, r2
 800d3d4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800d3e4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d3e6:	e025      	b.n	800d434 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d3e8:	7dfb      	ldrb	r3, [r7, #23]
 800d3ea:	221a      	movs	r2, #26
 800d3ec:	fb02 f303 	mul.w	r3, r2, r3
 800d3f0:	3308      	adds	r3, #8
 800d3f2:	68fa      	ldr	r2, [r7, #12]
 800d3f4:	4413      	add	r3, r2
 800d3f6:	3302      	adds	r3, #2
 800d3f8:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	795b      	ldrb	r3, [r3, #5]
 800d3fe:	78fa      	ldrb	r2, [r7, #3]
 800d400:	429a      	cmp	r2, r3
 800d402:	d002      	beq.n	800d40a <USBH_FindInterface+0x4e>
 800d404:	78fb      	ldrb	r3, [r7, #3]
 800d406:	2bff      	cmp	r3, #255	; 0xff
 800d408:	d111      	bne.n	800d42e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d40a:	693b      	ldr	r3, [r7, #16]
 800d40c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800d40e:	78ba      	ldrb	r2, [r7, #2]
 800d410:	429a      	cmp	r2, r3
 800d412:	d002      	beq.n	800d41a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d414:	78bb      	ldrb	r3, [r7, #2]
 800d416:	2bff      	cmp	r3, #255	; 0xff
 800d418:	d109      	bne.n	800d42e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d41e:	787a      	ldrb	r2, [r7, #1]
 800d420:	429a      	cmp	r2, r3
 800d422:	d002      	beq.n	800d42a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d424:	787b      	ldrb	r3, [r7, #1]
 800d426:	2bff      	cmp	r3, #255	; 0xff
 800d428:	d101      	bne.n	800d42e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d42a:	7dfb      	ldrb	r3, [r7, #23]
 800d42c:	e006      	b.n	800d43c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d42e:	7dfb      	ldrb	r3, [r7, #23]
 800d430:	3301      	adds	r3, #1
 800d432:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d434:	7dfb      	ldrb	r3, [r7, #23]
 800d436:	2b01      	cmp	r3, #1
 800d438:	d9d6      	bls.n	800d3e8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d43a:	23ff      	movs	r3, #255	; 0xff
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	371c      	adds	r7, #28
 800d440:	46bd      	mov	sp, r7
 800d442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d446:	4770      	bx	lr

0800d448 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b082      	sub	sp, #8
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d450:	6878      	ldr	r0, [r7, #4]
 800d452:	f007 fe93 	bl	801517c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800d456:	2101      	movs	r1, #1
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f008 f836 	bl	80154ca <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d45e:	2300      	movs	r3, #0
}
 800d460:	4618      	mov	r0, r3
 800d462:	3708      	adds	r7, #8
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}

0800d468 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	b088      	sub	sp, #32
 800d46c:	af04      	add	r7, sp, #16
 800d46e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d470:	2302      	movs	r3, #2
 800d472:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d474:	2300      	movs	r3, #0
 800d476:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f000 faec 	bl	800da56 <USBH_IsPortEnabled>
 800d47e:	4603      	mov	r3, r0
 800d480:	2b00      	cmp	r3, #0
 800d482:	d10c      	bne.n	800d49e <USBH_Process+0x36>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	781b      	ldrb	r3, [r3, #0]
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d007      	beq.n	800d49e <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	781b      	ldrb	r3, [r3, #0]
 800d492:	b2db      	uxtb	r3, r3
 800d494:	2b03      	cmp	r3, #3
 800d496:	d002      	beq.n	800d49e <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2203      	movs	r2, #3
 800d49c:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	781b      	ldrb	r3, [r3, #0]
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	2b0b      	cmp	r3, #11
 800d4a6:	f200 814c 	bhi.w	800d742 <USBH_Process+0x2da>
 800d4aa:	a201      	add	r2, pc, #4	; (adr r2, 800d4b0 <USBH_Process+0x48>)
 800d4ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4b0:	0800d4e1 	.word	0x0800d4e1
 800d4b4:	0800d503 	.word	0x0800d503
 800d4b8:	0800d517 	.word	0x0800d517
 800d4bc:	0800d71d 	.word	0x0800d71d
 800d4c0:	0800d743 	.word	0x0800d743
 800d4c4:	0800d5a5 	.word	0x0800d5a5
 800d4c8:	0800d6d3 	.word	0x0800d6d3
 800d4cc:	0800d5d5 	.word	0x0800d5d5
 800d4d0:	0800d5f5 	.word	0x0800d5f5
 800d4d4:	0800d615 	.word	0x0800d615
 800d4d8:	0800d643 	.word	0x0800d643
 800d4dc:	0800d705 	.word	0x0800d705
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	f000 812c 	beq.w	800d746 <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	2201      	movs	r2, #1
 800d4f2:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 800d4f4:	20c8      	movs	r0, #200	; 0xc8
 800d4f6:	f008 f865 	bl	80155c4 <USBH_Delay>
      USBH_LL_ResetPort(phost);
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f007 fec8 	bl	8015290 <USBH_LL_ResetPort>
#if (USBH_USE_OS == 1U)
      osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif
    }
    break;
 800d500:	e121      	b.n	800d746 <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d508:	2b01      	cmp	r3, #1
 800d50a:	f040 811e 	bne.w	800d74a <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2202      	movs	r2, #2
 800d512:	701a      	strb	r2, [r3, #0]
    }
    break;
 800d514:	e119      	b.n	800d74a <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 800d516:	2064      	movs	r0, #100	; 0x64
 800d518:	f008 f854 	bl	80155c4 <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 800d51c:	6878      	ldr	r0, [r7, #4]
 800d51e:	f007 fe91 	bl	8015244 <USBH_LL_GetSpeed>
 800d522:	4603      	mov	r3, r0
 800d524:	461a      	mov	r2, r3
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	2205      	movs	r2, #5
 800d530:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 800d532:	2100      	movs	r1, #0
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f001 f868 	bl	800e60a <USBH_AllocPipe>
 800d53a:	4603      	mov	r3, r0
 800d53c:	461a      	mov	r2, r3
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 800d542:	2180      	movs	r1, #128	; 0x80
 800d544:	6878      	ldr	r0, [r7, #4]
 800d546:	f001 f860 	bl	800e60a <USBH_AllocPipe>
 800d54a:	4603      	mov	r3, r0
 800d54c:	461a      	mov	r2, r3
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	7919      	ldrb	r1, [r3, #4]
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800d562:	687a      	ldr	r2, [r7, #4]
 800d564:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800d566:	b292      	uxth	r2, r2
 800d568:	9202      	str	r2, [sp, #8]
 800d56a:	2200      	movs	r2, #0
 800d56c:	9201      	str	r2, [sp, #4]
 800d56e:	9300      	str	r3, [sp, #0]
 800d570:	4603      	mov	r3, r0
 800d572:	2280      	movs	r2, #128	; 0x80
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f001 f819 	bl	800e5ac <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	7959      	ldrb	r1, [r3, #5]
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 800d58a:	687a      	ldr	r2, [r7, #4]
 800d58c:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 800d58e:	b292      	uxth	r2, r2
 800d590:	9202      	str	r2, [sp, #8]
 800d592:	2200      	movs	r2, #0
 800d594:	9201      	str	r2, [sp, #4]
 800d596:	9300      	str	r3, [sp, #0]
 800d598:	4603      	mov	r3, r0
 800d59a:	2200      	movs	r2, #0
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f001 f805 	bl	800e5ac <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

    break;
 800d5a2:	e0e3      	b.n	800d76c <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 800d5a4:	6878      	ldr	r0, [r7, #4]
 800d5a6:	f000 f8e7 	bl	800d778 <USBH_HandleEnum>
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	f040 80ce 	bne.w	800d74e <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	d103      	bne.n	800d5cc <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2208      	movs	r2, #8
 800d5c8:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 800d5ca:	e0c0      	b.n	800d74e <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2207      	movs	r2, #7
 800d5d0:	701a      	strb	r2, [r3, #0]
    break;
 800d5d2:	e0bc      	b.n	800d74e <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	f000 80b9 	beq.w	800d752 <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d5e6:	2101      	movs	r1, #1
 800d5e8:	6878      	ldr	r0, [r7, #4]
 800d5ea:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	2208      	movs	r2, #8
 800d5f0:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
      }
    }
    break;
 800d5f2:	e0ae      	b.n	800d752 <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 800d5fa:	b29b      	uxth	r3, r3
 800d5fc:	4619      	mov	r1, r3
 800d5fe:	6878      	ldr	r0, [r7, #4]
 800d600:	f000 fb59 	bl	800dcb6 <USBH_SetCfg>
 800d604:	4603      	mov	r3, r0
 800d606:	2b00      	cmp	r3, #0
 800d608:	f040 80a5 	bne.w	800d756 <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2209      	movs	r2, #9
 800d610:	701a      	strb	r2, [r3, #0]
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0U);
#endif
    break;
 800d612:	e0a0      	b.n	800d756 <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 800d61a:	f003 0320 	and.w	r3, r3, #32
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d00b      	beq.n	800d63a <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800d622:	2101      	movs	r1, #1
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f000 fb69 	bl	800dcfc <USBH_SetFeature>
 800d62a:	4603      	mov	r3, r0
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	f040 8094 	bne.w	800d75a <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	220a      	movs	r2, #10
 800d636:	701a      	strb	r2, [r3, #0]
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0U);
#endif
    break;
 800d638:	e08f      	b.n	800d75a <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	220a      	movs	r2, #10
 800d63e:	701a      	strb	r2, [r3, #0]
    break;
 800d640:	e08b      	b.n	800d75a <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f000 8088 	beq.w	800d75e <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	2200      	movs	r2, #0
 800d652:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d656:	2300      	movs	r3, #0
 800d658:	73fb      	strb	r3, [r7, #15]
 800d65a:	e017      	b.n	800d68c <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800d65c:	7bfb      	ldrb	r3, [r7, #15]
 800d65e:	687a      	ldr	r2, [r7, #4]
 800d660:	33dc      	adds	r3, #220	; 0xdc
 800d662:	009b      	lsls	r3, r3, #2
 800d664:	4413      	add	r3, r2
 800d666:	685b      	ldr	r3, [r3, #4]
 800d668:	791a      	ldrb	r2, [r3, #4]
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800d670:	429a      	cmp	r2, r3
 800d672:	d108      	bne.n	800d686 <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 800d674:	7bfb      	ldrb	r3, [r7, #15]
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	33dc      	adds	r3, #220	; 0xdc
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	4413      	add	r3, r2
 800d67e:	685a      	ldr	r2, [r3, #4]
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800d686:	7bfb      	ldrb	r3, [r7, #15]
 800d688:	3301      	adds	r3, #1
 800d68a:	73fb      	strb	r3, [r7, #15]
 800d68c:	7bfb      	ldrb	r3, [r7, #15]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d0e4      	beq.n	800d65c <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d016      	beq.n	800d6ca <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d6a2:	689b      	ldr	r3, [r3, #8]
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	4798      	blx	r3
 800d6a8:	4603      	mov	r3, r0
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d109      	bne.n	800d6c2 <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	2206      	movs	r2, #6
 800d6b2:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d6ba:	2103      	movs	r1, #3
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	4798      	blx	r3
    }

#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    break;
 800d6c0:	e04d      	b.n	800d75e <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	220d      	movs	r2, #13
 800d6c6:	701a      	strb	r2, [r3, #0]
    break;
 800d6c8:	e049      	b.n	800d75e <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	220d      	movs	r2, #13
 800d6ce:	701a      	strb	r2, [r3, #0]
    break;
 800d6d0:	e045      	b.n	800d75e <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d00f      	beq.n	800d6fc <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d6e2:	691b      	ldr	r3, [r3, #16]
 800d6e4:	6878      	ldr	r0, [r7, #4]
 800d6e6:	4798      	blx	r3
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 800d6ec:	7bbb      	ldrb	r3, [r7, #14]
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d136      	bne.n	800d762 <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	220b      	movs	r2, #11
 800d6f8:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }

    break;
 800d6fa:	e032      	b.n	800d762 <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	220d      	movs	r2, #13
 800d700:	701a      	strb	r2, [r3, #0]
    break;
 800d702:	e02e      	b.n	800d762 <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d02b      	beq.n	800d766 <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d714:	695b      	ldr	r3, [r3, #20]
 800d716:	6878      	ldr	r0, [r7, #4]
 800d718:	4798      	blx	r3
    }
    break;
 800d71a:	e024      	b.n	800d766 <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f7ff fdbd 	bl	800d29c <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d01e      	beq.n	800d76a <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d732:	68db      	ldr	r3, [r3, #12]
 800d734:	6878      	ldr	r0, [r7, #4]
 800d736:	4798      	blx	r3
      phost->pActiveClass = NULL;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 800d740:	e013      	b.n	800d76a <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 800d742:	bf00      	nop
 800d744:	e012      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d746:	bf00      	nop
 800d748:	e010      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d74a:	bf00      	nop
 800d74c:	e00e      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d74e:	bf00      	nop
 800d750:	e00c      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d752:	bf00      	nop
 800d754:	e00a      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d756:	bf00      	nop
 800d758:	e008      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d75a:	bf00      	nop
 800d75c:	e006      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d75e:	bf00      	nop
 800d760:	e004      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d762:	bf00      	nop
 800d764:	e002      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d766:	bf00      	nop
 800d768:	e000      	b.n	800d76c <USBH_Process+0x304>
    break;
 800d76a:	bf00      	nop
  }
 return USBH_OK;
 800d76c:	2300      	movs	r3, #0
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3710      	adds	r7, #16
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
 800d776:	bf00      	nop

0800d778 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b088      	sub	sp, #32
 800d77c:	af04      	add	r7, sp, #16
 800d77e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800d780:	2301      	movs	r3, #1
 800d782:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	785b      	ldrb	r3, [r3, #1]
 800d788:	2b07      	cmp	r3, #7
 800d78a:	f200 80f8 	bhi.w	800d97e <USBH_HandleEnum+0x206>
 800d78e:	a201      	add	r2, pc, #4	; (adr r2, 800d794 <USBH_HandleEnum+0x1c>)
 800d790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d794:	0800d7b5 	.word	0x0800d7b5
 800d798:	0800d827 	.word	0x0800d827
 800d79c:	0800d83f 	.word	0x0800d83f
 800d7a0:	0800d8b5 	.word	0x0800d8b5
 800d7a4:	0800d8cb 	.word	0x0800d8cb
 800d7a8:	0800d8e7 	.word	0x0800d8e7
 800d7ac:	0800d91b 	.word	0x0800d91b
 800d7b0:	0800d94f 	.word	0x0800d94f
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 800d7b4:	2108      	movs	r1, #8
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f000 f9ad 	bl	800db16 <USBH_Get_DevDesc>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	f040 80df 	bne.w	800d982 <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2201      	movs	r2, #1
 800d7d2:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	7919      	ldrb	r1, [r3, #4]
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800d7e4:	687a      	ldr	r2, [r7, #4]
 800d7e6:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800d7e8:	b292      	uxth	r2, r2
 800d7ea:	9202      	str	r2, [sp, #8]
 800d7ec:	2200      	movs	r2, #0
 800d7ee:	9201      	str	r2, [sp, #4]
 800d7f0:	9300      	str	r3, [sp, #0]
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2280      	movs	r2, #128	; 0x80
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 fed8 	bl	800e5ac <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	7959      	ldrb	r1, [r3, #5]
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800d80c:	687a      	ldr	r2, [r7, #4]
 800d80e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800d810:	b292      	uxth	r2, r2
 800d812:	9202      	str	r2, [sp, #8]
 800d814:	2200      	movs	r2, #0
 800d816:	9201      	str	r2, [sp, #4]
 800d818:	9300      	str	r3, [sp, #0]
 800d81a:	4603      	mov	r3, r0
 800d81c:	2200      	movs	r2, #0
 800d81e:	6878      	ldr	r0, [r7, #4]
 800d820:	f000 fec4 	bl	800e5ac <USBH_OpenPipe>

    }
    break;
 800d824:	e0ad      	b.n	800d982 <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 800d826:	2112      	movs	r1, #18
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f000 f974 	bl	800db16 <USBH_Get_DevDesc>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	f040 80a8 	bne.w	800d986 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2202      	movs	r2, #2
 800d83a:	705a      	strb	r2, [r3, #1]

    }
    break;
 800d83c:	e0a3      	b.n	800d986 <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 800d83e:	2101      	movs	r1, #1
 800d840:	6878      	ldr	r0, [r7, #4]
 800d842:	f000 fa14 	bl	800dc6e <USBH_SetAddress>
 800d846:	4603      	mov	r3, r0
 800d848:	2b00      	cmp	r3, #0
 800d84a:	f040 809e 	bne.w	800d98a <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 800d84e:	2002      	movs	r0, #2
 800d850:	f007 feb8 	bl	80155c4 <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2201      	movs	r2, #1
 800d858:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2203      	movs	r2, #3
 800d860:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	7919      	ldrb	r1, [r3, #4]
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800d872:	687a      	ldr	r2, [r7, #4]
 800d874:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800d876:	b292      	uxth	r2, r2
 800d878:	9202      	str	r2, [sp, #8]
 800d87a:	2200      	movs	r2, #0
 800d87c:	9201      	str	r2, [sp, #4]
 800d87e:	9300      	str	r3, [sp, #0]
 800d880:	4603      	mov	r3, r0
 800d882:	2280      	movs	r2, #128	; 0x80
 800d884:	6878      	ldr	r0, [r7, #4]
 800d886:	f000 fe91 	bl	800e5ac <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	7959      	ldrb	r1, [r3, #5]
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800d89a:	687a      	ldr	r2, [r7, #4]
 800d89c:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800d89e:	b292      	uxth	r2, r2
 800d8a0:	9202      	str	r2, [sp, #8]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	9201      	str	r2, [sp, #4]
 800d8a6:	9300      	str	r3, [sp, #0]
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	6878      	ldr	r0, [r7, #4]
 800d8ae:	f000 fe7d 	bl	800e5ac <USBH_OpenPipe>
    }
    break;
 800d8b2:	e06a      	b.n	800d98a <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 800d8b4:	2109      	movs	r1, #9
 800d8b6:	6878      	ldr	r0, [r7, #4]
 800d8b8:	f000 f955 	bl	800db66 <USBH_Get_CfgDesc>
 800d8bc:	4603      	mov	r3, r0
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d165      	bne.n	800d98e <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2204      	movs	r2, #4
 800d8c6:	705a      	strb	r2, [r3, #1]
    }
    break;
 800d8c8:	e061      	b.n	800d98e <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800d8d0:	4619      	mov	r1, r3
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f000 f947 	bl	800db66 <USBH_Get_CfgDesc>
 800d8d8:	4603      	mov	r3, r0
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d159      	bne.n	800d992 <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2205      	movs	r2, #5
 800d8e2:	705a      	strb	r2, [r3, #1]
    }
    break;
 800d8e4:	e055      	b.n	800d992 <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d010      	beq.n	800d912 <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800d8fc:	23ff      	movs	r3, #255	; 0xff
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 f955 	bl	800dbae <USBH_Get_StringDesc>
 800d904:	4603      	mov	r3, r0
 800d906:	2b00      	cmp	r3, #0
 800d908:	d145      	bne.n	800d996 <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2206      	movs	r2, #6
 800d90e:	705a      	strb	r2, [r3, #1]
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800d910:	e041      	b.n	800d996 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2206      	movs	r2, #6
 800d916:	705a      	strb	r2, [r3, #1]
    break;
 800d918:	e03d      	b.n	800d996 <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 800d920:	2b00      	cmp	r3, #0
 800d922:	d010      	beq.n	800d946 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800d930:	23ff      	movs	r3, #255	; 0xff
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 f93b 	bl	800dbae <USBH_Get_StringDesc>
 800d938:	4603      	mov	r3, r0
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d12d      	bne.n	800d99a <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	2207      	movs	r2, #7
 800d942:	705a      	strb	r2, [r3, #1]
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800d944:	e029      	b.n	800d99a <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	2207      	movs	r2, #7
 800d94a:	705a      	strb	r2, [r3, #1]
    break;
 800d94c:	e025      	b.n	800d99a <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 800d954:	2b00      	cmp	r3, #0
 800d956:	d00f      	beq.n	800d978 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 800d964:	23ff      	movs	r3, #255	; 0xff
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f000 f921 	bl	800dbae <USBH_Get_StringDesc>
 800d96c:	4603      	mov	r3, r0
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d115      	bne.n	800d99e <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800d972:	2300      	movs	r3, #0
 800d974:	73fb      	strb	r3, [r7, #15]
      Status = USBH_OK;
#if (USBH_USE_OS == 1U)
    osMessagePut ( phost->os_event, USBH_STATE_CHANGED_EVENT, 0);
#endif
    }
    break;
 800d976:	e012      	b.n	800d99e <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 800d978:	2300      	movs	r3, #0
 800d97a:	73fb      	strb	r3, [r7, #15]
    break;
 800d97c:	e00f      	b.n	800d99e <USBH_HandleEnum+0x226>

  default:
    break;
 800d97e:	bf00      	nop
 800d980:	e00e      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d982:	bf00      	nop
 800d984:	e00c      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d986:	bf00      	nop
 800d988:	e00a      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d98a:	bf00      	nop
 800d98c:	e008      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d98e:	bf00      	nop
 800d990:	e006      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d992:	bf00      	nop
 800d994:	e004      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d996:	bf00      	nop
 800d998:	e002      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d99a:	bf00      	nop
 800d99c:	e000      	b.n	800d9a0 <USBH_HandleEnum+0x228>
    break;
 800d99e:	bf00      	nop
  }
  return Status;
 800d9a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	3710      	adds	r7, #16
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}
 800d9aa:	bf00      	nop

0800d9ac <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800d9ac:	b480      	push	{r7}
 800d9ae:	b083      	sub	sp, #12
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	683a      	ldr	r2, [r7, #0]
 800d9ba:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800d9be:	bf00      	nop
 800d9c0:	370c      	adds	r7, #12
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c8:	4770      	bx	lr

0800d9ca <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800d9ca:	b580      	push	{r7, lr}
 800d9cc:	b082      	sub	sp, #8
 800d9ce:	af00      	add	r7, sp, #0
 800d9d0:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d9d8:	1c5a      	adds	r2, r3, #1
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800d9e0:	6878      	ldr	r0, [r7, #4]
 800d9e2:	f000 f804 	bl	800d9ee <USBH_HandleSof>
}
 800d9e6:	bf00      	nop
 800d9e8:	3708      	adds	r7, #8
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	bd80      	pop	{r7, pc}

0800d9ee <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800d9ee:	b580      	push	{r7, lr}
 800d9f0:	b082      	sub	sp, #8
 800d9f2:	af00      	add	r7, sp, #0
 800d9f4:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	b2db      	uxtb	r3, r3
 800d9fc:	2b0b      	cmp	r3, #11
 800d9fe:	d10a      	bne.n	800da16 <USBH_HandleSof+0x28>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800da06:	2b00      	cmp	r3, #0
 800da08:	d005      	beq.n	800da16 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800da10:	699b      	ldr	r3, [r3, #24]
 800da12:	6878      	ldr	r0, [r7, #4]
 800da14:	4798      	blx	r3
  }
}
 800da16:	bf00      	nop
 800da18:	3708      	adds	r7, #8
 800da1a:	46bd      	mov	sp, r7
 800da1c:	bd80      	pop	{r7, pc}

0800da1e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800da1e:	b480      	push	{r7}
 800da20:	b083      	sub	sp, #12
 800da22:	af00      	add	r7, sp, #0
 800da24:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2201      	movs	r2, #1
 800da2a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800da2e:	bf00      	nop
}
 800da30:	370c      	adds	r7, #12
 800da32:	46bd      	mov	sp, r7
 800da34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da38:	4770      	bx	lr

0800da3a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800da3a:	b480      	push	{r7}
 800da3c:	b083      	sub	sp, #12
 800da3e:	af00      	add	r7, sp, #0
 800da40:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2200      	movs	r2, #0
 800da46:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800da4a:	bf00      	nop
}
 800da4c:	370c      	adds	r7, #12
 800da4e:	46bd      	mov	sp, r7
 800da50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da54:	4770      	bx	lr

0800da56 <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 800da56:	b480      	push	{r7}
 800da58:	b083      	sub	sp, #12
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 800da64:	4618      	mov	r0, r3
 800da66:	370c      	adds	r7, #12
 800da68:	46bd      	mov	sp, r7
 800da6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6e:	4770      	bx	lr

0800da70 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b082      	sub	sp, #8
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	781b      	ldrb	r3, [r3, #0]
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d10f      	bne.n	800daa2 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2201      	movs	r2, #1
 800da86:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800da90:	2b00      	cmp	r3, #0
 800da92:	d00e      	beq.n	800dab2 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800da9a:	2104      	movs	r1, #4
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	4798      	blx	r3
 800daa0:	e007      	b.n	800dab2 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	d102      	bne.n	800dab2 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2202      	movs	r2, #2
 800dab0:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800dab2:	2300      	movs	r3, #0
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3708      	adds	r7, #8
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b082      	sub	sp, #8
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f007 fb8b 	bl	80151e0 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	791b      	ldrb	r3, [r3, #4]
 800dace:	4619      	mov	r1, r3
 800dad0:	6878      	ldr	r0, [r7, #4]
 800dad2:	f000 fdb8 	bl	800e646 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	795b      	ldrb	r3, [r3, #5]
 800dada:	4619      	mov	r1, r3
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 fdb2 	bl	800e646 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	2200      	movs	r2, #0
 800dae6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d005      	beq.n	800db00 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800dafa:	2105      	movs	r1, #5
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f007 fb3b 	bl	801517c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2203      	movs	r2, #3
 800db0a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800db0c:	2300      	movs	r3, #0
}
 800db0e:	4618      	mov	r0, r3
 800db10:	3708      	adds	r7, #8
 800db12:	46bd      	mov	sp, r7
 800db14:	bd80      	pop	{r7, pc}

0800db16 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800db16:	b580      	push	{r7, lr}
 800db18:	b086      	sub	sp, #24
 800db1a:	af02      	add	r7, sp, #8
 800db1c:	6078      	str	r0, [r7, #4]
 800db1e:	460b      	mov	r3, r1
 800db20:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800db28:	78fb      	ldrb	r3, [r7, #3]
 800db2a:	b29b      	uxth	r3, r3
 800db2c:	9300      	str	r3, [sp, #0]
 800db2e:	4613      	mov	r3, r2
 800db30:	f44f 7280 	mov.w	r2, #256	; 0x100
 800db34:	2100      	movs	r1, #0
 800db36:	6878      	ldr	r0, [r7, #4]
 800db38:	f000 f864 	bl	800dc04 <USBH_GetDescriptor>
 800db3c:	4603      	mov	r3, r0
 800db3e:	73fb      	strb	r3, [r7, #15]
 800db40:	7bfb      	ldrb	r3, [r7, #15]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d10a      	bne.n	800db5c <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f203 3022 	addw	r0, r3, #802	; 0x322
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800db52:	78fa      	ldrb	r2, [r7, #3]
 800db54:	b292      	uxth	r2, r2
 800db56:	4619      	mov	r1, r3
 800db58:	f000 f918 	bl	800dd8c <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 800db5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800db5e:	4618      	mov	r0, r3
 800db60:	3710      	adds	r7, #16
 800db62:	46bd      	mov	sp, r7
 800db64:	bd80      	pop	{r7, pc}

0800db66 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 800db66:	b580      	push	{r7, lr}
 800db68:	b086      	sub	sp, #24
 800db6a:	af02      	add	r7, sp, #8
 800db6c:	6078      	str	r0, [r7, #4]
 800db6e:	460b      	mov	r3, r1
 800db70:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	331c      	adds	r3, #28
 800db76:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 800db78:	887b      	ldrh	r3, [r7, #2]
 800db7a:	9300      	str	r3, [sp, #0]
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800db82:	2100      	movs	r1, #0
 800db84:	6878      	ldr	r0, [r7, #4]
 800db86:	f000 f83d 	bl	800dc04 <USBH_GetDescriptor>
 800db8a:	4603      	mov	r3, r0
 800db8c:	72fb      	strb	r3, [r7, #11]
 800db8e:	7afb      	ldrb	r3, [r7, #11]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d107      	bne.n	800dba4 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800db9a:	887a      	ldrh	r2, [r7, #2]
 800db9c:	68f9      	ldr	r1, [r7, #12]
 800db9e:	4618      	mov	r0, r3
 800dba0:	f000 f964 	bl	800de6c <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 800dba4:	7afb      	ldrb	r3, [r7, #11]
}
 800dba6:	4618      	mov	r0, r3
 800dba8:	3710      	adds	r7, #16
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}

0800dbae <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b088      	sub	sp, #32
 800dbb2:	af02      	add	r7, sp, #8
 800dbb4:	60f8      	str	r0, [r7, #12]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	461a      	mov	r2, r3
 800dbba:	460b      	mov	r3, r1
 800dbbc:	72fb      	strb	r3, [r7, #11]
 800dbbe:	4613      	mov	r3, r2
 800dbc0:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800dbc2:	7afb      	ldrb	r3, [r7, #11]
 800dbc4:	b29b      	uxth	r3, r3
 800dbc6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800dbca:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800dbd2:	893b      	ldrh	r3, [r7, #8]
 800dbd4:	9300      	str	r3, [sp, #0]
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	2100      	movs	r1, #0
 800dbda:	68f8      	ldr	r0, [r7, #12]
 800dbdc:	f000 f812 	bl	800dc04 <USBH_GetDescriptor>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	75fb      	strb	r3, [r7, #23]
 800dbe4:	7dfb      	ldrb	r3, [r7, #23]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d107      	bne.n	800dbfa <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dbf0:	893a      	ldrh	r2, [r7, #8]
 800dbf2:	6879      	ldr	r1, [r7, #4]
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	f000 fa37 	bl	800e068 <USBH_ParseStringDesc>
  }
  return status;
 800dbfa:	7dfb      	ldrb	r3, [r7, #23]
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3718      	adds	r7, #24
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}

0800dc04 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	607b      	str	r3, [r7, #4]
 800dc0e:	460b      	mov	r3, r1
 800dc10:	72fb      	strb	r3, [r7, #11]
 800dc12:	4613      	mov	r3, r2
 800dc14:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	789b      	ldrb	r3, [r3, #2]
 800dc1a:	2b01      	cmp	r3, #1
 800dc1c:	d11c      	bne.n	800dc58 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800dc1e:	7afb      	ldrb	r3, [r7, #11]
 800dc20:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dc24:	b2da      	uxtb	r2, r3
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	2206      	movs	r2, #6
 800dc2e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	893a      	ldrh	r2, [r7, #8]
 800dc34:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800dc36:	893b      	ldrh	r3, [r7, #8]
 800dc38:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dc3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dc40:	d104      	bne.n	800dc4c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f240 4209 	movw	r2, #1033	; 0x409
 800dc48:	829a      	strh	r2, [r3, #20]
 800dc4a:	e002      	b.n	800dc52 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	2200      	movs	r2, #0
 800dc50:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	8b3a      	ldrh	r2, [r7, #24]
 800dc56:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 800dc58:	8b3b      	ldrh	r3, [r7, #24]
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	6879      	ldr	r1, [r7, #4]
 800dc5e:	68f8      	ldr	r0, [r7, #12]
 800dc60:	f000 fa50 	bl	800e104 <USBH_CtlReq>
 800dc64:	4603      	mov	r3, r0
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3710      	adds	r7, #16
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}

0800dc6e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800dc6e:	b580      	push	{r7, lr}
 800dc70:	b082      	sub	sp, #8
 800dc72:	af00      	add	r7, sp, #0
 800dc74:	6078      	str	r0, [r7, #4]
 800dc76:	460b      	mov	r3, r1
 800dc78:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	789b      	ldrb	r3, [r3, #2]
 800dc7e:	2b01      	cmp	r3, #1
 800dc80:	d10f      	bne.n	800dca2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	2200      	movs	r2, #0
 800dc86:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2205      	movs	r2, #5
 800dc8c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800dc8e:	78fb      	ldrb	r3, [r7, #3]
 800dc90:	b29a      	uxth	r2, r3
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	2200      	movs	r2, #0
 800dca0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800dca2:	2200      	movs	r2, #0
 800dca4:	2100      	movs	r1, #0
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f000 fa2c 	bl	800e104 <USBH_CtlReq>
 800dcac:	4603      	mov	r3, r0
}
 800dcae:	4618      	mov	r0, r3
 800dcb0:	3708      	adds	r7, #8
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	bd80      	pop	{r7, pc}

0800dcb6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800dcb6:	b580      	push	{r7, lr}
 800dcb8:	b082      	sub	sp, #8
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	6078      	str	r0, [r7, #4]
 800dcbe:	460b      	mov	r3, r1
 800dcc0:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	789b      	ldrb	r3, [r3, #2]
 800dcc6:	2b01      	cmp	r3, #1
 800dcc8:	d10e      	bne.n	800dce8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2200      	movs	r2, #0
 800dcce:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2209      	movs	r2, #9
 800dcd4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	887a      	ldrh	r2, [r7, #2]
 800dcda:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2200      	movs	r2, #0
 800dce0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2200      	movs	r2, #0
 800dce6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 800dce8:	2200      	movs	r2, #0
 800dcea:	2100      	movs	r1, #0
 800dcec:	6878      	ldr	r0, [r7, #4]
 800dcee:	f000 fa09 	bl	800e104 <USBH_CtlReq>
 800dcf2:	4603      	mov	r3, r0
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3708      	adds	r7, #8
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
 800dd04:	460b      	mov	r3, r1
 800dd06:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	789b      	ldrb	r3, [r3, #2]
 800dd0c:	2b01      	cmp	r3, #1
 800dd0e:	d10f      	bne.n	800dd30 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2200      	movs	r2, #0
 800dd14:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	2203      	movs	r2, #3
 800dd1a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800dd1c:	78fb      	ldrb	r3, [r7, #3]
 800dd1e:	b29a      	uxth	r2, r3
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	2200      	movs	r2, #0
 800dd28:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800dd30:	2200      	movs	r2, #0
 800dd32:	2100      	movs	r1, #0
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f000 f9e5 	bl	800e104 <USBH_CtlReq>
 800dd3a:	4603      	mov	r3, r0
}
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	3708      	adds	r7, #8
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b082      	sub	sp, #8
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	789b      	ldrb	r3, [r3, #2]
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d10f      	bne.n	800dd78 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2202      	movs	r2, #2
 800dd5c:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	2201      	movs	r2, #1
 800dd62:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2200      	movs	r2, #0
 800dd68:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800dd6a:	78fb      	ldrb	r3, [r7, #3]
 800dd6c:	b29a      	uxth	r2, r3
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2200      	movs	r2, #0
 800dd76:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800dd78:	2200      	movs	r2, #0
 800dd7a:	2100      	movs	r1, #0
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 f9c1 	bl	800e104 <USBH_CtlReq>
 800dd82:	4603      	mov	r3, r0
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3708      	adds	r7, #8
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}

0800dd8c <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b085      	sub	sp, #20
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	60f8      	str	r0, [r7, #12]
 800dd94:	60b9      	str	r1, [r7, #8]
 800dd96:	4613      	mov	r3, r2
 800dd98:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 800dd9a:	68bb      	ldr	r3, [r7, #8]
 800dd9c:	781a      	ldrb	r2, [r3, #0]
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	785a      	ldrb	r2, [r3, #1]
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 800ddaa:	68bb      	ldr	r3, [r7, #8]
 800ddac:	3302      	adds	r3, #2
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	b29a      	uxth	r2, r3
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	3303      	adds	r3, #3
 800ddb6:	781b      	ldrb	r3, [r3, #0]
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	021b      	lsls	r3, r3, #8
 800ddbc:	b29b      	uxth	r3, r3
 800ddbe:	4313      	orrs	r3, r2
 800ddc0:	b29a      	uxth	r2, r3
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 800ddc6:	68bb      	ldr	r3, [r7, #8]
 800ddc8:	791a      	ldrb	r2, [r3, #4]
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	795a      	ldrb	r2, [r3, #5]
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	799a      	ldrb	r2, [r3, #6]
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800ddde:	68bb      	ldr	r3, [r7, #8]
 800dde0:	79da      	ldrb	r2, [r3, #7]
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800dde6:	88fb      	ldrh	r3, [r7, #6]
 800dde8:	2b08      	cmp	r3, #8
 800ddea:	d939      	bls.n	800de60 <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 800ddec:	68bb      	ldr	r3, [r7, #8]
 800ddee:	3308      	adds	r3, #8
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	b29a      	uxth	r2, r3
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	3309      	adds	r3, #9
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	021b      	lsls	r3, r3, #8
 800ddfe:	b29b      	uxth	r3, r3
 800de00:	4313      	orrs	r3, r2
 800de02:	b29a      	uxth	r2, r3
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	330a      	adds	r3, #10
 800de0c:	781b      	ldrb	r3, [r3, #0]
 800de0e:	b29a      	uxth	r2, r3
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	330b      	adds	r3, #11
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	b29b      	uxth	r3, r3
 800de18:	021b      	lsls	r3, r3, #8
 800de1a:	b29b      	uxth	r3, r3
 800de1c:	4313      	orrs	r3, r2
 800de1e:	b29a      	uxth	r2, r3
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	330c      	adds	r3, #12
 800de28:	781b      	ldrb	r3, [r3, #0]
 800de2a:	b29a      	uxth	r2, r3
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	330d      	adds	r3, #13
 800de30:	781b      	ldrb	r3, [r3, #0]
 800de32:	b29b      	uxth	r3, r3
 800de34:	021b      	lsls	r3, r3, #8
 800de36:	b29b      	uxth	r3, r3
 800de38:	4313      	orrs	r3, r2
 800de3a:	b29a      	uxth	r2, r3
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 800de40:	68bb      	ldr	r3, [r7, #8]
 800de42:	7b9a      	ldrb	r2, [r3, #14]
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 800de48:	68bb      	ldr	r3, [r7, #8]
 800de4a:	7bda      	ldrb	r2, [r3, #15]
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 800de50:	68bb      	ldr	r3, [r7, #8]
 800de52:	7c1a      	ldrb	r2, [r3, #16]
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 800de58:	68bb      	ldr	r3, [r7, #8]
 800de5a:	7c5a      	ldrb	r2, [r3, #17]
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	745a      	strb	r2, [r3, #17]
  }
}
 800de60:	bf00      	nop
 800de62:	3714      	adds	r7, #20
 800de64:	46bd      	mov	sp, r7
 800de66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6a:	4770      	bx	lr

0800de6c <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b08a      	sub	sp, #40	; 0x28
 800de70:	af00      	add	r7, sp, #0
 800de72:	60f8      	str	r0, [r7, #12]
 800de74:	60b9      	str	r1, [r7, #8]
 800de76:	4613      	mov	r3, r2
 800de78:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800de7a:	68bb      	ldr	r3, [r7, #8]
 800de7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800de7e:	2300      	movs	r3, #0
 800de80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800de84:	2300      	movs	r3, #0
 800de86:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800de8a:	68bb      	ldr	r3, [r7, #8]
 800de8c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	781a      	ldrb	r2, [r3, #0]
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 800de96:	68bb      	ldr	r3, [r7, #8]
 800de98:	785a      	ldrb	r2, [r3, #1]
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800de9e:	68bb      	ldr	r3, [r7, #8]
 800dea0:	3302      	adds	r3, #2
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	b29a      	uxth	r2, r3
 800dea6:	68bb      	ldr	r3, [r7, #8]
 800dea8:	3303      	adds	r3, #3
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	b29b      	uxth	r3, r3
 800deae:	021b      	lsls	r3, r3, #8
 800deb0:	b29b      	uxth	r3, r3
 800deb2:	4313      	orrs	r3, r2
 800deb4:	b29a      	uxth	r2, r3
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	791a      	ldrb	r2, [r3, #4]
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	795a      	ldrb	r2, [r3, #5]
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 800deca:	68bb      	ldr	r3, [r7, #8]
 800decc:	799a      	ldrb	r2, [r3, #6]
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800ded2:	68bb      	ldr	r3, [r7, #8]
 800ded4:	79da      	ldrb	r2, [r3, #7]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 800deda:	68bb      	ldr	r3, [r7, #8]
 800dedc:	7a1a      	ldrb	r2, [r3, #8]
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800dee2:	88fb      	ldrh	r3, [r7, #6]
 800dee4:	2b09      	cmp	r3, #9
 800dee6:	d95f      	bls.n	800dfa8 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800dee8:	2309      	movs	r3, #9
 800deea:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800deec:	2300      	movs	r3, #0
 800deee:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800def0:	e051      	b.n	800df96 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800def2:	f107 0316 	add.w	r3, r7, #22
 800def6:	4619      	mov	r1, r3
 800def8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800defa:	f000 f8e8 	bl	800e0ce <USBH_GetNextDesc>
 800defe:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800df00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df02:	785b      	ldrb	r3, [r3, #1]
 800df04:	2b04      	cmp	r3, #4
 800df06:	d146      	bne.n	800df96 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800df08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df0c:	221a      	movs	r2, #26
 800df0e:	fb02 f303 	mul.w	r3, r2, r3
 800df12:	3308      	adds	r3, #8
 800df14:	68fa      	ldr	r2, [r7, #12]
 800df16:	4413      	add	r3, r2
 800df18:	3302      	adds	r3, #2
 800df1a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 800df1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df1e:	69f8      	ldr	r0, [r7, #28]
 800df20:	f000 f846 	bl	800dfb0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800df24:	2300      	movs	r3, #0
 800df26:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800df2a:	2300      	movs	r3, #0
 800df2c:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800df2e:	e022      	b.n	800df76 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 800df30:	f107 0316 	add.w	r3, r7, #22
 800df34:	4619      	mov	r1, r3
 800df36:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df38:	f000 f8c9 	bl	800e0ce <USBH_GetNextDesc>
 800df3c:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800df3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df40:	785b      	ldrb	r3, [r3, #1]
 800df42:	2b05      	cmp	r3, #5
 800df44:	d117      	bne.n	800df76 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800df46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df4a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800df4e:	3201      	adds	r2, #1
 800df50:	00d2      	lsls	r2, r2, #3
 800df52:	211a      	movs	r1, #26
 800df54:	fb01 f303 	mul.w	r3, r1, r3
 800df58:	4413      	add	r3, r2
 800df5a:	3308      	adds	r3, #8
 800df5c:	68fa      	ldr	r2, [r7, #12]
 800df5e:	4413      	add	r3, r2
 800df60:	3304      	adds	r3, #4
 800df62:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 800df64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df66:	69b8      	ldr	r0, [r7, #24]
 800df68:	f000 f851 	bl	800e00e <USBH_ParseEPDesc>
            ep_ix++;
 800df6c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800df70:	3301      	adds	r3, #1
 800df72:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800df76:	69fb      	ldr	r3, [r7, #28]
 800df78:	791b      	ldrb	r3, [r3, #4]
 800df7a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800df7e:	429a      	cmp	r2, r3
 800df80:	d204      	bcs.n	800df8c <USBH_ParseCfgDesc+0x120>
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	885a      	ldrh	r2, [r3, #2]
 800df86:	8afb      	ldrh	r3, [r7, #22]
 800df88:	429a      	cmp	r2, r3
 800df8a:	d8d1      	bhi.n	800df30 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800df8c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df90:	3301      	adds	r3, #1
 800df92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800df96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800df9a:	2b01      	cmp	r3, #1
 800df9c:	d804      	bhi.n	800dfa8 <USBH_ParseCfgDesc+0x13c>
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	885a      	ldrh	r2, [r3, #2]
 800dfa2:	8afb      	ldrh	r3, [r7, #22]
 800dfa4:	429a      	cmp	r2, r3
 800dfa6:	d8a4      	bhi.n	800def2 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800dfa8:	bf00      	nop
 800dfaa:	3728      	adds	r7, #40	; 0x28
 800dfac:	46bd      	mov	sp, r7
 800dfae:	bd80      	pop	{r7, pc}

0800dfb0 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	b083      	sub	sp, #12
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
 800dfb8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	781a      	ldrb	r2, [r3, #0]
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800dfc2:	683b      	ldr	r3, [r7, #0]
 800dfc4:	785a      	ldrb	r2, [r3, #1]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	789a      	ldrb	r2, [r3, #2]
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800dfd2:	683b      	ldr	r3, [r7, #0]
 800dfd4:	78da      	ldrb	r2, [r3, #3]
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	791a      	ldrb	r2, [r3, #4]
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	795a      	ldrb	r2, [r3, #5]
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	799a      	ldrb	r2, [r3, #6]
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	79da      	ldrb	r2, [r3, #7]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	7a1a      	ldrb	r2, [r3, #8]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	721a      	strb	r2, [r3, #8]
}
 800e002:	bf00      	nop
 800e004:	370c      	adds	r7, #12
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr

0800e00e <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 800e00e:	b480      	push	{r7}
 800e010:	b083      	sub	sp, #12
 800e012:	af00      	add	r7, sp, #0
 800e014:	6078      	str	r0, [r7, #4]
 800e016:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	781a      	ldrb	r2, [r3, #0]
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	785a      	ldrb	r2, [r3, #1]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	789a      	ldrb	r2, [r3, #2]
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 800e030:	683b      	ldr	r3, [r7, #0]
 800e032:	78da      	ldrb	r2, [r3, #3]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	3304      	adds	r3, #4
 800e03c:	781b      	ldrb	r3, [r3, #0]
 800e03e:	b29a      	uxth	r2, r3
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	3305      	adds	r3, #5
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	b29b      	uxth	r3, r3
 800e048:	021b      	lsls	r3, r3, #8
 800e04a:	b29b      	uxth	r3, r3
 800e04c:	4313      	orrs	r3, r2
 800e04e:	b29a      	uxth	r2, r3
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	799a      	ldrb	r2, [r3, #6]
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	719a      	strb	r2, [r3, #6]
}
 800e05c:	bf00      	nop
 800e05e:	370c      	adds	r7, #12
 800e060:	46bd      	mov	sp, r7
 800e062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e066:	4770      	bx	lr

0800e068 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 800e068:	b480      	push	{r7}
 800e06a:	b087      	sub	sp, #28
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	60f8      	str	r0, [r7, #12]
 800e070:	60b9      	str	r1, [r7, #8]
 800e072:	4613      	mov	r3, r2
 800e074:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	3301      	adds	r3, #1
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	2b03      	cmp	r3, #3
 800e07e:	d120      	bne.n	800e0c2 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	1e9a      	subs	r2, r3, #2
 800e086:	88fb      	ldrh	r3, [r7, #6]
 800e088:	4293      	cmp	r3, r2
 800e08a:	bf28      	it	cs
 800e08c:	4613      	movcs	r3, r2
 800e08e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	3302      	adds	r3, #2
 800e094:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e096:	2300      	movs	r3, #0
 800e098:	82fb      	strh	r3, [r7, #22]
 800e09a:	e00b      	b.n	800e0b4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e09c:	8afb      	ldrh	r3, [r7, #22]
 800e09e:	68fa      	ldr	r2, [r7, #12]
 800e0a0:	4413      	add	r3, r2
 800e0a2:	781a      	ldrb	r2, [r3, #0]
 800e0a4:	68bb      	ldr	r3, [r7, #8]
 800e0a6:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e0a8:	68bb      	ldr	r3, [r7, #8]
 800e0aa:	3301      	adds	r3, #1
 800e0ac:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e0ae:	8afb      	ldrh	r3, [r7, #22]
 800e0b0:	3302      	adds	r3, #2
 800e0b2:	82fb      	strh	r3, [r7, #22]
 800e0b4:	8afa      	ldrh	r2, [r7, #22]
 800e0b6:	8abb      	ldrh	r3, [r7, #20]
 800e0b8:	429a      	cmp	r2, r3
 800e0ba:	d3ef      	bcc.n	800e09c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	2200      	movs	r2, #0
 800e0c0:	701a      	strb	r2, [r3, #0]
  }
}
 800e0c2:	bf00      	nop
 800e0c4:	371c      	adds	r7, #28
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0cc:	4770      	bx	lr

0800e0ce <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 800e0ce:	b480      	push	{r7}
 800e0d0:	b085      	sub	sp, #20
 800e0d2:	af00      	add	r7, sp, #0
 800e0d4:	6078      	str	r0, [r7, #4]
 800e0d6:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	881a      	ldrh	r2, [r3, #0]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	781b      	ldrb	r3, [r3, #0]
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	4413      	add	r3, r2
 800e0e4:	b29a      	uxth	r2, r3
 800e0e6:	683b      	ldr	r3, [r7, #0]
 800e0e8:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	781b      	ldrb	r3, [r3, #0]
 800e0ee:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	4413      	add	r3, r2
 800e0f4:	60fb      	str	r3, [r7, #12]

  return(pnext);
 800e0f6:	68fb      	ldr	r3, [r7, #12]
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3714      	adds	r7, #20
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e102:	4770      	bx	lr

0800e104 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800e104:	b580      	push	{r7, lr}
 800e106:	b086      	sub	sp, #24
 800e108:	af00      	add	r7, sp, #0
 800e10a:	60f8      	str	r0, [r7, #12]
 800e10c:	60b9      	str	r1, [r7, #8]
 800e10e:	4613      	mov	r3, r2
 800e110:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e112:	2301      	movs	r3, #1
 800e114:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	789b      	ldrb	r3, [r3, #2]
 800e11a:	2b01      	cmp	r3, #1
 800e11c:	d002      	beq.n	800e124 <USBH_CtlReq+0x20>
 800e11e:	2b02      	cmp	r3, #2
 800e120:	d00f      	beq.n	800e142 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800e122:	e034      	b.n	800e18e <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	68ba      	ldr	r2, [r7, #8]
 800e128:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	88fa      	ldrh	r2, [r7, #6]
 800e12e:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	2201      	movs	r2, #1
 800e134:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	2202      	movs	r2, #2
 800e13a:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800e13c:	2301      	movs	r3, #1
 800e13e:	75fb      	strb	r3, [r7, #23]
    break;
 800e140:	e025      	b.n	800e18e <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800e142:	68f8      	ldr	r0, [r7, #12]
 800e144:	f000 f828 	bl	800e198 <USBH_HandleControl>
 800e148:	4603      	mov	r3, r0
 800e14a:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800e14c:	7dfb      	ldrb	r3, [r7, #23]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d108      	bne.n	800e164 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	2201      	movs	r2, #1
 800e156:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	2200      	movs	r2, #0
 800e15c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800e15e:	2300      	movs	r3, #0
 800e160:	75fb      	strb	r3, [r7, #23]
    break;
 800e162:	e013      	b.n	800e18c <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800e164:	7dfb      	ldrb	r3, [r7, #23]
 800e166:	2b03      	cmp	r3, #3
 800e168:	d108      	bne.n	800e17c <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2201      	movs	r2, #1
 800e16e:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800e176:	2303      	movs	r3, #3
 800e178:	75fb      	strb	r3, [r7, #23]
    break;
 800e17a:	e007      	b.n	800e18c <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800e17c:	7dfb      	ldrb	r3, [r7, #23]
 800e17e:	2b02      	cmp	r3, #2
 800e180:	d104      	bne.n	800e18c <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800e182:	68fb      	ldr	r3, [r7, #12]
 800e184:	2201      	movs	r2, #1
 800e186:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800e188:	2302      	movs	r3, #2
 800e18a:	75fb      	strb	r3, [r7, #23]
    break;
 800e18c:	bf00      	nop
  }
  return status;
 800e18e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e190:	4618      	mov	r0, r3
 800e192:	3718      	adds	r7, #24
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b086      	sub	sp, #24
 800e19c:	af02      	add	r7, sp, #8
 800e19e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	7e1b      	ldrb	r3, [r3, #24]
 800e1ac:	3b01      	subs	r3, #1
 800e1ae:	2b0a      	cmp	r3, #10
 800e1b0:	f200 814c 	bhi.w	800e44c <USBH_HandleControl+0x2b4>
 800e1b4:	a201      	add	r2, pc, #4	; (adr r2, 800e1bc <USBH_HandleControl+0x24>)
 800e1b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1ba:	bf00      	nop
 800e1bc:	0800e1e9 	.word	0x0800e1e9
 800e1c0:	0800e203 	.word	0x0800e203
 800e1c4:	0800e26d 	.word	0x0800e26d
 800e1c8:	0800e293 	.word	0x0800e293
 800e1cc:	0800e2cb 	.word	0x0800e2cb
 800e1d0:	0800e2f7 	.word	0x0800e2f7
 800e1d4:	0800e349 	.word	0x0800e349
 800e1d8:	0800e36b 	.word	0x0800e36b
 800e1dc:	0800e3a7 	.word	0x0800e3a7
 800e1e0:	0800e3cf 	.word	0x0800e3cf
 800e1e4:	0800e40d 	.word	0x0800e40d
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	f103 0110 	add.w	r1, r3, #16
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	795b      	ldrb	r3, [r3, #5]
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f000 f939 	bl	800e46c <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	2202      	movs	r2, #2
 800e1fe:	761a      	strb	r2, [r3, #24]
    break;
 800e200:	e12f      	b.n	800e462 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	795b      	ldrb	r3, [r3, #5]
 800e206:	4619      	mov	r1, r3
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f007 f94b 	bl	80154a4 <USBH_LL_GetURBState>
 800e20e:	4603      	mov	r3, r0
 800e210:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800e212:	7bbb      	ldrb	r3, [r7, #14]
 800e214:	2b01      	cmp	r3, #1
 800e216:	d11e      	bne.n	800e256 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	7c1b      	ldrb	r3, [r3, #16]
 800e21c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e220:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	8adb      	ldrh	r3, [r3, #22]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d00a      	beq.n	800e240 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800e22a:	7b7b      	ldrb	r3, [r7, #13]
 800e22c:	2b80      	cmp	r3, #128	; 0x80
 800e22e:	d103      	bne.n	800e238 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2203      	movs	r2, #3
 800e234:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut (phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800e236:	e10b      	b.n	800e450 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2205      	movs	r2, #5
 800e23c:	761a      	strb	r2, [r3, #24]
    break;
 800e23e:	e107      	b.n	800e450 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800e240:	7b7b      	ldrb	r3, [r7, #13]
 800e242:	2b80      	cmp	r3, #128	; 0x80
 800e244:	d103      	bne.n	800e24e <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	2209      	movs	r2, #9
 800e24a:	761a      	strb	r2, [r3, #24]
    break;
 800e24c:	e100      	b.n	800e450 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	2207      	movs	r2, #7
 800e252:	761a      	strb	r2, [r3, #24]
    break;
 800e254:	e0fc      	b.n	800e450 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e256:	7bbb      	ldrb	r3, [r7, #14]
 800e258:	2b04      	cmp	r3, #4
 800e25a:	d003      	beq.n	800e264 <USBH_HandleControl+0xcc>
 800e25c:	7bbb      	ldrb	r3, [r7, #14]
 800e25e:	2b02      	cmp	r3, #2
 800e260:	f040 80f6 	bne.w	800e450 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	220b      	movs	r2, #11
 800e268:	761a      	strb	r2, [r3, #24]
    break;
 800e26a:	e0f1      	b.n	800e450 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800e272:	b29a      	uxth	r2, r3
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	6899      	ldr	r1, [r3, #8]
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	899a      	ldrh	r2, [r3, #12]
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	791b      	ldrb	r3, [r3, #4]
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f000 f930 	bl	800e4ea <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	2204      	movs	r2, #4
 800e28e:	761a      	strb	r2, [r3, #24]
    break;
 800e290:	e0e7      	b.n	800e462 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	791b      	ldrb	r3, [r3, #4]
 800e296:	4619      	mov	r1, r3
 800e298:	6878      	ldr	r0, [r7, #4]
 800e29a:	f007 f903 	bl	80154a4 <USBH_LL_GetURBState>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800e2a2:	7bbb      	ldrb	r3, [r7, #14]
 800e2a4:	2b01      	cmp	r3, #1
 800e2a6:	d102      	bne.n	800e2ae <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	2209      	movs	r2, #9
 800e2ac:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800e2ae:	7bbb      	ldrb	r3, [r7, #14]
 800e2b0:	2b05      	cmp	r3, #5
 800e2b2:	d102      	bne.n	800e2ba <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800e2b4:	2303      	movs	r3, #3
 800e2b6:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800e2b8:	e0cc      	b.n	800e454 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800e2ba:	7bbb      	ldrb	r3, [r7, #14]
 800e2bc:	2b04      	cmp	r3, #4
 800e2be:	f040 80c9 	bne.w	800e454 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	220b      	movs	r2, #11
 800e2c6:	761a      	strb	r2, [r3, #24]
    break;
 800e2c8:	e0c4      	b.n	800e454 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6899      	ldr	r1, [r3, #8]
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	899a      	ldrh	r2, [r3, #12]
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	7958      	ldrb	r0, [r3, #5]
 800e2d6:	2301      	movs	r3, #1
 800e2d8:	9300      	str	r3, [sp, #0]
 800e2da:	4603      	mov	r3, r0
 800e2dc:	6878      	ldr	r0, [r7, #4]
 800e2de:	f000 f8df 	bl	800e4a0 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800e2e8:	b29a      	uxth	r2, r3
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	2206      	movs	r2, #6
 800e2f2:	761a      	strb	r2, [r3, #24]
    break;
 800e2f4:	e0b5      	b.n	800e462 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	795b      	ldrb	r3, [r3, #5]
 800e2fa:	4619      	mov	r1, r3
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f007 f8d1 	bl	80154a4 <USBH_LL_GetURBState>
 800e302:	4603      	mov	r3, r0
 800e304:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800e306:	7bbb      	ldrb	r3, [r7, #14]
 800e308:	2b01      	cmp	r3, #1
 800e30a:	d103      	bne.n	800e314 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2207      	movs	r2, #7
 800e310:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800e312:	e0a1      	b.n	800e458 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800e314:	7bbb      	ldrb	r3, [r7, #14]
 800e316:	2b05      	cmp	r3, #5
 800e318:	d105      	bne.n	800e326 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	220c      	movs	r2, #12
 800e31e:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800e320:	2303      	movs	r3, #3
 800e322:	73fb      	strb	r3, [r7, #15]
    break;
 800e324:	e098      	b.n	800e458 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800e326:	7bbb      	ldrb	r3, [r7, #14]
 800e328:	2b02      	cmp	r3, #2
 800e32a:	d103      	bne.n	800e334 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	2205      	movs	r2, #5
 800e330:	761a      	strb	r2, [r3, #24]
    break;
 800e332:	e091      	b.n	800e458 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800e334:	7bbb      	ldrb	r3, [r7, #14]
 800e336:	2b04      	cmp	r3, #4
 800e338:	f040 808e 	bne.w	800e458 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	220b      	movs	r2, #11
 800e340:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800e342:	2302      	movs	r3, #2
 800e344:	73fb      	strb	r3, [r7, #15]
    break;
 800e346:	e087      	b.n	800e458 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	791b      	ldrb	r3, [r3, #4]
 800e34c:	2200      	movs	r2, #0
 800e34e:	2100      	movs	r1, #0
 800e350:	6878      	ldr	r0, [r7, #4]
 800e352:	f000 f8ca 	bl	800e4ea <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800e35c:	b29a      	uxth	r2, r3
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2208      	movs	r2, #8
 800e366:	761a      	strb	r2, [r3, #24]

    break;
 800e368:	e07b      	b.n	800e462 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	791b      	ldrb	r3, [r3, #4]
 800e36e:	4619      	mov	r1, r3
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f007 f897 	bl	80154a4 <USBH_LL_GetURBState>
 800e376:	4603      	mov	r3, r0
 800e378:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800e37a:	7bbb      	ldrb	r3, [r7, #14]
 800e37c:	2b01      	cmp	r3, #1
 800e37e:	d105      	bne.n	800e38c <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	220d      	movs	r2, #13
 800e384:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800e386:	2300      	movs	r3, #0
 800e388:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800e38a:	e067      	b.n	800e45c <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800e38c:	7bbb      	ldrb	r3, [r7, #14]
 800e38e:	2b04      	cmp	r3, #4
 800e390:	d103      	bne.n	800e39a <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	220b      	movs	r2, #11
 800e396:	761a      	strb	r2, [r3, #24]
    break;
 800e398:	e060      	b.n	800e45c <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800e39a:	7bbb      	ldrb	r3, [r7, #14]
 800e39c:	2b05      	cmp	r3, #5
 800e39e:	d15d      	bne.n	800e45c <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800e3a0:	2303      	movs	r3, #3
 800e3a2:	73fb      	strb	r3, [r7, #15]
    break;
 800e3a4:	e05a      	b.n	800e45c <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	795a      	ldrb	r2, [r3, #5]
 800e3aa:	2301      	movs	r3, #1
 800e3ac:	9300      	str	r3, [sp, #0]
 800e3ae:	4613      	mov	r3, r2
 800e3b0:	2200      	movs	r2, #0
 800e3b2:	2100      	movs	r1, #0
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f000 f873 	bl	800e4a0 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800e3c0:	b29a      	uxth	r2, r3
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	220a      	movs	r2, #10
 800e3ca:	761a      	strb	r2, [r3, #24]
    break;
 800e3cc:	e049      	b.n	800e462 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	795b      	ldrb	r3, [r3, #5]
 800e3d2:	4619      	mov	r1, r3
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f007 f865 	bl	80154a4 <USBH_LL_GetURBState>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800e3de:	7bbb      	ldrb	r3, [r7, #14]
 800e3e0:	2b01      	cmp	r3, #1
 800e3e2:	d105      	bne.n	800e3f0 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	220d      	movs	r2, #13
 800e3ec:	761a      	strb	r2, [r3, #24]
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }

    }
    break;
 800e3ee:	e037      	b.n	800e460 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800e3f0:	7bbb      	ldrb	r3, [r7, #14]
 800e3f2:	2b02      	cmp	r3, #2
 800e3f4:	d103      	bne.n	800e3fe <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	2209      	movs	r2, #9
 800e3fa:	761a      	strb	r2, [r3, #24]
    break;
 800e3fc:	e030      	b.n	800e460 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800e3fe:	7bbb      	ldrb	r3, [r7, #14]
 800e400:	2b04      	cmp	r3, #4
 800e402:	d12d      	bne.n	800e460 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	220b      	movs	r2, #11
 800e408:	761a      	strb	r2, [r3, #24]
    break;
 800e40a:	e029      	b.n	800e460 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	7e5b      	ldrb	r3, [r3, #25]
 800e410:	3301      	adds	r3, #1
 800e412:	b2da      	uxtb	r2, r3
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	765a      	strb	r2, [r3, #25]
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	7e5b      	ldrb	r3, [r3, #25]
 800e41c:	2b02      	cmp	r3, #2
 800e41e:	d809      	bhi.n	800e434 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800e420:	6878      	ldr	r0, [r7, #4]
 800e422:	f006 fedd 	bl	80151e0 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2201      	movs	r2, #1
 800e42a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	2201      	movs	r2, #1
 800e430:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800e432:	e016      	b.n	800e462 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800e43a:	2106      	movs	r1, #6
 800e43c:	6878      	ldr	r0, [r7, #4]
 800e43e:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2200      	movs	r2, #0
 800e444:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800e446:	2302      	movs	r3, #2
 800e448:	73fb      	strb	r3, [r7, #15]
    break;
 800e44a:	e00a      	b.n	800e462 <USBH_HandleControl+0x2ca>

  default:
    break;
 800e44c:	bf00      	nop
 800e44e:	e008      	b.n	800e462 <USBH_HandleControl+0x2ca>
    break;
 800e450:	bf00      	nop
 800e452:	e006      	b.n	800e462 <USBH_HandleControl+0x2ca>
    break;
 800e454:	bf00      	nop
 800e456:	e004      	b.n	800e462 <USBH_HandleControl+0x2ca>
    break;
 800e458:	bf00      	nop
 800e45a:	e002      	b.n	800e462 <USBH_HandleControl+0x2ca>
    break;
 800e45c:	bf00      	nop
 800e45e:	e000      	b.n	800e462 <USBH_HandleControl+0x2ca>
    break;
 800e460:	bf00      	nop
  }
  return status;
 800e462:	7bfb      	ldrb	r3, [r7, #15]
}
 800e464:	4618      	mov	r0, r3
 800e466:	3710      	adds	r7, #16
 800e468:	46bd      	mov	sp, r7
 800e46a:	bd80      	pop	{r7, pc}

0800e46c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800e46c:	b580      	push	{r7, lr}
 800e46e:	b088      	sub	sp, #32
 800e470:	af04      	add	r7, sp, #16
 800e472:	60f8      	str	r0, [r7, #12]
 800e474:	60b9      	str	r1, [r7, #8]
 800e476:	4613      	mov	r3, r2
 800e478:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800e47a:	79f9      	ldrb	r1, [r7, #7]
 800e47c:	2300      	movs	r3, #0
 800e47e:	9303      	str	r3, [sp, #12]
 800e480:	2308      	movs	r3, #8
 800e482:	9302      	str	r3, [sp, #8]
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	9301      	str	r3, [sp, #4]
 800e488:	2300      	movs	r3, #0
 800e48a:	9300      	str	r3, [sp, #0]
 800e48c:	2300      	movs	r3, #0
 800e48e:	2200      	movs	r2, #0
 800e490:	68f8      	ldr	r0, [r7, #12]
 800e492:	f006 ffbf 	bl	8015414 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800e496:	2300      	movs	r3, #0
}
 800e498:	4618      	mov	r0, r3
 800e49a:	3710      	adds	r7, #16
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b088      	sub	sp, #32
 800e4a4:	af04      	add	r7, sp, #16
 800e4a6:	60f8      	str	r0, [r7, #12]
 800e4a8:	60b9      	str	r1, [r7, #8]
 800e4aa:	4611      	mov	r1, r2
 800e4ac:	461a      	mov	r2, r3
 800e4ae:	460b      	mov	r3, r1
 800e4b0:	80fb      	strh	r3, [r7, #6]
 800e4b2:	4613      	mov	r3, r2
 800e4b4:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d001      	beq.n	800e4c4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800e4c4:	7979      	ldrb	r1, [r7, #5]
 800e4c6:	7e3b      	ldrb	r3, [r7, #24]
 800e4c8:	9303      	str	r3, [sp, #12]
 800e4ca:	88fb      	ldrh	r3, [r7, #6]
 800e4cc:	9302      	str	r3, [sp, #8]
 800e4ce:	68bb      	ldr	r3, [r7, #8]
 800e4d0:	9301      	str	r3, [sp, #4]
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	9300      	str	r3, [sp, #0]
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	2200      	movs	r2, #0
 800e4da:	68f8      	ldr	r0, [r7, #12]
 800e4dc:	f006 ff9a 	bl	8015414 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800e4e0:	2300      	movs	r3, #0
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	3710      	adds	r7, #16
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	bd80      	pop	{r7, pc}

0800e4ea <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800e4ea:	b580      	push	{r7, lr}
 800e4ec:	b088      	sub	sp, #32
 800e4ee:	af04      	add	r7, sp, #16
 800e4f0:	60f8      	str	r0, [r7, #12]
 800e4f2:	60b9      	str	r1, [r7, #8]
 800e4f4:	4611      	mov	r1, r2
 800e4f6:	461a      	mov	r2, r3
 800e4f8:	460b      	mov	r3, r1
 800e4fa:	80fb      	strh	r3, [r7, #6]
 800e4fc:	4613      	mov	r3, r2
 800e4fe:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800e500:	7979      	ldrb	r1, [r7, #5]
 800e502:	2300      	movs	r3, #0
 800e504:	9303      	str	r3, [sp, #12]
 800e506:	88fb      	ldrh	r3, [r7, #6]
 800e508:	9302      	str	r3, [sp, #8]
 800e50a:	68bb      	ldr	r3, [r7, #8]
 800e50c:	9301      	str	r3, [sp, #4]
 800e50e:	2301      	movs	r3, #1
 800e510:	9300      	str	r3, [sp, #0]
 800e512:	2300      	movs	r3, #0
 800e514:	2201      	movs	r2, #1
 800e516:	68f8      	ldr	r0, [r7, #12]
 800e518:	f006 ff7c 	bl	8015414 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e51c:	2300      	movs	r3, #0

}
 800e51e:	4618      	mov	r0, r3
 800e520:	3710      	adds	r7, #16
 800e522:	46bd      	mov	sp, r7
 800e524:	bd80      	pop	{r7, pc}

0800e526 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800e526:	b580      	push	{r7, lr}
 800e528:	b088      	sub	sp, #32
 800e52a:	af04      	add	r7, sp, #16
 800e52c:	60f8      	str	r0, [r7, #12]
 800e52e:	60b9      	str	r1, [r7, #8]
 800e530:	4611      	mov	r1, r2
 800e532:	461a      	mov	r2, r3
 800e534:	460b      	mov	r3, r1
 800e536:	80fb      	strh	r3, [r7, #6]
 800e538:	4613      	mov	r3, r2
 800e53a:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e542:	2b00      	cmp	r3, #0
 800e544:	d001      	beq.n	800e54a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800e546:	2300      	movs	r3, #0
 800e548:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800e54a:	7979      	ldrb	r1, [r7, #5]
 800e54c:	7e3b      	ldrb	r3, [r7, #24]
 800e54e:	9303      	str	r3, [sp, #12]
 800e550:	88fb      	ldrh	r3, [r7, #6]
 800e552:	9302      	str	r3, [sp, #8]
 800e554:	68bb      	ldr	r3, [r7, #8]
 800e556:	9301      	str	r3, [sp, #4]
 800e558:	2301      	movs	r3, #1
 800e55a:	9300      	str	r3, [sp, #0]
 800e55c:	2302      	movs	r3, #2
 800e55e:	2200      	movs	r2, #0
 800e560:	68f8      	ldr	r0, [r7, #12]
 800e562:	f006 ff57 	bl	8015414 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800e566:	2300      	movs	r3, #0
}
 800e568:	4618      	mov	r0, r3
 800e56a:	3710      	adds	r7, #16
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bd80      	pop	{r7, pc}

0800e570 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b088      	sub	sp, #32
 800e574:	af04      	add	r7, sp, #16
 800e576:	60f8      	str	r0, [r7, #12]
 800e578:	60b9      	str	r1, [r7, #8]
 800e57a:	4611      	mov	r1, r2
 800e57c:	461a      	mov	r2, r3
 800e57e:	460b      	mov	r3, r1
 800e580:	80fb      	strh	r3, [r7, #6]
 800e582:	4613      	mov	r3, r2
 800e584:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800e586:	7979      	ldrb	r1, [r7, #5]
 800e588:	2300      	movs	r3, #0
 800e58a:	9303      	str	r3, [sp, #12]
 800e58c:	88fb      	ldrh	r3, [r7, #6]
 800e58e:	9302      	str	r3, [sp, #8]
 800e590:	68bb      	ldr	r3, [r7, #8]
 800e592:	9301      	str	r3, [sp, #4]
 800e594:	2301      	movs	r3, #1
 800e596:	9300      	str	r3, [sp, #0]
 800e598:	2302      	movs	r3, #2
 800e59a:	2201      	movs	r2, #1
 800e59c:	68f8      	ldr	r0, [r7, #12]
 800e59e:	f006 ff39 	bl	8015414 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800e5a2:	2300      	movs	r3, #0
}
 800e5a4:	4618      	mov	r0, r3
 800e5a6:	3710      	adds	r7, #16
 800e5a8:	46bd      	mov	sp, r7
 800e5aa:	bd80      	pop	{r7, pc}

0800e5ac <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800e5ac:	b580      	push	{r7, lr}
 800e5ae:	b086      	sub	sp, #24
 800e5b0:	af04      	add	r7, sp, #16
 800e5b2:	6078      	str	r0, [r7, #4]
 800e5b4:	4608      	mov	r0, r1
 800e5b6:	4611      	mov	r1, r2
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	70fb      	strb	r3, [r7, #3]
 800e5be:	460b      	mov	r3, r1
 800e5c0:	70bb      	strb	r3, [r7, #2]
 800e5c2:	4613      	mov	r3, r2
 800e5c4:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800e5c6:	7878      	ldrb	r0, [r7, #1]
 800e5c8:	78ba      	ldrb	r2, [r7, #2]
 800e5ca:	78f9      	ldrb	r1, [r7, #3]
 800e5cc:	8b3b      	ldrh	r3, [r7, #24]
 800e5ce:	9302      	str	r3, [sp, #8]
 800e5d0:	7d3b      	ldrb	r3, [r7, #20]
 800e5d2:	9301      	str	r3, [sp, #4]
 800e5d4:	7c3b      	ldrb	r3, [r7, #16]
 800e5d6:	9300      	str	r3, [sp, #0]
 800e5d8:	4603      	mov	r3, r0
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f006 fe9e 	bl	801531c <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800e5e0:	2300      	movs	r3, #0

}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3708      	adds	r7, #8
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	bd80      	pop	{r7, pc}

0800e5ea <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800e5ea:	b580      	push	{r7, lr}
 800e5ec:	b082      	sub	sp, #8
 800e5ee:	af00      	add	r7, sp, #0
 800e5f0:	6078      	str	r0, [r7, #4]
 800e5f2:	460b      	mov	r3, r1
 800e5f4:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800e5f6:	78fb      	ldrb	r3, [r7, #3]
 800e5f8:	4619      	mov	r1, r3
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f006 fed4 	bl	80153a8 <USBH_LL_ClosePipe>

  return USBH_OK;
 800e600:	2300      	movs	r3, #0

}
 800e602:	4618      	mov	r0, r3
 800e604:	3708      	adds	r7, #8
 800e606:	46bd      	mov	sp, r7
 800e608:	bd80      	pop	{r7, pc}

0800e60a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800e60a:	b580      	push	{r7, lr}
 800e60c:	b084      	sub	sp, #16
 800e60e:	af00      	add	r7, sp, #0
 800e610:	6078      	str	r0, [r7, #4]
 800e612:	460b      	mov	r3, r1
 800e614:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800e616:	6878      	ldr	r0, [r7, #4]
 800e618:	f000 f831 	bl	800e67e <USBH_GetFreePipe>
 800e61c:	4603      	mov	r3, r0
 800e61e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800e620:	89fb      	ldrh	r3, [r7, #14]
 800e622:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e626:	4293      	cmp	r3, r2
 800e628:	d007      	beq.n	800e63a <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800e62a:	89fa      	ldrh	r2, [r7, #14]
 800e62c:	78fb      	ldrb	r3, [r7, #3]
 800e62e:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	32e0      	adds	r2, #224	; 0xe0
 800e636:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800e63a:	89fb      	ldrh	r3, [r7, #14]
 800e63c:	b2db      	uxtb	r3, r3
}
 800e63e:	4618      	mov	r0, r3
 800e640:	3710      	adds	r7, #16
 800e642:	46bd      	mov	sp, r7
 800e644:	bd80      	pop	{r7, pc}

0800e646 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800e646:	b480      	push	{r7}
 800e648:	b083      	sub	sp, #12
 800e64a:	af00      	add	r7, sp, #0
 800e64c:	6078      	str	r0, [r7, #4]
 800e64e:	460b      	mov	r3, r1
 800e650:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800e652:	78fb      	ldrb	r3, [r7, #3]
 800e654:	2b0a      	cmp	r3, #10
 800e656:	d80b      	bhi.n	800e670 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800e658:	78fa      	ldrb	r2, [r7, #3]
 800e65a:	78f9      	ldrb	r1, [r7, #3]
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	31e0      	adds	r1, #224	; 0xe0
 800e660:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e664:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	32e0      	adds	r2, #224	; 0xe0
 800e66c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800e670:	2300      	movs	r3, #0
}
 800e672:	4618      	mov	r0, r3
 800e674:	370c      	adds	r7, #12
 800e676:	46bd      	mov	sp, r7
 800e678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67c:	4770      	bx	lr

0800e67e <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800e67e:	b480      	push	{r7}
 800e680:	b085      	sub	sp, #20
 800e682:	af00      	add	r7, sp, #0
 800e684:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800e686:	2300      	movs	r3, #0
 800e688:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800e68a:	2300      	movs	r3, #0
 800e68c:	73fb      	strb	r3, [r7, #15]
 800e68e:	e00e      	b.n	800e6ae <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800e690:	7bfa      	ldrb	r2, [r7, #15]
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	32e0      	adds	r2, #224	; 0xe0
 800e696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e69a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d102      	bne.n	800e6a8 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800e6a2:	7bfb      	ldrb	r3, [r7, #15]
 800e6a4:	b29b      	uxth	r3, r3
 800e6a6:	e007      	b.n	800e6b8 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800e6a8:	7bfb      	ldrb	r3, [r7, #15]
 800e6aa:	3301      	adds	r3, #1
 800e6ac:	73fb      	strb	r3, [r7, #15]
 800e6ae:	7bfb      	ldrb	r3, [r7, #15]
 800e6b0:	2b0a      	cmp	r3, #10
 800e6b2:	d9ed      	bls.n	800e690 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800e6b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800e6b8:	4618      	mov	r0, r3
 800e6ba:	3714      	adds	r7, #20
 800e6bc:	46bd      	mov	sp, r7
 800e6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c2:	4770      	bx	lr

0800e6c4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b084      	sub	sp, #16
 800e6c8:	af00      	add	r7, sp, #0
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e6ce:	79fb      	ldrb	r3, [r7, #7]
 800e6d0:	4a08      	ldr	r2, [pc, #32]	; (800e6f4 <disk_status+0x30>)
 800e6d2:	009b      	lsls	r3, r3, #2
 800e6d4:	4413      	add	r3, r2
 800e6d6:	685b      	ldr	r3, [r3, #4]
 800e6d8:	685b      	ldr	r3, [r3, #4]
 800e6da:	79fa      	ldrb	r2, [r7, #7]
 800e6dc:	4905      	ldr	r1, [pc, #20]	; (800e6f4 <disk_status+0x30>)
 800e6de:	440a      	add	r2, r1
 800e6e0:	7a12      	ldrb	r2, [r2, #8]
 800e6e2:	4610      	mov	r0, r2
 800e6e4:	4798      	blx	r3
 800e6e6:	4603      	mov	r3, r0
 800e6e8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e6ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	3710      	adds	r7, #16
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}
 800e6f4:	200209fc 	.word	0x200209fc

0800e6f8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e6f8:	b580      	push	{r7, lr}
 800e6fa:	b084      	sub	sp, #16
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	4603      	mov	r3, r0
 800e700:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e702:	2300      	movs	r3, #0
 800e704:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e706:	79fb      	ldrb	r3, [r7, #7]
 800e708:	4a0d      	ldr	r2, [pc, #52]	; (800e740 <disk_initialize+0x48>)
 800e70a:	5cd3      	ldrb	r3, [r2, r3]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d111      	bne.n	800e734 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e710:	79fb      	ldrb	r3, [r7, #7]
 800e712:	4a0b      	ldr	r2, [pc, #44]	; (800e740 <disk_initialize+0x48>)
 800e714:	2101      	movs	r1, #1
 800e716:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e718:	79fb      	ldrb	r3, [r7, #7]
 800e71a:	4a09      	ldr	r2, [pc, #36]	; (800e740 <disk_initialize+0x48>)
 800e71c:	009b      	lsls	r3, r3, #2
 800e71e:	4413      	add	r3, r2
 800e720:	685b      	ldr	r3, [r3, #4]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	79fa      	ldrb	r2, [r7, #7]
 800e726:	4906      	ldr	r1, [pc, #24]	; (800e740 <disk_initialize+0x48>)
 800e728:	440a      	add	r2, r1
 800e72a:	7a12      	ldrb	r2, [r2, #8]
 800e72c:	4610      	mov	r0, r2
 800e72e:	4798      	blx	r3
 800e730:	4603      	mov	r3, r0
 800e732:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e734:	7bfb      	ldrb	r3, [r7, #15]
}
 800e736:	4618      	mov	r0, r3
 800e738:	3710      	adds	r7, #16
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	200209fc 	.word	0x200209fc

0800e744 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e744:	b590      	push	{r4, r7, lr}
 800e746:	b087      	sub	sp, #28
 800e748:	af00      	add	r7, sp, #0
 800e74a:	60b9      	str	r1, [r7, #8]
 800e74c:	607a      	str	r2, [r7, #4]
 800e74e:	603b      	str	r3, [r7, #0]
 800e750:	4603      	mov	r3, r0
 800e752:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e754:	7bfb      	ldrb	r3, [r7, #15]
 800e756:	4a0a      	ldr	r2, [pc, #40]	; (800e780 <disk_read+0x3c>)
 800e758:	009b      	lsls	r3, r3, #2
 800e75a:	4413      	add	r3, r2
 800e75c:	685b      	ldr	r3, [r3, #4]
 800e75e:	689c      	ldr	r4, [r3, #8]
 800e760:	7bfb      	ldrb	r3, [r7, #15]
 800e762:	4a07      	ldr	r2, [pc, #28]	; (800e780 <disk_read+0x3c>)
 800e764:	4413      	add	r3, r2
 800e766:	7a18      	ldrb	r0, [r3, #8]
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	687a      	ldr	r2, [r7, #4]
 800e76c:	68b9      	ldr	r1, [r7, #8]
 800e76e:	47a0      	blx	r4
 800e770:	4603      	mov	r3, r0
 800e772:	75fb      	strb	r3, [r7, #23]
  return res;
 800e774:	7dfb      	ldrb	r3, [r7, #23]
}
 800e776:	4618      	mov	r0, r3
 800e778:	371c      	adds	r7, #28
 800e77a:	46bd      	mov	sp, r7
 800e77c:	bd90      	pop	{r4, r7, pc}
 800e77e:	bf00      	nop
 800e780:	200209fc 	.word	0x200209fc

0800e784 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e784:	b590      	push	{r4, r7, lr}
 800e786:	b087      	sub	sp, #28
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60b9      	str	r1, [r7, #8]
 800e78c:	607a      	str	r2, [r7, #4]
 800e78e:	603b      	str	r3, [r7, #0]
 800e790:	4603      	mov	r3, r0
 800e792:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e794:	7bfb      	ldrb	r3, [r7, #15]
 800e796:	4a0a      	ldr	r2, [pc, #40]	; (800e7c0 <disk_write+0x3c>)
 800e798:	009b      	lsls	r3, r3, #2
 800e79a:	4413      	add	r3, r2
 800e79c:	685b      	ldr	r3, [r3, #4]
 800e79e:	68dc      	ldr	r4, [r3, #12]
 800e7a0:	7bfb      	ldrb	r3, [r7, #15]
 800e7a2:	4a07      	ldr	r2, [pc, #28]	; (800e7c0 <disk_write+0x3c>)
 800e7a4:	4413      	add	r3, r2
 800e7a6:	7a18      	ldrb	r0, [r3, #8]
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	687a      	ldr	r2, [r7, #4]
 800e7ac:	68b9      	ldr	r1, [r7, #8]
 800e7ae:	47a0      	blx	r4
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e7b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	371c      	adds	r7, #28
 800e7ba:	46bd      	mov	sp, r7
 800e7bc:	bd90      	pop	{r4, r7, pc}
 800e7be:	bf00      	nop
 800e7c0:	200209fc 	.word	0x200209fc

0800e7c4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b084      	sub	sp, #16
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	603a      	str	r2, [r7, #0]
 800e7ce:	71fb      	strb	r3, [r7, #7]
 800e7d0:	460b      	mov	r3, r1
 800e7d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e7d4:	79fb      	ldrb	r3, [r7, #7]
 800e7d6:	4a09      	ldr	r2, [pc, #36]	; (800e7fc <disk_ioctl+0x38>)
 800e7d8:	009b      	lsls	r3, r3, #2
 800e7da:	4413      	add	r3, r2
 800e7dc:	685b      	ldr	r3, [r3, #4]
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	79fa      	ldrb	r2, [r7, #7]
 800e7e2:	4906      	ldr	r1, [pc, #24]	; (800e7fc <disk_ioctl+0x38>)
 800e7e4:	440a      	add	r2, r1
 800e7e6:	7a10      	ldrb	r0, [r2, #8]
 800e7e8:	79b9      	ldrb	r1, [r7, #6]
 800e7ea:	683a      	ldr	r2, [r7, #0]
 800e7ec:	4798      	blx	r3
 800e7ee:	4603      	mov	r3, r0
 800e7f0:	73fb      	strb	r3, [r7, #15]
  return res;
 800e7f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	3710      	adds	r7, #16
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}
 800e7fc:	200209fc 	.word	0x200209fc

0800e800 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e800:	b480      	push	{r7}
 800e802:	b085      	sub	sp, #20
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	3301      	adds	r3, #1
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e810:	89fb      	ldrh	r3, [r7, #14]
 800e812:	021b      	lsls	r3, r3, #8
 800e814:	b21a      	sxth	r2, r3
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	781b      	ldrb	r3, [r3, #0]
 800e81a:	b21b      	sxth	r3, r3
 800e81c:	4313      	orrs	r3, r2
 800e81e:	b21b      	sxth	r3, r3
 800e820:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e822:	89fb      	ldrh	r3, [r7, #14]
}
 800e824:	4618      	mov	r0, r3
 800e826:	3714      	adds	r7, #20
 800e828:	46bd      	mov	sp, r7
 800e82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e82e:	4770      	bx	lr

0800e830 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e830:	b480      	push	{r7}
 800e832:	b085      	sub	sp, #20
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	3303      	adds	r3, #3
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	021b      	lsls	r3, r3, #8
 800e844:	687a      	ldr	r2, [r7, #4]
 800e846:	3202      	adds	r2, #2
 800e848:	7812      	ldrb	r2, [r2, #0]
 800e84a:	4313      	orrs	r3, r2
 800e84c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	021b      	lsls	r3, r3, #8
 800e852:	687a      	ldr	r2, [r7, #4]
 800e854:	3201      	adds	r2, #1
 800e856:	7812      	ldrb	r2, [r2, #0]
 800e858:	4313      	orrs	r3, r2
 800e85a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	021b      	lsls	r3, r3, #8
 800e860:	687a      	ldr	r2, [r7, #4]
 800e862:	7812      	ldrb	r2, [r2, #0]
 800e864:	4313      	orrs	r3, r2
 800e866:	60fb      	str	r3, [r7, #12]
	return rv;
 800e868:	68fb      	ldr	r3, [r7, #12]
}
 800e86a:	4618      	mov	r0, r3
 800e86c:	3714      	adds	r7, #20
 800e86e:	46bd      	mov	sp, r7
 800e870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e874:	4770      	bx	lr

0800e876 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e876:	b480      	push	{r7}
 800e878:	b083      	sub	sp, #12
 800e87a:	af00      	add	r7, sp, #0
 800e87c:	6078      	str	r0, [r7, #4]
 800e87e:	460b      	mov	r3, r1
 800e880:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	1c5a      	adds	r2, r3, #1
 800e886:	607a      	str	r2, [r7, #4]
 800e888:	887a      	ldrh	r2, [r7, #2]
 800e88a:	b2d2      	uxtb	r2, r2
 800e88c:	701a      	strb	r2, [r3, #0]
 800e88e:	887b      	ldrh	r3, [r7, #2]
 800e890:	0a1b      	lsrs	r3, r3, #8
 800e892:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	1c5a      	adds	r2, r3, #1
 800e898:	607a      	str	r2, [r7, #4]
 800e89a:	887a      	ldrh	r2, [r7, #2]
 800e89c:	b2d2      	uxtb	r2, r2
 800e89e:	701a      	strb	r2, [r3, #0]
}
 800e8a0:	bf00      	nop
 800e8a2:	370c      	adds	r7, #12
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr

0800e8ac <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b083      	sub	sp, #12
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
 800e8b4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	1c5a      	adds	r2, r3, #1
 800e8ba:	607a      	str	r2, [r7, #4]
 800e8bc:	683a      	ldr	r2, [r7, #0]
 800e8be:	b2d2      	uxtb	r2, r2
 800e8c0:	701a      	strb	r2, [r3, #0]
 800e8c2:	683b      	ldr	r3, [r7, #0]
 800e8c4:	0a1b      	lsrs	r3, r3, #8
 800e8c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	1c5a      	adds	r2, r3, #1
 800e8cc:	607a      	str	r2, [r7, #4]
 800e8ce:	683a      	ldr	r2, [r7, #0]
 800e8d0:	b2d2      	uxtb	r2, r2
 800e8d2:	701a      	strb	r2, [r3, #0]
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	0a1b      	lsrs	r3, r3, #8
 800e8d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	1c5a      	adds	r2, r3, #1
 800e8de:	607a      	str	r2, [r7, #4]
 800e8e0:	683a      	ldr	r2, [r7, #0]
 800e8e2:	b2d2      	uxtb	r2, r2
 800e8e4:	701a      	strb	r2, [r3, #0]
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	0a1b      	lsrs	r3, r3, #8
 800e8ea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	1c5a      	adds	r2, r3, #1
 800e8f0:	607a      	str	r2, [r7, #4]
 800e8f2:	683a      	ldr	r2, [r7, #0]
 800e8f4:	b2d2      	uxtb	r2, r2
 800e8f6:	701a      	strb	r2, [r3, #0]
}
 800e8f8:	bf00      	nop
 800e8fa:	370c      	adds	r7, #12
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e902:	4770      	bx	lr

0800e904 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e904:	b480      	push	{r7}
 800e906:	b087      	sub	sp, #28
 800e908:	af00      	add	r7, sp, #0
 800e90a:	60f8      	str	r0, [r7, #12]
 800e90c:	60b9      	str	r1, [r7, #8]
 800e90e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d00d      	beq.n	800e93a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e91e:	697b      	ldr	r3, [r7, #20]
 800e920:	1c5a      	adds	r2, r3, #1
 800e922:	617a      	str	r2, [r7, #20]
 800e924:	693a      	ldr	r2, [r7, #16]
 800e926:	1c51      	adds	r1, r2, #1
 800e928:	6139      	str	r1, [r7, #16]
 800e92a:	7812      	ldrb	r2, [r2, #0]
 800e92c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	3b01      	subs	r3, #1
 800e932:	607b      	str	r3, [r7, #4]
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d1f1      	bne.n	800e91e <mem_cpy+0x1a>
	}
}
 800e93a:	bf00      	nop
 800e93c:	371c      	adds	r7, #28
 800e93e:	46bd      	mov	sp, r7
 800e940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e944:	4770      	bx	lr

0800e946 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e946:	b480      	push	{r7}
 800e948:	b087      	sub	sp, #28
 800e94a:	af00      	add	r7, sp, #0
 800e94c:	60f8      	str	r0, [r7, #12]
 800e94e:	60b9      	str	r1, [r7, #8]
 800e950:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	1c5a      	adds	r2, r3, #1
 800e95a:	617a      	str	r2, [r7, #20]
 800e95c:	68ba      	ldr	r2, [r7, #8]
 800e95e:	b2d2      	uxtb	r2, r2
 800e960:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	3b01      	subs	r3, #1
 800e966:	607b      	str	r3, [r7, #4]
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d1f3      	bne.n	800e956 <mem_set+0x10>
}
 800e96e:	bf00      	nop
 800e970:	371c      	adds	r7, #28
 800e972:	46bd      	mov	sp, r7
 800e974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e978:	4770      	bx	lr

0800e97a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e97a:	b480      	push	{r7}
 800e97c:	b089      	sub	sp, #36	; 0x24
 800e97e:	af00      	add	r7, sp, #0
 800e980:	60f8      	str	r0, [r7, #12]
 800e982:	60b9      	str	r1, [r7, #8]
 800e984:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	61fb      	str	r3, [r7, #28]
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e98e:	2300      	movs	r3, #0
 800e990:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e992:	69fb      	ldr	r3, [r7, #28]
 800e994:	1c5a      	adds	r2, r3, #1
 800e996:	61fa      	str	r2, [r7, #28]
 800e998:	781b      	ldrb	r3, [r3, #0]
 800e99a:	4619      	mov	r1, r3
 800e99c:	69bb      	ldr	r3, [r7, #24]
 800e99e:	1c5a      	adds	r2, r3, #1
 800e9a0:	61ba      	str	r2, [r7, #24]
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	1acb      	subs	r3, r1, r3
 800e9a6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	3b01      	subs	r3, #1
 800e9ac:	607b      	str	r3, [r7, #4]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d002      	beq.n	800e9ba <mem_cmp+0x40>
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d0eb      	beq.n	800e992 <mem_cmp+0x18>

	return r;
 800e9ba:	697b      	ldr	r3, [r7, #20]
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3724      	adds	r7, #36	; 0x24
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e9c8:	b480      	push	{r7}
 800e9ca:	b083      	sub	sp, #12
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e9d2:	e002      	b.n	800e9da <chk_chr+0x12>
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	607b      	str	r3, [r7, #4]
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	781b      	ldrb	r3, [r3, #0]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d005      	beq.n	800e9ee <chk_chr+0x26>
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	781b      	ldrb	r3, [r3, #0]
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	683b      	ldr	r3, [r7, #0]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	d1f2      	bne.n	800e9d4 <chk_chr+0xc>
	return *str;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	781b      	ldrb	r3, [r3, #0]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	370c      	adds	r7, #12
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fc:	4770      	bx	lr
	...

0800ea00 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ea00:	b480      	push	{r7}
 800ea02:	b085      	sub	sp, #20
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	60bb      	str	r3, [r7, #8]
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	60fb      	str	r3, [r7, #12]
 800ea12:	e029      	b.n	800ea68 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ea14:	4a27      	ldr	r2, [pc, #156]	; (800eab4 <chk_lock+0xb4>)
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	011b      	lsls	r3, r3, #4
 800ea1a:	4413      	add	r3, r2
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d01d      	beq.n	800ea5e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ea22:	4a24      	ldr	r2, [pc, #144]	; (800eab4 <chk_lock+0xb4>)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	011b      	lsls	r3, r3, #4
 800ea28:	4413      	add	r3, r2
 800ea2a:	681a      	ldr	r2, [r3, #0]
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	429a      	cmp	r2, r3
 800ea32:	d116      	bne.n	800ea62 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ea34:	4a1f      	ldr	r2, [pc, #124]	; (800eab4 <chk_lock+0xb4>)
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	011b      	lsls	r3, r3, #4
 800ea3a:	4413      	add	r3, r2
 800ea3c:	3304      	adds	r3, #4
 800ea3e:	681a      	ldr	r2, [r3, #0]
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ea44:	429a      	cmp	r2, r3
 800ea46:	d10c      	bne.n	800ea62 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ea48:	4a1a      	ldr	r2, [pc, #104]	; (800eab4 <chk_lock+0xb4>)
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	011b      	lsls	r3, r3, #4
 800ea4e:	4413      	add	r3, r2
 800ea50:	3308      	adds	r3, #8
 800ea52:	681a      	ldr	r2, [r3, #0]
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	d102      	bne.n	800ea62 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ea5c:	e007      	b.n	800ea6e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ea5e:	2301      	movs	r3, #1
 800ea60:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	3301      	adds	r3, #1
 800ea66:	60fb      	str	r3, [r7, #12]
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	2b01      	cmp	r3, #1
 800ea6c:	d9d2      	bls.n	800ea14 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2b02      	cmp	r3, #2
 800ea72:	d109      	bne.n	800ea88 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ea74:	68bb      	ldr	r3, [r7, #8]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d102      	bne.n	800ea80 <chk_lock+0x80>
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	2b02      	cmp	r3, #2
 800ea7e:	d101      	bne.n	800ea84 <chk_lock+0x84>
 800ea80:	2300      	movs	r3, #0
 800ea82:	e010      	b.n	800eaa6 <chk_lock+0xa6>
 800ea84:	2312      	movs	r3, #18
 800ea86:	e00e      	b.n	800eaa6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d108      	bne.n	800eaa0 <chk_lock+0xa0>
 800ea8e:	4a09      	ldr	r2, [pc, #36]	; (800eab4 <chk_lock+0xb4>)
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	011b      	lsls	r3, r3, #4
 800ea94:	4413      	add	r3, r2
 800ea96:	330c      	adds	r3, #12
 800ea98:	881b      	ldrh	r3, [r3, #0]
 800ea9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ea9e:	d101      	bne.n	800eaa4 <chk_lock+0xa4>
 800eaa0:	2310      	movs	r3, #16
 800eaa2:	e000      	b.n	800eaa6 <chk_lock+0xa6>
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3714      	adds	r7, #20
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr
 800eab2:	bf00      	nop
 800eab4:	200207dc 	.word	0x200207dc

0800eab8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800eab8:	b480      	push	{r7}
 800eaba:	b083      	sub	sp, #12
 800eabc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eabe:	2300      	movs	r3, #0
 800eac0:	607b      	str	r3, [r7, #4]
 800eac2:	e002      	b.n	800eaca <enq_lock+0x12>
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	3301      	adds	r3, #1
 800eac8:	607b      	str	r3, [r7, #4]
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2b01      	cmp	r3, #1
 800eace:	d806      	bhi.n	800eade <enq_lock+0x26>
 800ead0:	4a09      	ldr	r2, [pc, #36]	; (800eaf8 <enq_lock+0x40>)
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	011b      	lsls	r3, r3, #4
 800ead6:	4413      	add	r3, r2
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d1f2      	bne.n	800eac4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2b02      	cmp	r3, #2
 800eae2:	bf14      	ite	ne
 800eae4:	2301      	movne	r3, #1
 800eae6:	2300      	moveq	r3, #0
 800eae8:	b2db      	uxtb	r3, r3
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	370c      	adds	r7, #12
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf4:	4770      	bx	lr
 800eaf6:	bf00      	nop
 800eaf8:	200207dc 	.word	0x200207dc

0800eafc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b085      	sub	sp, #20
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800eb06:	2300      	movs	r3, #0
 800eb08:	60fb      	str	r3, [r7, #12]
 800eb0a:	e01f      	b.n	800eb4c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800eb0c:	4a41      	ldr	r2, [pc, #260]	; (800ec14 <inc_lock+0x118>)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	011b      	lsls	r3, r3, #4
 800eb12:	4413      	add	r3, r2
 800eb14:	681a      	ldr	r2, [r3, #0]
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	d113      	bne.n	800eb46 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800eb1e:	4a3d      	ldr	r2, [pc, #244]	; (800ec14 <inc_lock+0x118>)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	011b      	lsls	r3, r3, #4
 800eb24:	4413      	add	r3, r2
 800eb26:	3304      	adds	r3, #4
 800eb28:	681a      	ldr	r2, [r3, #0]
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800eb2e:	429a      	cmp	r2, r3
 800eb30:	d109      	bne.n	800eb46 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800eb32:	4a38      	ldr	r2, [pc, #224]	; (800ec14 <inc_lock+0x118>)
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	011b      	lsls	r3, r3, #4
 800eb38:	4413      	add	r3, r2
 800eb3a:	3308      	adds	r3, #8
 800eb3c:	681a      	ldr	r2, [r3, #0]
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800eb42:	429a      	cmp	r2, r3
 800eb44:	d006      	beq.n	800eb54 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	3301      	adds	r3, #1
 800eb4a:	60fb      	str	r3, [r7, #12]
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	2b01      	cmp	r3, #1
 800eb50:	d9dc      	bls.n	800eb0c <inc_lock+0x10>
 800eb52:	e000      	b.n	800eb56 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800eb54:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	2b02      	cmp	r3, #2
 800eb5a:	d132      	bne.n	800ebc2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eb5c:	2300      	movs	r3, #0
 800eb5e:	60fb      	str	r3, [r7, #12]
 800eb60:	e002      	b.n	800eb68 <inc_lock+0x6c>
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	3301      	adds	r3, #1
 800eb66:	60fb      	str	r3, [r7, #12]
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	2b01      	cmp	r3, #1
 800eb6c:	d806      	bhi.n	800eb7c <inc_lock+0x80>
 800eb6e:	4a29      	ldr	r2, [pc, #164]	; (800ec14 <inc_lock+0x118>)
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	011b      	lsls	r3, r3, #4
 800eb74:	4413      	add	r3, r2
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d1f2      	bne.n	800eb62 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	2b02      	cmp	r3, #2
 800eb80:	d101      	bne.n	800eb86 <inc_lock+0x8a>
 800eb82:	2300      	movs	r3, #0
 800eb84:	e040      	b.n	800ec08 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681a      	ldr	r2, [r3, #0]
 800eb8a:	4922      	ldr	r1, [pc, #136]	; (800ec14 <inc_lock+0x118>)
 800eb8c:	68fb      	ldr	r3, [r7, #12]
 800eb8e:	011b      	lsls	r3, r3, #4
 800eb90:	440b      	add	r3, r1
 800eb92:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	689a      	ldr	r2, [r3, #8]
 800eb98:	491e      	ldr	r1, [pc, #120]	; (800ec14 <inc_lock+0x118>)
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	011b      	lsls	r3, r3, #4
 800eb9e:	440b      	add	r3, r1
 800eba0:	3304      	adds	r3, #4
 800eba2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	695a      	ldr	r2, [r3, #20]
 800eba8:	491a      	ldr	r1, [pc, #104]	; (800ec14 <inc_lock+0x118>)
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	011b      	lsls	r3, r3, #4
 800ebae:	440b      	add	r3, r1
 800ebb0:	3308      	adds	r3, #8
 800ebb2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ebb4:	4a17      	ldr	r2, [pc, #92]	; (800ec14 <inc_lock+0x118>)
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	011b      	lsls	r3, r3, #4
 800ebba:	4413      	add	r3, r2
 800ebbc:	330c      	adds	r3, #12
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ebc2:	683b      	ldr	r3, [r7, #0]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d009      	beq.n	800ebdc <inc_lock+0xe0>
 800ebc8:	4a12      	ldr	r2, [pc, #72]	; (800ec14 <inc_lock+0x118>)
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	011b      	lsls	r3, r3, #4
 800ebce:	4413      	add	r3, r2
 800ebd0:	330c      	adds	r3, #12
 800ebd2:	881b      	ldrh	r3, [r3, #0]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d001      	beq.n	800ebdc <inc_lock+0xe0>
 800ebd8:	2300      	movs	r3, #0
 800ebda:	e015      	b.n	800ec08 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d108      	bne.n	800ebf4 <inc_lock+0xf8>
 800ebe2:	4a0c      	ldr	r2, [pc, #48]	; (800ec14 <inc_lock+0x118>)
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	011b      	lsls	r3, r3, #4
 800ebe8:	4413      	add	r3, r2
 800ebea:	330c      	adds	r3, #12
 800ebec:	881b      	ldrh	r3, [r3, #0]
 800ebee:	3301      	adds	r3, #1
 800ebf0:	b29a      	uxth	r2, r3
 800ebf2:	e001      	b.n	800ebf8 <inc_lock+0xfc>
 800ebf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ebf8:	4906      	ldr	r1, [pc, #24]	; (800ec14 <inc_lock+0x118>)
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	011b      	lsls	r3, r3, #4
 800ebfe:	440b      	add	r3, r1
 800ec00:	330c      	adds	r3, #12
 800ec02:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	3301      	adds	r3, #1
}
 800ec08:	4618      	mov	r0, r3
 800ec0a:	3714      	adds	r7, #20
 800ec0c:	46bd      	mov	sp, r7
 800ec0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec12:	4770      	bx	lr
 800ec14:	200207dc 	.word	0x200207dc

0800ec18 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ec18:	b480      	push	{r7}
 800ec1a:	b085      	sub	sp, #20
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	3b01      	subs	r3, #1
 800ec24:	607b      	str	r3, [r7, #4]
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	2b01      	cmp	r3, #1
 800ec2a:	d825      	bhi.n	800ec78 <dec_lock+0x60>
		n = Files[i].ctr;
 800ec2c:	4a17      	ldr	r2, [pc, #92]	; (800ec8c <dec_lock+0x74>)
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	011b      	lsls	r3, r3, #4
 800ec32:	4413      	add	r3, r2
 800ec34:	330c      	adds	r3, #12
 800ec36:	881b      	ldrh	r3, [r3, #0]
 800ec38:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ec3a:	89fb      	ldrh	r3, [r7, #14]
 800ec3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ec40:	d101      	bne.n	800ec46 <dec_lock+0x2e>
 800ec42:	2300      	movs	r3, #0
 800ec44:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ec46:	89fb      	ldrh	r3, [r7, #14]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d002      	beq.n	800ec52 <dec_lock+0x3a>
 800ec4c:	89fb      	ldrh	r3, [r7, #14]
 800ec4e:	3b01      	subs	r3, #1
 800ec50:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ec52:	4a0e      	ldr	r2, [pc, #56]	; (800ec8c <dec_lock+0x74>)
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	011b      	lsls	r3, r3, #4
 800ec58:	4413      	add	r3, r2
 800ec5a:	330c      	adds	r3, #12
 800ec5c:	89fa      	ldrh	r2, [r7, #14]
 800ec5e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ec60:	89fb      	ldrh	r3, [r7, #14]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d105      	bne.n	800ec72 <dec_lock+0x5a>
 800ec66:	4a09      	ldr	r2, [pc, #36]	; (800ec8c <dec_lock+0x74>)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	011b      	lsls	r3, r3, #4
 800ec6c:	4413      	add	r3, r2
 800ec6e:	2200      	movs	r2, #0
 800ec70:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ec72:	2300      	movs	r3, #0
 800ec74:	737b      	strb	r3, [r7, #13]
 800ec76:	e001      	b.n	800ec7c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ec78:	2302      	movs	r3, #2
 800ec7a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ec7c:	7b7b      	ldrb	r3, [r7, #13]
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3714      	adds	r7, #20
 800ec82:	46bd      	mov	sp, r7
 800ec84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec88:	4770      	bx	lr
 800ec8a:	bf00      	nop
 800ec8c:	200207dc 	.word	0x200207dc

0800ec90 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ec90:	b480      	push	{r7}
 800ec92:	b085      	sub	sp, #20
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ec98:	2300      	movs	r3, #0
 800ec9a:	60fb      	str	r3, [r7, #12]
 800ec9c:	e010      	b.n	800ecc0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ec9e:	4a0d      	ldr	r2, [pc, #52]	; (800ecd4 <clear_lock+0x44>)
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	011b      	lsls	r3, r3, #4
 800eca4:	4413      	add	r3, r2
 800eca6:	681a      	ldr	r2, [r3, #0]
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d105      	bne.n	800ecba <clear_lock+0x2a>
 800ecae:	4a09      	ldr	r2, [pc, #36]	; (800ecd4 <clear_lock+0x44>)
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	011b      	lsls	r3, r3, #4
 800ecb4:	4413      	add	r3, r2
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	3301      	adds	r3, #1
 800ecbe:	60fb      	str	r3, [r7, #12]
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	2b01      	cmp	r3, #1
 800ecc4:	d9eb      	bls.n	800ec9e <clear_lock+0xe>
	}
}
 800ecc6:	bf00      	nop
 800ecc8:	3714      	adds	r7, #20
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr
 800ecd2:	bf00      	nop
 800ecd4:	200207dc 	.word	0x200207dc

0800ecd8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b086      	sub	sp, #24
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ece0:	2300      	movs	r3, #0
 800ece2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	78db      	ldrb	r3, [r3, #3]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d034      	beq.n	800ed56 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecf0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	7858      	ldrb	r0, [r3, #1]
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ecfc:	2301      	movs	r3, #1
 800ecfe:	697a      	ldr	r2, [r7, #20]
 800ed00:	f7ff fd40 	bl	800e784 <disk_write>
 800ed04:	4603      	mov	r3, r0
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d002      	beq.n	800ed10 <sync_window+0x38>
			res = FR_DISK_ERR;
 800ed0a:	2301      	movs	r3, #1
 800ed0c:	73fb      	strb	r3, [r7, #15]
 800ed0e:	e022      	b.n	800ed56 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2200      	movs	r2, #0
 800ed14:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed1a:	697a      	ldr	r2, [r7, #20]
 800ed1c:	1ad2      	subs	r2, r2, r3
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	69db      	ldr	r3, [r3, #28]
 800ed22:	429a      	cmp	r2, r3
 800ed24:	d217      	bcs.n	800ed56 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	789b      	ldrb	r3, [r3, #2]
 800ed2a:	613b      	str	r3, [r7, #16]
 800ed2c:	e010      	b.n	800ed50 <sync_window+0x78>
					wsect += fs->fsize;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	69db      	ldr	r3, [r3, #28]
 800ed32:	697a      	ldr	r2, [r7, #20]
 800ed34:	4413      	add	r3, r2
 800ed36:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	7858      	ldrb	r0, [r3, #1]
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ed42:	2301      	movs	r3, #1
 800ed44:	697a      	ldr	r2, [r7, #20]
 800ed46:	f7ff fd1d 	bl	800e784 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	3b01      	subs	r3, #1
 800ed4e:	613b      	str	r3, [r7, #16]
 800ed50:	693b      	ldr	r3, [r7, #16]
 800ed52:	2b01      	cmp	r3, #1
 800ed54:	d8eb      	bhi.n	800ed2e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ed56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3718      	adds	r7, #24
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	bd80      	pop	{r7, pc}

0800ed60 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b084      	sub	sp, #16
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	429a      	cmp	r2, r3
 800ed76:	d01b      	beq.n	800edb0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f7ff ffad 	bl	800ecd8 <sync_window>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ed82:	7bfb      	ldrb	r3, [r7, #15]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d113      	bne.n	800edb0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	7858      	ldrb	r0, [r3, #1]
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ed92:	2301      	movs	r3, #1
 800ed94:	683a      	ldr	r2, [r7, #0]
 800ed96:	f7ff fcd5 	bl	800e744 <disk_read>
 800ed9a:	4603      	mov	r3, r0
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d004      	beq.n	800edaa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800eda0:	f04f 33ff 	mov.w	r3, #4294967295
 800eda4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800eda6:	2301      	movs	r3, #1
 800eda8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	683a      	ldr	r2, [r7, #0]
 800edae:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800edb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800edb2:	4618      	mov	r0, r3
 800edb4:	3710      	adds	r7, #16
 800edb6:	46bd      	mov	sp, r7
 800edb8:	bd80      	pop	{r7, pc}
	...

0800edbc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b084      	sub	sp, #16
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800edc4:	6878      	ldr	r0, [r7, #4]
 800edc6:	f7ff ff87 	bl	800ecd8 <sync_window>
 800edca:	4603      	mov	r3, r0
 800edcc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800edce:	7bfb      	ldrb	r3, [r7, #15]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d158      	bne.n	800ee86 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	781b      	ldrb	r3, [r3, #0]
 800edd8:	2b03      	cmp	r3, #3
 800edda:	d148      	bne.n	800ee6e <sync_fs+0xb2>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	791b      	ldrb	r3, [r3, #4]
 800ede0:	2b01      	cmp	r3, #1
 800ede2:	d144      	bne.n	800ee6e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	3334      	adds	r3, #52	; 0x34
 800ede8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800edec:	2100      	movs	r1, #0
 800edee:	4618      	mov	r0, r3
 800edf0:	f7ff fda9 	bl	800e946 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	3334      	adds	r3, #52	; 0x34
 800edf8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800edfc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ee00:	4618      	mov	r0, r3
 800ee02:	f7ff fd38 	bl	800e876 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	3334      	adds	r3, #52	; 0x34
 800ee0a:	4921      	ldr	r1, [pc, #132]	; (800ee90 <sync_fs+0xd4>)
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7ff fd4d 	bl	800e8ac <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	3334      	adds	r3, #52	; 0x34
 800ee16:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ee1a:	491e      	ldr	r1, [pc, #120]	; (800ee94 <sync_fs+0xd8>)
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f7ff fd45 	bl	800e8ac <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	3334      	adds	r3, #52	; 0x34
 800ee26:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	695b      	ldr	r3, [r3, #20]
 800ee2e:	4619      	mov	r1, r3
 800ee30:	4610      	mov	r0, r2
 800ee32:	f7ff fd3b 	bl	800e8ac <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	3334      	adds	r3, #52	; 0x34
 800ee3a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	691b      	ldr	r3, [r3, #16]
 800ee42:	4619      	mov	r1, r3
 800ee44:	4610      	mov	r0, r2
 800ee46:	f7ff fd31 	bl	800e8ac <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	6a1b      	ldr	r3, [r3, #32]
 800ee4e:	1c5a      	adds	r2, r3, #1
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	7858      	ldrb	r0, [r3, #1]
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ee62:	2301      	movs	r3, #1
 800ee64:	f7ff fc8e 	bl	800e784 <disk_write>
			fs->fsi_flag = 0;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2200      	movs	r2, #0
 800ee6c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	785b      	ldrb	r3, [r3, #1]
 800ee72:	2200      	movs	r2, #0
 800ee74:	2100      	movs	r1, #0
 800ee76:	4618      	mov	r0, r3
 800ee78:	f7ff fca4 	bl	800e7c4 <disk_ioctl>
 800ee7c:	4603      	mov	r3, r0
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d001      	beq.n	800ee86 <sync_fs+0xca>
 800ee82:	2301      	movs	r3, #1
 800ee84:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ee86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3710      	adds	r7, #16
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}
 800ee90:	41615252 	.word	0x41615252
 800ee94:	61417272 	.word	0x61417272

0800ee98 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ee98:	b480      	push	{r7}
 800ee9a:	b083      	sub	sp, #12
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	6078      	str	r0, [r7, #4]
 800eea0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800eea2:	683b      	ldr	r3, [r7, #0]
 800eea4:	3b02      	subs	r3, #2
 800eea6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	699b      	ldr	r3, [r3, #24]
 800eeac:	1e9a      	subs	r2, r3, #2
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d801      	bhi.n	800eeb8 <clust2sect+0x20>
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	e008      	b.n	800eeca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	895b      	ldrh	r3, [r3, #10]
 800eebc:	461a      	mov	r2, r3
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	fb03 f202 	mul.w	r2, r3, r2
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eec8:	4413      	add	r3, r2
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	370c      	adds	r7, #12
 800eece:	46bd      	mov	sp, r7
 800eed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed4:	4770      	bx	lr

0800eed6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800eed6:	b580      	push	{r7, lr}
 800eed8:	b086      	sub	sp, #24
 800eeda:	af00      	add	r7, sp, #0
 800eedc:	6078      	str	r0, [r7, #4]
 800eede:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	2b01      	cmp	r3, #1
 800eeea:	d904      	bls.n	800eef6 <get_fat+0x20>
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	699a      	ldr	r2, [r3, #24]
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d802      	bhi.n	800eefc <get_fat+0x26>
		val = 1;	/* Internal error */
 800eef6:	2301      	movs	r3, #1
 800eef8:	617b      	str	r3, [r7, #20]
 800eefa:	e08c      	b.n	800f016 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800eefc:	f04f 33ff 	mov.w	r3, #4294967295
 800ef00:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800ef02:	693b      	ldr	r3, [r7, #16]
 800ef04:	781b      	ldrb	r3, [r3, #0]
 800ef06:	2b02      	cmp	r3, #2
 800ef08:	d045      	beq.n	800ef96 <get_fat+0xc0>
 800ef0a:	2b03      	cmp	r3, #3
 800ef0c:	d05d      	beq.n	800efca <get_fat+0xf4>
 800ef0e:	2b01      	cmp	r3, #1
 800ef10:	d177      	bne.n	800f002 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	60fb      	str	r3, [r7, #12]
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	085b      	lsrs	r3, r3, #1
 800ef1a:	68fa      	ldr	r2, [r7, #12]
 800ef1c:	4413      	add	r3, r2
 800ef1e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ef20:	693b      	ldr	r3, [r7, #16]
 800ef22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	0a5b      	lsrs	r3, r3, #9
 800ef28:	4413      	add	r3, r2
 800ef2a:	4619      	mov	r1, r3
 800ef2c:	6938      	ldr	r0, [r7, #16]
 800ef2e:	f7ff ff17 	bl	800ed60 <move_window>
 800ef32:	4603      	mov	r3, r0
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d167      	bne.n	800f008 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	1c5a      	adds	r2, r3, #1
 800ef3c:	60fa      	str	r2, [r7, #12]
 800ef3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef42:	693a      	ldr	r2, [r7, #16]
 800ef44:	4413      	add	r3, r2
 800ef46:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ef4a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ef4c:	693b      	ldr	r3, [r7, #16]
 800ef4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	0a5b      	lsrs	r3, r3, #9
 800ef54:	4413      	add	r3, r2
 800ef56:	4619      	mov	r1, r3
 800ef58:	6938      	ldr	r0, [r7, #16]
 800ef5a:	f7ff ff01 	bl	800ed60 <move_window>
 800ef5e:	4603      	mov	r3, r0
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d153      	bne.n	800f00c <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef6a:	693a      	ldr	r2, [r7, #16]
 800ef6c:	4413      	add	r3, r2
 800ef6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ef72:	021b      	lsls	r3, r3, #8
 800ef74:	461a      	mov	r2, r3
 800ef76:	68bb      	ldr	r3, [r7, #8]
 800ef78:	4313      	orrs	r3, r2
 800ef7a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	f003 0301 	and.w	r3, r3, #1
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d002      	beq.n	800ef8c <get_fat+0xb6>
 800ef86:	68bb      	ldr	r3, [r7, #8]
 800ef88:	091b      	lsrs	r3, r3, #4
 800ef8a:	e002      	b.n	800ef92 <get_fat+0xbc>
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ef92:	617b      	str	r3, [r7, #20]
			break;
 800ef94:	e03f      	b.n	800f016 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ef96:	693b      	ldr	r3, [r7, #16]
 800ef98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	0a1b      	lsrs	r3, r3, #8
 800ef9e:	4413      	add	r3, r2
 800efa0:	4619      	mov	r1, r3
 800efa2:	6938      	ldr	r0, [r7, #16]
 800efa4:	f7ff fedc 	bl	800ed60 <move_window>
 800efa8:	4603      	mov	r3, r0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d130      	bne.n	800f010 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800efae:	693b      	ldr	r3, [r7, #16]
 800efb0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	005b      	lsls	r3, r3, #1
 800efb8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800efbc:	4413      	add	r3, r2
 800efbe:	4618      	mov	r0, r3
 800efc0:	f7ff fc1e 	bl	800e800 <ld_word>
 800efc4:	4603      	mov	r3, r0
 800efc6:	617b      	str	r3, [r7, #20]
			break;
 800efc8:	e025      	b.n	800f016 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800efce:	683b      	ldr	r3, [r7, #0]
 800efd0:	09db      	lsrs	r3, r3, #7
 800efd2:	4413      	add	r3, r2
 800efd4:	4619      	mov	r1, r3
 800efd6:	6938      	ldr	r0, [r7, #16]
 800efd8:	f7ff fec2 	bl	800ed60 <move_window>
 800efdc:	4603      	mov	r3, r0
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d118      	bne.n	800f014 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	009b      	lsls	r3, r3, #2
 800efec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800eff0:	4413      	add	r3, r2
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7ff fc1c 	bl	800e830 <ld_dword>
 800eff8:	4603      	mov	r3, r0
 800effa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800effe:	617b      	str	r3, [r7, #20]
			break;
 800f000:	e009      	b.n	800f016 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f002:	2301      	movs	r3, #1
 800f004:	617b      	str	r3, [r7, #20]
 800f006:	e006      	b.n	800f016 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f008:	bf00      	nop
 800f00a:	e004      	b.n	800f016 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f00c:	bf00      	nop
 800f00e:	e002      	b.n	800f016 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f010:	bf00      	nop
 800f012:	e000      	b.n	800f016 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f014:	bf00      	nop
		}
	}

	return val;
 800f016:	697b      	ldr	r3, [r7, #20]
}
 800f018:	4618      	mov	r0, r3
 800f01a:	3718      	adds	r7, #24
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd80      	pop	{r7, pc}

0800f020 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f020:	b590      	push	{r4, r7, lr}
 800f022:	b089      	sub	sp, #36	; 0x24
 800f024:	af00      	add	r7, sp, #0
 800f026:	60f8      	str	r0, [r7, #12]
 800f028:	60b9      	str	r1, [r7, #8]
 800f02a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f02c:	2302      	movs	r3, #2
 800f02e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	2b01      	cmp	r3, #1
 800f034:	f240 80d6 	bls.w	800f1e4 <put_fat+0x1c4>
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	699a      	ldr	r2, [r3, #24]
 800f03c:	68bb      	ldr	r3, [r7, #8]
 800f03e:	429a      	cmp	r2, r3
 800f040:	f240 80d0 	bls.w	800f1e4 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	781b      	ldrb	r3, [r3, #0]
 800f048:	2b02      	cmp	r3, #2
 800f04a:	d073      	beq.n	800f134 <put_fat+0x114>
 800f04c:	2b03      	cmp	r3, #3
 800f04e:	f000 8091 	beq.w	800f174 <put_fat+0x154>
 800f052:	2b01      	cmp	r3, #1
 800f054:	f040 80c6 	bne.w	800f1e4 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f058:	68bb      	ldr	r3, [r7, #8]
 800f05a:	61bb      	str	r3, [r7, #24]
 800f05c:	69bb      	ldr	r3, [r7, #24]
 800f05e:	085b      	lsrs	r3, r3, #1
 800f060:	69ba      	ldr	r2, [r7, #24]
 800f062:	4413      	add	r3, r2
 800f064:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f06a:	69bb      	ldr	r3, [r7, #24]
 800f06c:	0a5b      	lsrs	r3, r3, #9
 800f06e:	4413      	add	r3, r2
 800f070:	4619      	mov	r1, r3
 800f072:	68f8      	ldr	r0, [r7, #12]
 800f074:	f7ff fe74 	bl	800ed60 <move_window>
 800f078:	4603      	mov	r3, r0
 800f07a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f07c:	7ffb      	ldrb	r3, [r7, #31]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	f040 80a9 	bne.w	800f1d6 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f08a:	69bb      	ldr	r3, [r7, #24]
 800f08c:	1c59      	adds	r1, r3, #1
 800f08e:	61b9      	str	r1, [r7, #24]
 800f090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f094:	4413      	add	r3, r2
 800f096:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f098:	68bb      	ldr	r3, [r7, #8]
 800f09a:	f003 0301 	and.w	r3, r3, #1
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d00d      	beq.n	800f0be <put_fat+0x9e>
 800f0a2:	697b      	ldr	r3, [r7, #20]
 800f0a4:	781b      	ldrb	r3, [r3, #0]
 800f0a6:	b25b      	sxtb	r3, r3
 800f0a8:	f003 030f 	and.w	r3, r3, #15
 800f0ac:	b25a      	sxtb	r2, r3
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	b2db      	uxtb	r3, r3
 800f0b2:	011b      	lsls	r3, r3, #4
 800f0b4:	b25b      	sxtb	r3, r3
 800f0b6:	4313      	orrs	r3, r2
 800f0b8:	b25b      	sxtb	r3, r3
 800f0ba:	b2db      	uxtb	r3, r3
 800f0bc:	e001      	b.n	800f0c2 <put_fat+0xa2>
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	b2db      	uxtb	r3, r3
 800f0c2:	697a      	ldr	r2, [r7, #20]
 800f0c4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	2201      	movs	r2, #1
 800f0ca:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f0d0:	69bb      	ldr	r3, [r7, #24]
 800f0d2:	0a5b      	lsrs	r3, r3, #9
 800f0d4:	4413      	add	r3, r2
 800f0d6:	4619      	mov	r1, r3
 800f0d8:	68f8      	ldr	r0, [r7, #12]
 800f0da:	f7ff fe41 	bl	800ed60 <move_window>
 800f0de:	4603      	mov	r3, r0
 800f0e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f0e2:	7ffb      	ldrb	r3, [r7, #31]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d178      	bne.n	800f1da <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f0ee:	69bb      	ldr	r3, [r7, #24]
 800f0f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f0f4:	4413      	add	r3, r2
 800f0f6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	f003 0301 	and.w	r3, r3, #1
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d003      	beq.n	800f10a <put_fat+0xea>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	091b      	lsrs	r3, r3, #4
 800f106:	b2db      	uxtb	r3, r3
 800f108:	e00e      	b.n	800f128 <put_fat+0x108>
 800f10a:	697b      	ldr	r3, [r7, #20]
 800f10c:	781b      	ldrb	r3, [r3, #0]
 800f10e:	b25b      	sxtb	r3, r3
 800f110:	f023 030f 	bic.w	r3, r3, #15
 800f114:	b25a      	sxtb	r2, r3
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	0a1b      	lsrs	r3, r3, #8
 800f11a:	b25b      	sxtb	r3, r3
 800f11c:	f003 030f 	and.w	r3, r3, #15
 800f120:	b25b      	sxtb	r3, r3
 800f122:	4313      	orrs	r3, r2
 800f124:	b25b      	sxtb	r3, r3
 800f126:	b2db      	uxtb	r3, r3
 800f128:	697a      	ldr	r2, [r7, #20]
 800f12a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	2201      	movs	r2, #1
 800f130:	70da      	strb	r2, [r3, #3]
			break;
 800f132:	e057      	b.n	800f1e4 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	0a1b      	lsrs	r3, r3, #8
 800f13c:	4413      	add	r3, r2
 800f13e:	4619      	mov	r1, r3
 800f140:	68f8      	ldr	r0, [r7, #12]
 800f142:	f7ff fe0d 	bl	800ed60 <move_window>
 800f146:	4603      	mov	r3, r0
 800f148:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f14a:	7ffb      	ldrb	r3, [r7, #31]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d146      	bne.n	800f1de <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	005b      	lsls	r3, r3, #1
 800f15a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f15e:	4413      	add	r3, r2
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	b292      	uxth	r2, r2
 800f164:	4611      	mov	r1, r2
 800f166:	4618      	mov	r0, r3
 800f168:	f7ff fb85 	bl	800e876 <st_word>
			fs->wflag = 1;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	2201      	movs	r2, #1
 800f170:	70da      	strb	r2, [r3, #3]
			break;
 800f172:	e037      	b.n	800f1e4 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	09db      	lsrs	r3, r3, #7
 800f17c:	4413      	add	r3, r2
 800f17e:	4619      	mov	r1, r3
 800f180:	68f8      	ldr	r0, [r7, #12]
 800f182:	f7ff fded 	bl	800ed60 <move_window>
 800f186:	4603      	mov	r3, r0
 800f188:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f18a:	7ffb      	ldrb	r3, [r7, #31]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d128      	bne.n	800f1e2 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f19c:	68bb      	ldr	r3, [r7, #8]
 800f19e:	009b      	lsls	r3, r3, #2
 800f1a0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f1a4:	4413      	add	r3, r2
 800f1a6:	4618      	mov	r0, r3
 800f1a8:	f7ff fb42 	bl	800e830 <ld_dword>
 800f1ac:	4603      	mov	r3, r0
 800f1ae:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f1b2:	4323      	orrs	r3, r4
 800f1b4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f1bc:	68bb      	ldr	r3, [r7, #8]
 800f1be:	009b      	lsls	r3, r3, #2
 800f1c0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f1c4:	4413      	add	r3, r2
 800f1c6:	6879      	ldr	r1, [r7, #4]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f7ff fb6f 	bl	800e8ac <st_dword>
			fs->wflag = 1;
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	2201      	movs	r2, #1
 800f1d2:	70da      	strb	r2, [r3, #3]
			break;
 800f1d4:	e006      	b.n	800f1e4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800f1d6:	bf00      	nop
 800f1d8:	e004      	b.n	800f1e4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800f1da:	bf00      	nop
 800f1dc:	e002      	b.n	800f1e4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800f1de:	bf00      	nop
 800f1e0:	e000      	b.n	800f1e4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800f1e2:	bf00      	nop
		}
	}
	return res;
 800f1e4:	7ffb      	ldrb	r3, [r7, #31]
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	3724      	adds	r7, #36	; 0x24
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	bd90      	pop	{r4, r7, pc}

0800f1ee <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800f1ee:	b580      	push	{r7, lr}
 800f1f0:	b088      	sub	sp, #32
 800f1f2:	af00      	add	r7, sp, #0
 800f1f4:	60f8      	str	r0, [r7, #12]
 800f1f6:	60b9      	str	r1, [r7, #8]
 800f1f8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	2b01      	cmp	r3, #1
 800f208:	d904      	bls.n	800f214 <remove_chain+0x26>
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	699a      	ldr	r2, [r3, #24]
 800f20e:	68bb      	ldr	r3, [r7, #8]
 800f210:	429a      	cmp	r2, r3
 800f212:	d801      	bhi.n	800f218 <remove_chain+0x2a>
 800f214:	2302      	movs	r3, #2
 800f216:	e04b      	b.n	800f2b0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d00c      	beq.n	800f238 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800f21e:	f04f 32ff 	mov.w	r2, #4294967295
 800f222:	6879      	ldr	r1, [r7, #4]
 800f224:	69b8      	ldr	r0, [r7, #24]
 800f226:	f7ff fefb 	bl	800f020 <put_fat>
 800f22a:	4603      	mov	r3, r0
 800f22c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800f22e:	7ffb      	ldrb	r3, [r7, #31]
 800f230:	2b00      	cmp	r3, #0
 800f232:	d001      	beq.n	800f238 <remove_chain+0x4a>
 800f234:	7ffb      	ldrb	r3, [r7, #31]
 800f236:	e03b      	b.n	800f2b0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800f238:	68b9      	ldr	r1, [r7, #8]
 800f23a:	68f8      	ldr	r0, [r7, #12]
 800f23c:	f7ff fe4b 	bl	800eed6 <get_fat>
 800f240:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800f242:	697b      	ldr	r3, [r7, #20]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d031      	beq.n	800f2ac <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	2b01      	cmp	r3, #1
 800f24c:	d101      	bne.n	800f252 <remove_chain+0x64>
 800f24e:	2302      	movs	r3, #2
 800f250:	e02e      	b.n	800f2b0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f258:	d101      	bne.n	800f25e <remove_chain+0x70>
 800f25a:	2301      	movs	r3, #1
 800f25c:	e028      	b.n	800f2b0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800f25e:	2200      	movs	r2, #0
 800f260:	68b9      	ldr	r1, [r7, #8]
 800f262:	69b8      	ldr	r0, [r7, #24]
 800f264:	f7ff fedc 	bl	800f020 <put_fat>
 800f268:	4603      	mov	r3, r0
 800f26a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800f26c:	7ffb      	ldrb	r3, [r7, #31]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d001      	beq.n	800f276 <remove_chain+0x88>
 800f272:	7ffb      	ldrb	r3, [r7, #31]
 800f274:	e01c      	b.n	800f2b0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800f276:	69bb      	ldr	r3, [r7, #24]
 800f278:	695a      	ldr	r2, [r3, #20]
 800f27a:	69bb      	ldr	r3, [r7, #24]
 800f27c:	699b      	ldr	r3, [r3, #24]
 800f27e:	3b02      	subs	r3, #2
 800f280:	429a      	cmp	r2, r3
 800f282:	d20b      	bcs.n	800f29c <remove_chain+0xae>
			fs->free_clst++;
 800f284:	69bb      	ldr	r3, [r7, #24]
 800f286:	695b      	ldr	r3, [r3, #20]
 800f288:	1c5a      	adds	r2, r3, #1
 800f28a:	69bb      	ldr	r3, [r7, #24]
 800f28c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800f28e:	69bb      	ldr	r3, [r7, #24]
 800f290:	791b      	ldrb	r3, [r3, #4]
 800f292:	f043 0301 	orr.w	r3, r3, #1
 800f296:	b2da      	uxtb	r2, r3
 800f298:	69bb      	ldr	r3, [r7, #24]
 800f29a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800f29c:	697b      	ldr	r3, [r7, #20]
 800f29e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800f2a0:	69bb      	ldr	r3, [r7, #24]
 800f2a2:	699a      	ldr	r2, [r3, #24]
 800f2a4:	68bb      	ldr	r3, [r7, #8]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d8c6      	bhi.n	800f238 <remove_chain+0x4a>
 800f2aa:	e000      	b.n	800f2ae <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800f2ac:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800f2ae:	2300      	movs	r3, #0
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	3720      	adds	r7, #32
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	bd80      	pop	{r7, pc}

0800f2b8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800f2b8:	b580      	push	{r7, lr}
 800f2ba:	b088      	sub	sp, #32
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
 800f2c0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d10d      	bne.n	800f2ea <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800f2ce:	693b      	ldr	r3, [r7, #16]
 800f2d0:	691b      	ldr	r3, [r3, #16]
 800f2d2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800f2d4:	69bb      	ldr	r3, [r7, #24]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d004      	beq.n	800f2e4 <create_chain+0x2c>
 800f2da:	693b      	ldr	r3, [r7, #16]
 800f2dc:	699a      	ldr	r2, [r3, #24]
 800f2de:	69bb      	ldr	r3, [r7, #24]
 800f2e0:	429a      	cmp	r2, r3
 800f2e2:	d81b      	bhi.n	800f31c <create_chain+0x64>
 800f2e4:	2301      	movs	r3, #1
 800f2e6:	61bb      	str	r3, [r7, #24]
 800f2e8:	e018      	b.n	800f31c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800f2ea:	6839      	ldr	r1, [r7, #0]
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f7ff fdf2 	bl	800eed6 <get_fat>
 800f2f2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	2b01      	cmp	r3, #1
 800f2f8:	d801      	bhi.n	800f2fe <create_chain+0x46>
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	e070      	b.n	800f3e0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f304:	d101      	bne.n	800f30a <create_chain+0x52>
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	e06a      	b.n	800f3e0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f30a:	693b      	ldr	r3, [r7, #16]
 800f30c:	699a      	ldr	r2, [r3, #24]
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	429a      	cmp	r2, r3
 800f312:	d901      	bls.n	800f318 <create_chain+0x60>
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	e063      	b.n	800f3e0 <create_chain+0x128>
		scl = clst;
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800f31c:	69bb      	ldr	r3, [r7, #24]
 800f31e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800f320:	69fb      	ldr	r3, [r7, #28]
 800f322:	3301      	adds	r3, #1
 800f324:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800f326:	693b      	ldr	r3, [r7, #16]
 800f328:	699a      	ldr	r2, [r3, #24]
 800f32a:	69fb      	ldr	r3, [r7, #28]
 800f32c:	429a      	cmp	r2, r3
 800f32e:	d807      	bhi.n	800f340 <create_chain+0x88>
				ncl = 2;
 800f330:	2302      	movs	r3, #2
 800f332:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800f334:	69fa      	ldr	r2, [r7, #28]
 800f336:	69bb      	ldr	r3, [r7, #24]
 800f338:	429a      	cmp	r2, r3
 800f33a:	d901      	bls.n	800f340 <create_chain+0x88>
 800f33c:	2300      	movs	r3, #0
 800f33e:	e04f      	b.n	800f3e0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800f340:	69f9      	ldr	r1, [r7, #28]
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f7ff fdc7 	bl	800eed6 <get_fat>
 800f348:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d00e      	beq.n	800f36e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	2b01      	cmp	r3, #1
 800f354:	d003      	beq.n	800f35e <create_chain+0xa6>
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f35c:	d101      	bne.n	800f362 <create_chain+0xaa>
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	e03e      	b.n	800f3e0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800f362:	69fa      	ldr	r2, [r7, #28]
 800f364:	69bb      	ldr	r3, [r7, #24]
 800f366:	429a      	cmp	r2, r3
 800f368:	d1da      	bne.n	800f320 <create_chain+0x68>
 800f36a:	2300      	movs	r3, #0
 800f36c:	e038      	b.n	800f3e0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800f36e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800f370:	f04f 32ff 	mov.w	r2, #4294967295
 800f374:	69f9      	ldr	r1, [r7, #28]
 800f376:	6938      	ldr	r0, [r7, #16]
 800f378:	f7ff fe52 	bl	800f020 <put_fat>
 800f37c:	4603      	mov	r3, r0
 800f37e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800f380:	7dfb      	ldrb	r3, [r7, #23]
 800f382:	2b00      	cmp	r3, #0
 800f384:	d109      	bne.n	800f39a <create_chain+0xe2>
 800f386:	683b      	ldr	r3, [r7, #0]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d006      	beq.n	800f39a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800f38c:	69fa      	ldr	r2, [r7, #28]
 800f38e:	6839      	ldr	r1, [r7, #0]
 800f390:	6938      	ldr	r0, [r7, #16]
 800f392:	f7ff fe45 	bl	800f020 <put_fat>
 800f396:	4603      	mov	r3, r0
 800f398:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800f39a:	7dfb      	ldrb	r3, [r7, #23]
 800f39c:	2b00      	cmp	r3, #0
 800f39e:	d116      	bne.n	800f3ce <create_chain+0x116>
		fs->last_clst = ncl;
 800f3a0:	693b      	ldr	r3, [r7, #16]
 800f3a2:	69fa      	ldr	r2, [r7, #28]
 800f3a4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	695a      	ldr	r2, [r3, #20]
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	699b      	ldr	r3, [r3, #24]
 800f3ae:	3b02      	subs	r3, #2
 800f3b0:	429a      	cmp	r2, r3
 800f3b2:	d804      	bhi.n	800f3be <create_chain+0x106>
 800f3b4:	693b      	ldr	r3, [r7, #16]
 800f3b6:	695b      	ldr	r3, [r3, #20]
 800f3b8:	1e5a      	subs	r2, r3, #1
 800f3ba:	693b      	ldr	r3, [r7, #16]
 800f3bc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	791b      	ldrb	r3, [r3, #4]
 800f3c2:	f043 0301 	orr.w	r3, r3, #1
 800f3c6:	b2da      	uxtb	r2, r3
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	711a      	strb	r2, [r3, #4]
 800f3cc:	e007      	b.n	800f3de <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800f3ce:	7dfb      	ldrb	r3, [r7, #23]
 800f3d0:	2b01      	cmp	r3, #1
 800f3d2:	d102      	bne.n	800f3da <create_chain+0x122>
 800f3d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f3d8:	e000      	b.n	800f3dc <create_chain+0x124>
 800f3da:	2301      	movs	r3, #1
 800f3dc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800f3de:	69fb      	ldr	r3, [r7, #28]
}
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	3720      	adds	r7, #32
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	bd80      	pop	{r7, pc}

0800f3e8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800f3e8:	b480      	push	{r7}
 800f3ea:	b087      	sub	sp, #28
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
 800f3f0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3fc:	3304      	adds	r3, #4
 800f3fe:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800f400:	683b      	ldr	r3, [r7, #0]
 800f402:	0a5b      	lsrs	r3, r3, #9
 800f404:	68fa      	ldr	r2, [r7, #12]
 800f406:	8952      	ldrh	r2, [r2, #10]
 800f408:	fbb3 f3f2 	udiv	r3, r3, r2
 800f40c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f40e:	693b      	ldr	r3, [r7, #16]
 800f410:	1d1a      	adds	r2, r3, #4
 800f412:	613a      	str	r2, [r7, #16]
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800f418:	68bb      	ldr	r3, [r7, #8]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d101      	bne.n	800f422 <clmt_clust+0x3a>
 800f41e:	2300      	movs	r3, #0
 800f420:	e010      	b.n	800f444 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800f422:	697a      	ldr	r2, [r7, #20]
 800f424:	68bb      	ldr	r3, [r7, #8]
 800f426:	429a      	cmp	r2, r3
 800f428:	d307      	bcc.n	800f43a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800f42a:	697a      	ldr	r2, [r7, #20]
 800f42c:	68bb      	ldr	r3, [r7, #8]
 800f42e:	1ad3      	subs	r3, r2, r3
 800f430:	617b      	str	r3, [r7, #20]
 800f432:	693b      	ldr	r3, [r7, #16]
 800f434:	3304      	adds	r3, #4
 800f436:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f438:	e7e9      	b.n	800f40e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800f43a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f43c:	693b      	ldr	r3, [r7, #16]
 800f43e:	681a      	ldr	r2, [r3, #0]
 800f440:	697b      	ldr	r3, [r7, #20]
 800f442:	4413      	add	r3, r2
}
 800f444:	4618      	mov	r0, r3
 800f446:	371c      	adds	r7, #28
 800f448:	46bd      	mov	sp, r7
 800f44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44e:	4770      	bx	lr

0800f450 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b086      	sub	sp, #24
 800f454:	af00      	add	r7, sp, #0
 800f456:	6078      	str	r0, [r7, #4]
 800f458:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f466:	d204      	bcs.n	800f472 <dir_sdi+0x22>
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	f003 031f 	and.w	r3, r3, #31
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d001      	beq.n	800f476 <dir_sdi+0x26>
		return FR_INT_ERR;
 800f472:	2302      	movs	r3, #2
 800f474:	e063      	b.n	800f53e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	683a      	ldr	r2, [r7, #0]
 800f47a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	689b      	ldr	r3, [r3, #8]
 800f480:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800f482:	697b      	ldr	r3, [r7, #20]
 800f484:	2b00      	cmp	r3, #0
 800f486:	d106      	bne.n	800f496 <dir_sdi+0x46>
 800f488:	693b      	ldr	r3, [r7, #16]
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	2b02      	cmp	r3, #2
 800f48e:	d902      	bls.n	800f496 <dir_sdi+0x46>
		clst = fs->dirbase;
 800f490:	693b      	ldr	r3, [r7, #16]
 800f492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f494:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10c      	bne.n	800f4b6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800f49c:	683b      	ldr	r3, [r7, #0]
 800f49e:	095b      	lsrs	r3, r3, #5
 800f4a0:	693a      	ldr	r2, [r7, #16]
 800f4a2:	8912      	ldrh	r2, [r2, #8]
 800f4a4:	4293      	cmp	r3, r2
 800f4a6:	d301      	bcc.n	800f4ac <dir_sdi+0x5c>
 800f4a8:	2302      	movs	r3, #2
 800f4aa:	e048      	b.n	800f53e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800f4ac:	693b      	ldr	r3, [r7, #16]
 800f4ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	61da      	str	r2, [r3, #28]
 800f4b4:	e029      	b.n	800f50a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800f4b6:	693b      	ldr	r3, [r7, #16]
 800f4b8:	895b      	ldrh	r3, [r3, #10]
 800f4ba:	025b      	lsls	r3, r3, #9
 800f4bc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f4be:	e019      	b.n	800f4f4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	6979      	ldr	r1, [r7, #20]
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7ff fd06 	bl	800eed6 <get_fat>
 800f4ca:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f4cc:	697b      	ldr	r3, [r7, #20]
 800f4ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4d2:	d101      	bne.n	800f4d8 <dir_sdi+0x88>
 800f4d4:	2301      	movs	r3, #1
 800f4d6:	e032      	b.n	800f53e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800f4d8:	697b      	ldr	r3, [r7, #20]
 800f4da:	2b01      	cmp	r3, #1
 800f4dc:	d904      	bls.n	800f4e8 <dir_sdi+0x98>
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	699a      	ldr	r2, [r3, #24]
 800f4e2:	697b      	ldr	r3, [r7, #20]
 800f4e4:	429a      	cmp	r2, r3
 800f4e6:	d801      	bhi.n	800f4ec <dir_sdi+0x9c>
 800f4e8:	2302      	movs	r3, #2
 800f4ea:	e028      	b.n	800f53e <dir_sdi+0xee>
			ofs -= csz;
 800f4ec:	683a      	ldr	r2, [r7, #0]
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	1ad3      	subs	r3, r2, r3
 800f4f2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800f4f4:	683a      	ldr	r2, [r7, #0]
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d2e1      	bcs.n	800f4c0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800f4fc:	6979      	ldr	r1, [r7, #20]
 800f4fe:	6938      	ldr	r0, [r7, #16]
 800f500:	f7ff fcca 	bl	800ee98 <clust2sect>
 800f504:	4602      	mov	r2, r0
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	697a      	ldr	r2, [r7, #20]
 800f50e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	69db      	ldr	r3, [r3, #28]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d101      	bne.n	800f51c <dir_sdi+0xcc>
 800f518:	2302      	movs	r3, #2
 800f51a:	e010      	b.n	800f53e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	69da      	ldr	r2, [r3, #28]
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	0a5b      	lsrs	r3, r3, #9
 800f524:	441a      	add	r2, r3
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800f52a:	693b      	ldr	r3, [r7, #16]
 800f52c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f536:	441a      	add	r2, r3
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3718      	adds	r7, #24
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}

0800f546 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f546:	b580      	push	{r7, lr}
 800f548:	b086      	sub	sp, #24
 800f54a:	af00      	add	r7, sp, #0
 800f54c:	6078      	str	r0, [r7, #4]
 800f54e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	695b      	ldr	r3, [r3, #20]
 800f55a:	3320      	adds	r3, #32
 800f55c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	69db      	ldr	r3, [r3, #28]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d003      	beq.n	800f56e <dir_next+0x28>
 800f566:	68bb      	ldr	r3, [r7, #8]
 800f568:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f56c:	d301      	bcc.n	800f572 <dir_next+0x2c>
 800f56e:	2304      	movs	r3, #4
 800f570:	e0aa      	b.n	800f6c8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800f572:	68bb      	ldr	r3, [r7, #8]
 800f574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f578:	2b00      	cmp	r3, #0
 800f57a:	f040 8098 	bne.w	800f6ae <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	69db      	ldr	r3, [r3, #28]
 800f582:	1c5a      	adds	r2, r3, #1
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	699b      	ldr	r3, [r3, #24]
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d10b      	bne.n	800f5a8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	095b      	lsrs	r3, r3, #5
 800f594:	68fa      	ldr	r2, [r7, #12]
 800f596:	8912      	ldrh	r2, [r2, #8]
 800f598:	4293      	cmp	r3, r2
 800f59a:	f0c0 8088 	bcc.w	800f6ae <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	2200      	movs	r2, #0
 800f5a2:	61da      	str	r2, [r3, #28]
 800f5a4:	2304      	movs	r3, #4
 800f5a6:	e08f      	b.n	800f6c8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800f5a8:	68bb      	ldr	r3, [r7, #8]
 800f5aa:	0a5b      	lsrs	r3, r3, #9
 800f5ac:	68fa      	ldr	r2, [r7, #12]
 800f5ae:	8952      	ldrh	r2, [r2, #10]
 800f5b0:	3a01      	subs	r2, #1
 800f5b2:	4013      	ands	r3, r2
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d17a      	bne.n	800f6ae <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800f5b8:	687a      	ldr	r2, [r7, #4]
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	699b      	ldr	r3, [r3, #24]
 800f5be:	4619      	mov	r1, r3
 800f5c0:	4610      	mov	r0, r2
 800f5c2:	f7ff fc88 	bl	800eed6 <get_fat>
 800f5c6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	d801      	bhi.n	800f5d2 <dir_next+0x8c>
 800f5ce:	2302      	movs	r3, #2
 800f5d0:	e07a      	b.n	800f6c8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800f5d2:	697b      	ldr	r3, [r7, #20]
 800f5d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5d8:	d101      	bne.n	800f5de <dir_next+0x98>
 800f5da:	2301      	movs	r3, #1
 800f5dc:	e074      	b.n	800f6c8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	699a      	ldr	r2, [r3, #24]
 800f5e2:	697b      	ldr	r3, [r7, #20]
 800f5e4:	429a      	cmp	r2, r3
 800f5e6:	d858      	bhi.n	800f69a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d104      	bne.n	800f5f8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	61da      	str	r2, [r3, #28]
 800f5f4:	2304      	movs	r3, #4
 800f5f6:	e067      	b.n	800f6c8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800f5f8:	687a      	ldr	r2, [r7, #4]
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	699b      	ldr	r3, [r3, #24]
 800f5fe:	4619      	mov	r1, r3
 800f600:	4610      	mov	r0, r2
 800f602:	f7ff fe59 	bl	800f2b8 <create_chain>
 800f606:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f608:	697b      	ldr	r3, [r7, #20]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d101      	bne.n	800f612 <dir_next+0xcc>
 800f60e:	2307      	movs	r3, #7
 800f610:	e05a      	b.n	800f6c8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800f612:	697b      	ldr	r3, [r7, #20]
 800f614:	2b01      	cmp	r3, #1
 800f616:	d101      	bne.n	800f61c <dir_next+0xd6>
 800f618:	2302      	movs	r3, #2
 800f61a:	e055      	b.n	800f6c8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f61c:	697b      	ldr	r3, [r7, #20]
 800f61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f622:	d101      	bne.n	800f628 <dir_next+0xe2>
 800f624:	2301      	movs	r3, #1
 800f626:	e04f      	b.n	800f6c8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800f628:	68f8      	ldr	r0, [r7, #12]
 800f62a:	f7ff fb55 	bl	800ecd8 <sync_window>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d001      	beq.n	800f638 <dir_next+0xf2>
 800f634:	2301      	movs	r3, #1
 800f636:	e047      	b.n	800f6c8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	3334      	adds	r3, #52	; 0x34
 800f63c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f640:	2100      	movs	r1, #0
 800f642:	4618      	mov	r0, r3
 800f644:	f7ff f97f 	bl	800e946 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f648:	2300      	movs	r3, #0
 800f64a:	613b      	str	r3, [r7, #16]
 800f64c:	6979      	ldr	r1, [r7, #20]
 800f64e:	68f8      	ldr	r0, [r7, #12]
 800f650:	f7ff fc22 	bl	800ee98 <clust2sect>
 800f654:	4602      	mov	r2, r0
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	631a      	str	r2, [r3, #48]	; 0x30
 800f65a:	e012      	b.n	800f682 <dir_next+0x13c>
						fs->wflag = 1;
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	2201      	movs	r2, #1
 800f660:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800f662:	68f8      	ldr	r0, [r7, #12]
 800f664:	f7ff fb38 	bl	800ecd8 <sync_window>
 800f668:	4603      	mov	r3, r0
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d001      	beq.n	800f672 <dir_next+0x12c>
 800f66e:	2301      	movs	r3, #1
 800f670:	e02a      	b.n	800f6c8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	3301      	adds	r3, #1
 800f676:	613b      	str	r3, [r7, #16]
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f67c:	1c5a      	adds	r2, r3, #1
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	631a      	str	r2, [r3, #48]	; 0x30
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	895b      	ldrh	r3, [r3, #10]
 800f686:	461a      	mov	r2, r3
 800f688:	693b      	ldr	r3, [r7, #16]
 800f68a:	429a      	cmp	r2, r3
 800f68c:	d8e6      	bhi.n	800f65c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f692:	693b      	ldr	r3, [r7, #16]
 800f694:	1ad2      	subs	r2, r2, r3
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	697a      	ldr	r2, [r7, #20]
 800f69e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f6a0:	6979      	ldr	r1, [r7, #20]
 800f6a2:	68f8      	ldr	r0, [r7, #12]
 800f6a4:	f7ff fbf8 	bl	800ee98 <clust2sect>
 800f6a8:	4602      	mov	r2, r0
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	68ba      	ldr	r2, [r7, #8]
 800f6b2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f6ba:	68bb      	ldr	r3, [r7, #8]
 800f6bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6c0:	441a      	add	r2, r3
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f6c6:	2300      	movs	r3, #0
}
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	3718      	adds	r7, #24
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	bd80      	pop	{r7, pc}

0800f6d0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f6d0:	b580      	push	{r7, lr}
 800f6d2:	b086      	sub	sp, #24
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
 800f6d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f6e0:	2100      	movs	r1, #0
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f7ff feb4 	bl	800f450 <dir_sdi>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f6ec:	7dfb      	ldrb	r3, [r7, #23]
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d12b      	bne.n	800f74a <dir_alloc+0x7a>
		n = 0;
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	69db      	ldr	r3, [r3, #28]
 800f6fa:	4619      	mov	r1, r3
 800f6fc:	68f8      	ldr	r0, [r7, #12]
 800f6fe:	f7ff fb2f 	bl	800ed60 <move_window>
 800f702:	4603      	mov	r3, r0
 800f704:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f706:	7dfb      	ldrb	r3, [r7, #23]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d11d      	bne.n	800f748 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6a1b      	ldr	r3, [r3, #32]
 800f710:	781b      	ldrb	r3, [r3, #0]
 800f712:	2be5      	cmp	r3, #229	; 0xe5
 800f714:	d004      	beq.n	800f720 <dir_alloc+0x50>
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	6a1b      	ldr	r3, [r3, #32]
 800f71a:	781b      	ldrb	r3, [r3, #0]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d107      	bne.n	800f730 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f720:	693b      	ldr	r3, [r7, #16]
 800f722:	3301      	adds	r3, #1
 800f724:	613b      	str	r3, [r7, #16]
 800f726:	693a      	ldr	r2, [r7, #16]
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d102      	bne.n	800f734 <dir_alloc+0x64>
 800f72e:	e00c      	b.n	800f74a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f730:	2300      	movs	r3, #0
 800f732:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f734:	2101      	movs	r1, #1
 800f736:	6878      	ldr	r0, [r7, #4]
 800f738:	f7ff ff05 	bl	800f546 <dir_next>
 800f73c:	4603      	mov	r3, r0
 800f73e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f740:	7dfb      	ldrb	r3, [r7, #23]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d0d7      	beq.n	800f6f6 <dir_alloc+0x26>
 800f746:	e000      	b.n	800f74a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f748:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f74a:	7dfb      	ldrb	r3, [r7, #23]
 800f74c:	2b04      	cmp	r3, #4
 800f74e:	d101      	bne.n	800f754 <dir_alloc+0x84>
 800f750:	2307      	movs	r3, #7
 800f752:	75fb      	strb	r3, [r7, #23]
	return res;
 800f754:	7dfb      	ldrb	r3, [r7, #23]
}
 800f756:	4618      	mov	r0, r3
 800f758:	3718      	adds	r7, #24
 800f75a:	46bd      	mov	sp, r7
 800f75c:	bd80      	pop	{r7, pc}

0800f75e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f75e:	b580      	push	{r7, lr}
 800f760:	b084      	sub	sp, #16
 800f762:	af00      	add	r7, sp, #0
 800f764:	6078      	str	r0, [r7, #4]
 800f766:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	331a      	adds	r3, #26
 800f76c:	4618      	mov	r0, r3
 800f76e:	f7ff f847 	bl	800e800 <ld_word>
 800f772:	4603      	mov	r3, r0
 800f774:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	781b      	ldrb	r3, [r3, #0]
 800f77a:	2b03      	cmp	r3, #3
 800f77c:	d109      	bne.n	800f792 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	3314      	adds	r3, #20
 800f782:	4618      	mov	r0, r3
 800f784:	f7ff f83c 	bl	800e800 <ld_word>
 800f788:	4603      	mov	r3, r0
 800f78a:	041b      	lsls	r3, r3, #16
 800f78c:	68fa      	ldr	r2, [r7, #12]
 800f78e:	4313      	orrs	r3, r2
 800f790:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f792:	68fb      	ldr	r3, [r7, #12]
}
 800f794:	4618      	mov	r0, r3
 800f796:	3710      	adds	r7, #16
 800f798:	46bd      	mov	sp, r7
 800f79a:	bd80      	pop	{r7, pc}

0800f79c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f79c:	b580      	push	{r7, lr}
 800f79e:	b084      	sub	sp, #16
 800f7a0:	af00      	add	r7, sp, #0
 800f7a2:	60f8      	str	r0, [r7, #12]
 800f7a4:	60b9      	str	r1, [r7, #8]
 800f7a6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	331a      	adds	r3, #26
 800f7ac:	687a      	ldr	r2, [r7, #4]
 800f7ae:	b292      	uxth	r2, r2
 800f7b0:	4611      	mov	r1, r2
 800f7b2:	4618      	mov	r0, r3
 800f7b4:	f7ff f85f 	bl	800e876 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f7b8:	68fb      	ldr	r3, [r7, #12]
 800f7ba:	781b      	ldrb	r3, [r3, #0]
 800f7bc:	2b03      	cmp	r3, #3
 800f7be:	d109      	bne.n	800f7d4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	f103 0214 	add.w	r2, r3, #20
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	0c1b      	lsrs	r3, r3, #16
 800f7ca:	b29b      	uxth	r3, r3
 800f7cc:	4619      	mov	r1, r3
 800f7ce:	4610      	mov	r0, r2
 800f7d0:	f7ff f851 	bl	800e876 <st_word>
	}
}
 800f7d4:	bf00      	nop
 800f7d6:	3710      	adds	r7, #16
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd80      	pop	{r7, pc}

0800f7dc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800f7dc:	b590      	push	{r4, r7, lr}
 800f7de:	b087      	sub	sp, #28
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
 800f7e4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	331a      	adds	r3, #26
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	f7ff f808 	bl	800e800 <ld_word>
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d001      	beq.n	800f7fa <cmp_lfn+0x1e>
 800f7f6:	2300      	movs	r3, #0
 800f7f8:	e059      	b.n	800f8ae <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800f7fa:	683b      	ldr	r3, [r7, #0]
 800f7fc:	781b      	ldrb	r3, [r3, #0]
 800f7fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f802:	1e5a      	subs	r2, r3, #1
 800f804:	4613      	mov	r3, r2
 800f806:	005b      	lsls	r3, r3, #1
 800f808:	4413      	add	r3, r2
 800f80a:	009b      	lsls	r3, r3, #2
 800f80c:	4413      	add	r3, r2
 800f80e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f810:	2301      	movs	r3, #1
 800f812:	81fb      	strh	r3, [r7, #14]
 800f814:	2300      	movs	r3, #0
 800f816:	613b      	str	r3, [r7, #16]
 800f818:	e033      	b.n	800f882 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800f81a:	4a27      	ldr	r2, [pc, #156]	; (800f8b8 <cmp_lfn+0xdc>)
 800f81c:	693b      	ldr	r3, [r7, #16]
 800f81e:	4413      	add	r3, r2
 800f820:	781b      	ldrb	r3, [r3, #0]
 800f822:	461a      	mov	r2, r3
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	4413      	add	r3, r2
 800f828:	4618      	mov	r0, r3
 800f82a:	f7fe ffe9 	bl	800e800 <ld_word>
 800f82e:	4603      	mov	r3, r0
 800f830:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800f832:	89fb      	ldrh	r3, [r7, #14]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d01a      	beq.n	800f86e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	2bfe      	cmp	r3, #254	; 0xfe
 800f83c:	d812      	bhi.n	800f864 <cmp_lfn+0x88>
 800f83e:	89bb      	ldrh	r3, [r7, #12]
 800f840:	4618      	mov	r0, r3
 800f842:	f002 f9e5 	bl	8011c10 <ff_wtoupper>
 800f846:	4603      	mov	r3, r0
 800f848:	461c      	mov	r4, r3
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	1c5a      	adds	r2, r3, #1
 800f84e:	617a      	str	r2, [r7, #20]
 800f850:	005b      	lsls	r3, r3, #1
 800f852:	687a      	ldr	r2, [r7, #4]
 800f854:	4413      	add	r3, r2
 800f856:	881b      	ldrh	r3, [r3, #0]
 800f858:	4618      	mov	r0, r3
 800f85a:	f002 f9d9 	bl	8011c10 <ff_wtoupper>
 800f85e:	4603      	mov	r3, r0
 800f860:	429c      	cmp	r4, r3
 800f862:	d001      	beq.n	800f868 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800f864:	2300      	movs	r3, #0
 800f866:	e022      	b.n	800f8ae <cmp_lfn+0xd2>
			}
			wc = uc;
 800f868:	89bb      	ldrh	r3, [r7, #12]
 800f86a:	81fb      	strh	r3, [r7, #14]
 800f86c:	e006      	b.n	800f87c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800f86e:	89bb      	ldrh	r3, [r7, #12]
 800f870:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f874:	4293      	cmp	r3, r2
 800f876:	d001      	beq.n	800f87c <cmp_lfn+0xa0>
 800f878:	2300      	movs	r3, #0
 800f87a:	e018      	b.n	800f8ae <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	3301      	adds	r3, #1
 800f880:	613b      	str	r3, [r7, #16]
 800f882:	693b      	ldr	r3, [r7, #16]
 800f884:	2b0c      	cmp	r3, #12
 800f886:	d9c8      	bls.n	800f81a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f890:	2b00      	cmp	r3, #0
 800f892:	d00b      	beq.n	800f8ac <cmp_lfn+0xd0>
 800f894:	89fb      	ldrh	r3, [r7, #14]
 800f896:	2b00      	cmp	r3, #0
 800f898:	d008      	beq.n	800f8ac <cmp_lfn+0xd0>
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	005b      	lsls	r3, r3, #1
 800f89e:	687a      	ldr	r2, [r7, #4]
 800f8a0:	4413      	add	r3, r2
 800f8a2:	881b      	ldrh	r3, [r3, #0]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d001      	beq.n	800f8ac <cmp_lfn+0xd0>
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	e000      	b.n	800f8ae <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800f8ac:	2301      	movs	r3, #1
}
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	371c      	adds	r7, #28
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd90      	pop	{r4, r7, pc}
 800f8b6:	bf00      	nop
 800f8b8:	08023614 	.word	0x08023614

0800f8bc <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800f8bc:	b580      	push	{r7, lr}
 800f8be:	b086      	sub	sp, #24
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
 800f8c4:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	331a      	adds	r3, #26
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	f7fe ff98 	bl	800e800 <ld_word>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d001      	beq.n	800f8da <pick_lfn+0x1e>
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	e04d      	b.n	800f976 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f8e2:	1e5a      	subs	r2, r3, #1
 800f8e4:	4613      	mov	r3, r2
 800f8e6:	005b      	lsls	r3, r3, #1
 800f8e8:	4413      	add	r3, r2
 800f8ea:	009b      	lsls	r3, r3, #2
 800f8ec:	4413      	add	r3, r2
 800f8ee:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f8f0:	2301      	movs	r3, #1
 800f8f2:	81fb      	strh	r3, [r7, #14]
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	613b      	str	r3, [r7, #16]
 800f8f8:	e028      	b.n	800f94c <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800f8fa:	4a21      	ldr	r2, [pc, #132]	; (800f980 <pick_lfn+0xc4>)
 800f8fc:	693b      	ldr	r3, [r7, #16]
 800f8fe:	4413      	add	r3, r2
 800f900:	781b      	ldrb	r3, [r3, #0]
 800f902:	461a      	mov	r2, r3
 800f904:	683b      	ldr	r3, [r7, #0]
 800f906:	4413      	add	r3, r2
 800f908:	4618      	mov	r0, r3
 800f90a:	f7fe ff79 	bl	800e800 <ld_word>
 800f90e:	4603      	mov	r3, r0
 800f910:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800f912:	89fb      	ldrh	r3, [r7, #14]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d00f      	beq.n	800f938 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800f918:	697b      	ldr	r3, [r7, #20]
 800f91a:	2bfe      	cmp	r3, #254	; 0xfe
 800f91c:	d901      	bls.n	800f922 <pick_lfn+0x66>
 800f91e:	2300      	movs	r3, #0
 800f920:	e029      	b.n	800f976 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800f922:	697b      	ldr	r3, [r7, #20]
 800f924:	1c5a      	adds	r2, r3, #1
 800f926:	617a      	str	r2, [r7, #20]
 800f928:	005b      	lsls	r3, r3, #1
 800f92a:	687a      	ldr	r2, [r7, #4]
 800f92c:	4413      	add	r3, r2
 800f92e:	89ba      	ldrh	r2, [r7, #12]
 800f930:	81fa      	strh	r2, [r7, #14]
 800f932:	89fa      	ldrh	r2, [r7, #14]
 800f934:	801a      	strh	r2, [r3, #0]
 800f936:	e006      	b.n	800f946 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800f938:	89bb      	ldrh	r3, [r7, #12]
 800f93a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f93e:	4293      	cmp	r3, r2
 800f940:	d001      	beq.n	800f946 <pick_lfn+0x8a>
 800f942:	2300      	movs	r3, #0
 800f944:	e017      	b.n	800f976 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	3301      	adds	r3, #1
 800f94a:	613b      	str	r3, [r7, #16]
 800f94c:	693b      	ldr	r3, [r7, #16]
 800f94e:	2b0c      	cmp	r3, #12
 800f950:	d9d3      	bls.n	800f8fa <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	781b      	ldrb	r3, [r3, #0]
 800f956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d00a      	beq.n	800f974 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800f95e:	697b      	ldr	r3, [r7, #20]
 800f960:	2bfe      	cmp	r3, #254	; 0xfe
 800f962:	d901      	bls.n	800f968 <pick_lfn+0xac>
 800f964:	2300      	movs	r3, #0
 800f966:	e006      	b.n	800f976 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800f968:	697b      	ldr	r3, [r7, #20]
 800f96a:	005b      	lsls	r3, r3, #1
 800f96c:	687a      	ldr	r2, [r7, #4]
 800f96e:	4413      	add	r3, r2
 800f970:	2200      	movs	r2, #0
 800f972:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800f974:	2301      	movs	r3, #1
}
 800f976:	4618      	mov	r0, r3
 800f978:	3718      	adds	r7, #24
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd80      	pop	{r7, pc}
 800f97e:	bf00      	nop
 800f980:	08023614 	.word	0x08023614

0800f984 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b088      	sub	sp, #32
 800f988:	af00      	add	r7, sp, #0
 800f98a:	60f8      	str	r0, [r7, #12]
 800f98c:	60b9      	str	r1, [r7, #8]
 800f98e:	4611      	mov	r1, r2
 800f990:	461a      	mov	r2, r3
 800f992:	460b      	mov	r3, r1
 800f994:	71fb      	strb	r3, [r7, #7]
 800f996:	4613      	mov	r3, r2
 800f998:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800f99a:	68bb      	ldr	r3, [r7, #8]
 800f99c:	330d      	adds	r3, #13
 800f99e:	79ba      	ldrb	r2, [r7, #6]
 800f9a0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800f9a2:	68bb      	ldr	r3, [r7, #8]
 800f9a4:	330b      	adds	r3, #11
 800f9a6:	220f      	movs	r2, #15
 800f9a8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800f9aa:	68bb      	ldr	r3, [r7, #8]
 800f9ac:	330c      	adds	r3, #12
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800f9b2:	68bb      	ldr	r3, [r7, #8]
 800f9b4:	331a      	adds	r3, #26
 800f9b6:	2100      	movs	r1, #0
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f7fe ff5c 	bl	800e876 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800f9be:	79fb      	ldrb	r3, [r7, #7]
 800f9c0:	1e5a      	subs	r2, r3, #1
 800f9c2:	4613      	mov	r3, r2
 800f9c4:	005b      	lsls	r3, r3, #1
 800f9c6:	4413      	add	r3, r2
 800f9c8:	009b      	lsls	r3, r3, #2
 800f9ca:	4413      	add	r3, r2
 800f9cc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800f9ce:	2300      	movs	r3, #0
 800f9d0:	82fb      	strh	r3, [r7, #22]
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800f9d6:	8afb      	ldrh	r3, [r7, #22]
 800f9d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f9dc:	4293      	cmp	r3, r2
 800f9de:	d007      	beq.n	800f9f0 <put_lfn+0x6c>
 800f9e0:	69fb      	ldr	r3, [r7, #28]
 800f9e2:	1c5a      	adds	r2, r3, #1
 800f9e4:	61fa      	str	r2, [r7, #28]
 800f9e6:	005b      	lsls	r3, r3, #1
 800f9e8:	68fa      	ldr	r2, [r7, #12]
 800f9ea:	4413      	add	r3, r2
 800f9ec:	881b      	ldrh	r3, [r3, #0]
 800f9ee:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800f9f0:	4a17      	ldr	r2, [pc, #92]	; (800fa50 <put_lfn+0xcc>)
 800f9f2:	69bb      	ldr	r3, [r7, #24]
 800f9f4:	4413      	add	r3, r2
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	461a      	mov	r2, r3
 800f9fa:	68bb      	ldr	r3, [r7, #8]
 800f9fc:	4413      	add	r3, r2
 800f9fe:	8afa      	ldrh	r2, [r7, #22]
 800fa00:	4611      	mov	r1, r2
 800fa02:	4618      	mov	r0, r3
 800fa04:	f7fe ff37 	bl	800e876 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800fa08:	8afb      	ldrh	r3, [r7, #22]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d102      	bne.n	800fa14 <put_lfn+0x90>
 800fa0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fa12:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800fa14:	69bb      	ldr	r3, [r7, #24]
 800fa16:	3301      	adds	r3, #1
 800fa18:	61bb      	str	r3, [r7, #24]
 800fa1a:	69bb      	ldr	r3, [r7, #24]
 800fa1c:	2b0c      	cmp	r3, #12
 800fa1e:	d9da      	bls.n	800f9d6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800fa20:	8afb      	ldrh	r3, [r7, #22]
 800fa22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fa26:	4293      	cmp	r3, r2
 800fa28:	d006      	beq.n	800fa38 <put_lfn+0xb4>
 800fa2a:	69fb      	ldr	r3, [r7, #28]
 800fa2c:	005b      	lsls	r3, r3, #1
 800fa2e:	68fa      	ldr	r2, [r7, #12]
 800fa30:	4413      	add	r3, r2
 800fa32:	881b      	ldrh	r3, [r3, #0]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d103      	bne.n	800fa40 <put_lfn+0xbc>
 800fa38:	79fb      	ldrb	r3, [r7, #7]
 800fa3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa3e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800fa40:	68bb      	ldr	r3, [r7, #8]
 800fa42:	79fa      	ldrb	r2, [r7, #7]
 800fa44:	701a      	strb	r2, [r3, #0]
}
 800fa46:	bf00      	nop
 800fa48:	3720      	adds	r7, #32
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}
 800fa4e:	bf00      	nop
 800fa50:	08023614 	.word	0x08023614

0800fa54 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b08c      	sub	sp, #48	; 0x30
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	60f8      	str	r0, [r7, #12]
 800fa5c:	60b9      	str	r1, [r7, #8]
 800fa5e:	607a      	str	r2, [r7, #4]
 800fa60:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800fa62:	220b      	movs	r2, #11
 800fa64:	68b9      	ldr	r1, [r7, #8]
 800fa66:	68f8      	ldr	r0, [r7, #12]
 800fa68:	f7fe ff4c 	bl	800e904 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	2b05      	cmp	r3, #5
 800fa70:	d929      	bls.n	800fac6 <gen_numname+0x72>
		sr = seq;
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800fa76:	e020      	b.n	800faba <gen_numname+0x66>
			wc = *lfn++;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	1c9a      	adds	r2, r3, #2
 800fa7c:	607a      	str	r2, [r7, #4]
 800fa7e:	881b      	ldrh	r3, [r3, #0]
 800fa80:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800fa82:	2300      	movs	r3, #0
 800fa84:	62bb      	str	r3, [r7, #40]	; 0x28
 800fa86:	e015      	b.n	800fab4 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 800fa88:	69fb      	ldr	r3, [r7, #28]
 800fa8a:	005a      	lsls	r2, r3, #1
 800fa8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fa8e:	f003 0301 	and.w	r3, r3, #1
 800fa92:	4413      	add	r3, r2
 800fa94:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800fa96:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800fa98:	085b      	lsrs	r3, r3, #1
 800fa9a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800fa9c:	69fb      	ldr	r3, [r7, #28]
 800fa9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d003      	beq.n	800faae <gen_numname+0x5a>
 800faa6:	69fa      	ldr	r2, [r7, #28]
 800faa8:	4b30      	ldr	r3, [pc, #192]	; (800fb6c <gen_numname+0x118>)
 800faaa:	4053      	eors	r3, r2
 800faac:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800faae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fab0:	3301      	adds	r3, #1
 800fab2:	62bb      	str	r3, [r7, #40]	; 0x28
 800fab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fab6:	2b0f      	cmp	r3, #15
 800fab8:	d9e6      	bls.n	800fa88 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	881b      	ldrh	r3, [r3, #0]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d1da      	bne.n	800fa78 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800fac2:	69fb      	ldr	r3, [r7, #28]
 800fac4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800fac6:	2307      	movs	r3, #7
 800fac8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	b2db      	uxtb	r3, r3
 800face:	f003 030f 	and.w	r3, r3, #15
 800fad2:	b2db      	uxtb	r3, r3
 800fad4:	3330      	adds	r3, #48	; 0x30
 800fad6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800fada:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fade:	2b39      	cmp	r3, #57	; 0x39
 800fae0:	d904      	bls.n	800faec <gen_numname+0x98>
 800fae2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fae6:	3307      	adds	r3, #7
 800fae8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800faec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800faee:	1e5a      	subs	r2, r3, #1
 800faf0:	62ba      	str	r2, [r7, #40]	; 0x28
 800faf2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800faf6:	4413      	add	r3, r2
 800faf8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800fafc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800fb00:	683b      	ldr	r3, [r7, #0]
 800fb02:	091b      	lsrs	r3, r3, #4
 800fb04:	603b      	str	r3, [r7, #0]
	} while (seq);
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d1de      	bne.n	800faca <gen_numname+0x76>
	ns[i] = '~';
 800fb0c:	f107 0214 	add.w	r2, r7, #20
 800fb10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb12:	4413      	add	r3, r2
 800fb14:	227e      	movs	r2, #126	; 0x7e
 800fb16:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800fb18:	2300      	movs	r3, #0
 800fb1a:	627b      	str	r3, [r7, #36]	; 0x24
 800fb1c:	e002      	b.n	800fb24 <gen_numname+0xd0>
 800fb1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb20:	3301      	adds	r3, #1
 800fb22:	627b      	str	r3, [r7, #36]	; 0x24
 800fb24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb28:	429a      	cmp	r2, r3
 800fb2a:	d205      	bcs.n	800fb38 <gen_numname+0xe4>
 800fb2c:	68fa      	ldr	r2, [r7, #12]
 800fb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb30:	4413      	add	r3, r2
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	2b20      	cmp	r3, #32
 800fb36:	d1f2      	bne.n	800fb1e <gen_numname+0xca>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800fb38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb3a:	1c5a      	adds	r2, r3, #1
 800fb3c:	627a      	str	r2, [r7, #36]	; 0x24
 800fb3e:	68fa      	ldr	r2, [r7, #12]
 800fb40:	441a      	add	r2, r3
 800fb42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb44:	2b07      	cmp	r3, #7
 800fb46:	d808      	bhi.n	800fb5a <gen_numname+0x106>
 800fb48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb4a:	1c59      	adds	r1, r3, #1
 800fb4c:	62b9      	str	r1, [r7, #40]	; 0x28
 800fb4e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800fb52:	440b      	add	r3, r1
 800fb54:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800fb58:	e000      	b.n	800fb5c <gen_numname+0x108>
 800fb5a:	2320      	movs	r3, #32
 800fb5c:	7013      	strb	r3, [r2, #0]
	} while (j < 8);
 800fb5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb60:	2b07      	cmp	r3, #7
 800fb62:	d9e9      	bls.n	800fb38 <gen_numname+0xe4>
}
 800fb64:	bf00      	nop
 800fb66:	3730      	adds	r7, #48	; 0x30
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	bd80      	pop	{r7, pc}
 800fb6c:	00011021 	.word	0x00011021

0800fb70 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800fb70:	b480      	push	{r7}
 800fb72:	b085      	sub	sp, #20
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800fb7c:	230b      	movs	r3, #11
 800fb7e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800fb80:	7bfb      	ldrb	r3, [r7, #15]
 800fb82:	b2da      	uxtb	r2, r3
 800fb84:	0852      	lsrs	r2, r2, #1
 800fb86:	01db      	lsls	r3, r3, #7
 800fb88:	4313      	orrs	r3, r2
 800fb8a:	b2da      	uxtb	r2, r3
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	1c59      	adds	r1, r3, #1
 800fb90:	6079      	str	r1, [r7, #4]
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	4413      	add	r3, r2
 800fb96:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800fb98:	68bb      	ldr	r3, [r7, #8]
 800fb9a:	3b01      	subs	r3, #1
 800fb9c:	60bb      	str	r3, [r7, #8]
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d1ed      	bne.n	800fb80 <sum_sfn+0x10>
	return sum;
 800fba4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fba6:	4618      	mov	r0, r3
 800fba8:	3714      	adds	r7, #20
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb0:	4770      	bx	lr

0800fbb2 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800fbb2:	b580      	push	{r7, lr}
 800fbb4:	b086      	sub	sp, #24
 800fbb6:	af00      	add	r7, sp, #0
 800fbb8:	6078      	str	r0, [r7, #4]
 800fbba:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800fbbc:	2304      	movs	r3, #4
 800fbbe:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800fbc6:	23ff      	movs	r3, #255	; 0xff
 800fbc8:	757b      	strb	r3, [r7, #21]
 800fbca:	23ff      	movs	r3, #255	; 0xff
 800fbcc:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800fbce:	e081      	b.n	800fcd4 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	69db      	ldr	r3, [r3, #28]
 800fbd4:	4619      	mov	r1, r3
 800fbd6:	6938      	ldr	r0, [r7, #16]
 800fbd8:	f7ff f8c2 	bl	800ed60 <move_window>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fbe0:	7dfb      	ldrb	r3, [r7, #23]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d17c      	bne.n	800fce0 <dir_read+0x12e>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	6a1b      	ldr	r3, [r3, #32]
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800fbee:	7dbb      	ldrb	r3, [r7, #22]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d102      	bne.n	800fbfa <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800fbf4:	2304      	movs	r3, #4
 800fbf6:	75fb      	strb	r3, [r7, #23]
 800fbf8:	e077      	b.n	800fcea <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	6a1b      	ldr	r3, [r3, #32]
 800fbfe:	330b      	adds	r3, #11
 800fc00:	781b      	ldrb	r3, [r3, #0]
 800fc02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fc06:	73fb      	strb	r3, [r7, #15]
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	7bfa      	ldrb	r2, [r7, #15]
 800fc0c:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800fc0e:	7dbb      	ldrb	r3, [r7, #22]
 800fc10:	2be5      	cmp	r3, #229	; 0xe5
 800fc12:	d00e      	beq.n	800fc32 <dir_read+0x80>
 800fc14:	7dbb      	ldrb	r3, [r7, #22]
 800fc16:	2b2e      	cmp	r3, #46	; 0x2e
 800fc18:	d00b      	beq.n	800fc32 <dir_read+0x80>
 800fc1a:	7bfb      	ldrb	r3, [r7, #15]
 800fc1c:	f023 0320 	bic.w	r3, r3, #32
 800fc20:	2b08      	cmp	r3, #8
 800fc22:	bf0c      	ite	eq
 800fc24:	2301      	moveq	r3, #1
 800fc26:	2300      	movne	r3, #0
 800fc28:	b2db      	uxtb	r3, r3
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	683b      	ldr	r3, [r7, #0]
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d002      	beq.n	800fc38 <dir_read+0x86>
				ord = 0xFF;
 800fc32:	23ff      	movs	r3, #255	; 0xff
 800fc34:	757b      	strb	r3, [r7, #21]
 800fc36:	e044      	b.n	800fcc2 <dir_read+0x110>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800fc38:	7bfb      	ldrb	r3, [r7, #15]
 800fc3a:	2b0f      	cmp	r3, #15
 800fc3c:	d12f      	bne.n	800fc9e <dir_read+0xec>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800fc3e:	7dbb      	ldrb	r3, [r7, #22]
 800fc40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d00d      	beq.n	800fc64 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	6a1b      	ldr	r3, [r3, #32]
 800fc4c:	7b5b      	ldrb	r3, [r3, #13]
 800fc4e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800fc50:	7dbb      	ldrb	r3, [r7, #22]
 800fc52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fc56:	75bb      	strb	r3, [r7, #22]
 800fc58:	7dbb      	ldrb	r3, [r7, #22]
 800fc5a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	695a      	ldr	r2, [r3, #20]
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800fc64:	7dba      	ldrb	r2, [r7, #22]
 800fc66:	7d7b      	ldrb	r3, [r7, #21]
 800fc68:	429a      	cmp	r2, r3
 800fc6a:	d115      	bne.n	800fc98 <dir_read+0xe6>
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	6a1b      	ldr	r3, [r3, #32]
 800fc70:	330d      	adds	r3, #13
 800fc72:	781b      	ldrb	r3, [r3, #0]
 800fc74:	7d3a      	ldrb	r2, [r7, #20]
 800fc76:	429a      	cmp	r2, r3
 800fc78:	d10e      	bne.n	800fc98 <dir_read+0xe6>
 800fc7a:	693b      	ldr	r3, [r7, #16]
 800fc7c:	68da      	ldr	r2, [r3, #12]
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	6a1b      	ldr	r3, [r3, #32]
 800fc82:	4619      	mov	r1, r3
 800fc84:	4610      	mov	r0, r2
 800fc86:	f7ff fe19 	bl	800f8bc <pick_lfn>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d003      	beq.n	800fc98 <dir_read+0xe6>
 800fc90:	7d7b      	ldrb	r3, [r7, #21]
 800fc92:	3b01      	subs	r3, #1
 800fc94:	b2db      	uxtb	r3, r3
 800fc96:	e000      	b.n	800fc9a <dir_read+0xe8>
 800fc98:	23ff      	movs	r3, #255	; 0xff
 800fc9a:	757b      	strb	r3, [r7, #21]
 800fc9c:	e011      	b.n	800fcc2 <dir_read+0x110>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800fc9e:	7d7b      	ldrb	r3, [r7, #21]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d109      	bne.n	800fcb8 <dir_read+0x106>
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	6a1b      	ldr	r3, [r3, #32]
 800fca8:	4618      	mov	r0, r3
 800fcaa:	f7ff ff61 	bl	800fb70 <sum_sfn>
 800fcae:	4603      	mov	r3, r0
 800fcb0:	461a      	mov	r2, r3
 800fcb2:	7d3b      	ldrb	r3, [r7, #20]
 800fcb4:	4293      	cmp	r3, r2
 800fcb6:	d015      	beq.n	800fce4 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f04f 32ff 	mov.w	r2, #4294967295
 800fcbe:	631a      	str	r2, [r3, #48]	; 0x30
					}
					break;
 800fcc0:	e010      	b.n	800fce4 <dir_read+0x132>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800fcc2:	2100      	movs	r1, #0
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f7ff fc3e 	bl	800f546 <dir_next>
 800fcca:	4603      	mov	r3, r0
 800fccc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fcce:	7dfb      	ldrb	r3, [r7, #23]
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d109      	bne.n	800fce8 <dir_read+0x136>
	while (dp->sect) {
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	69db      	ldr	r3, [r3, #28]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	f47f af79 	bne.w	800fbd0 <dir_read+0x1e>
 800fcde:	e004      	b.n	800fcea <dir_read+0x138>
		if (res != FR_OK) break;
 800fce0:	bf00      	nop
 800fce2:	e002      	b.n	800fcea <dir_read+0x138>
					break;
 800fce4:	bf00      	nop
 800fce6:	e000      	b.n	800fcea <dir_read+0x138>
		if (res != FR_OK) break;
 800fce8:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800fcea:	7dfb      	ldrb	r3, [r7, #23]
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d002      	beq.n	800fcf6 <dir_read+0x144>
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	2200      	movs	r2, #0
 800fcf4:	61da      	str	r2, [r3, #28]
	return res;
 800fcf6:	7dfb      	ldrb	r3, [r7, #23]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3718      	adds	r7, #24
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b086      	sub	sp, #24
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fd0e:	2100      	movs	r1, #0
 800fd10:	6878      	ldr	r0, [r7, #4]
 800fd12:	f7ff fb9d 	bl	800f450 <dir_sdi>
 800fd16:	4603      	mov	r3, r0
 800fd18:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800fd1a:	7dfb      	ldrb	r3, [r7, #23]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d001      	beq.n	800fd24 <dir_find+0x24>
 800fd20:	7dfb      	ldrb	r3, [r7, #23]
 800fd22:	e0a9      	b.n	800fe78 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fd24:	23ff      	movs	r3, #255	; 0xff
 800fd26:	753b      	strb	r3, [r7, #20]
 800fd28:	7d3b      	ldrb	r3, [r7, #20]
 800fd2a:	757b      	strb	r3, [r7, #21]
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f04f 32ff 	mov.w	r2, #4294967295
 800fd32:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	69db      	ldr	r3, [r3, #28]
 800fd38:	4619      	mov	r1, r3
 800fd3a:	6938      	ldr	r0, [r7, #16]
 800fd3c:	f7ff f810 	bl	800ed60 <move_window>
 800fd40:	4603      	mov	r3, r0
 800fd42:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fd44:	7dfb      	ldrb	r3, [r7, #23]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	f040 8090 	bne.w	800fe6c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	6a1b      	ldr	r3, [r3, #32]
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fd54:	7dbb      	ldrb	r3, [r7, #22]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d102      	bne.n	800fd60 <dir_find+0x60>
 800fd5a:	2304      	movs	r3, #4
 800fd5c:	75fb      	strb	r3, [r7, #23]
 800fd5e:	e08a      	b.n	800fe76 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6a1b      	ldr	r3, [r3, #32]
 800fd64:	330b      	adds	r3, #11
 800fd66:	781b      	ldrb	r3, [r3, #0]
 800fd68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fd6c:	73fb      	strb	r3, [r7, #15]
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	7bfa      	ldrb	r2, [r7, #15]
 800fd72:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800fd74:	7dbb      	ldrb	r3, [r7, #22]
 800fd76:	2be5      	cmp	r3, #229	; 0xe5
 800fd78:	d007      	beq.n	800fd8a <dir_find+0x8a>
 800fd7a:	7bfb      	ldrb	r3, [r7, #15]
 800fd7c:	f003 0308 	and.w	r3, r3, #8
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d009      	beq.n	800fd98 <dir_find+0x98>
 800fd84:	7bfb      	ldrb	r3, [r7, #15]
 800fd86:	2b0f      	cmp	r3, #15
 800fd88:	d006      	beq.n	800fd98 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fd8a:	23ff      	movs	r3, #255	; 0xff
 800fd8c:	757b      	strb	r3, [r7, #21]
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	f04f 32ff 	mov.w	r2, #4294967295
 800fd94:	631a      	str	r2, [r3, #48]	; 0x30
 800fd96:	e05e      	b.n	800fe56 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800fd98:	7bfb      	ldrb	r3, [r7, #15]
 800fd9a:	2b0f      	cmp	r3, #15
 800fd9c:	d136      	bne.n	800fe0c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fda4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d154      	bne.n	800fe56 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800fdac:	7dbb      	ldrb	r3, [r7, #22]
 800fdae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d00d      	beq.n	800fdd2 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	6a1b      	ldr	r3, [r3, #32]
 800fdba:	7b5b      	ldrb	r3, [r3, #13]
 800fdbc:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800fdbe:	7dbb      	ldrb	r3, [r7, #22]
 800fdc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fdc4:	75bb      	strb	r3, [r7, #22]
 800fdc6:	7dbb      	ldrb	r3, [r7, #22]
 800fdc8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	695a      	ldr	r2, [r3, #20]
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800fdd2:	7dba      	ldrb	r2, [r7, #22]
 800fdd4:	7d7b      	ldrb	r3, [r7, #21]
 800fdd6:	429a      	cmp	r2, r3
 800fdd8:	d115      	bne.n	800fe06 <dir_find+0x106>
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	6a1b      	ldr	r3, [r3, #32]
 800fdde:	330d      	adds	r3, #13
 800fde0:	781b      	ldrb	r3, [r3, #0]
 800fde2:	7d3a      	ldrb	r2, [r7, #20]
 800fde4:	429a      	cmp	r2, r3
 800fde6:	d10e      	bne.n	800fe06 <dir_find+0x106>
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	68da      	ldr	r2, [r3, #12]
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	6a1b      	ldr	r3, [r3, #32]
 800fdf0:	4619      	mov	r1, r3
 800fdf2:	4610      	mov	r0, r2
 800fdf4:	f7ff fcf2 	bl	800f7dc <cmp_lfn>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d003      	beq.n	800fe06 <dir_find+0x106>
 800fdfe:	7d7b      	ldrb	r3, [r7, #21]
 800fe00:	3b01      	subs	r3, #1
 800fe02:	b2db      	uxtb	r3, r3
 800fe04:	e000      	b.n	800fe08 <dir_find+0x108>
 800fe06:	23ff      	movs	r3, #255	; 0xff
 800fe08:	757b      	strb	r3, [r7, #21]
 800fe0a:	e024      	b.n	800fe56 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800fe0c:	7d7b      	ldrb	r3, [r7, #21]
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d109      	bne.n	800fe26 <dir_find+0x126>
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	6a1b      	ldr	r3, [r3, #32]
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7ff feaa 	bl	800fb70 <sum_sfn>
 800fe1c:	4603      	mov	r3, r0
 800fe1e:	461a      	mov	r2, r3
 800fe20:	7d3b      	ldrb	r3, [r7, #20]
 800fe22:	4293      	cmp	r3, r2
 800fe24:	d024      	beq.n	800fe70 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fe2c:	f003 0301 	and.w	r3, r3, #1
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d10a      	bne.n	800fe4a <dir_find+0x14a>
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	6a18      	ldr	r0, [r3, #32]
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	3324      	adds	r3, #36	; 0x24
 800fe3c:	220b      	movs	r2, #11
 800fe3e:	4619      	mov	r1, r3
 800fe40:	f7fe fd9b 	bl	800e97a <mem_cmp>
 800fe44:	4603      	mov	r3, r0
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d014      	beq.n	800fe74 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800fe4a:	23ff      	movs	r3, #255	; 0xff
 800fe4c:	757b      	strb	r3, [r7, #21]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f04f 32ff 	mov.w	r2, #4294967295
 800fe54:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800fe56:	2100      	movs	r1, #0
 800fe58:	6878      	ldr	r0, [r7, #4]
 800fe5a:	f7ff fb74 	bl	800f546 <dir_next>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fe62:	7dfb      	ldrb	r3, [r7, #23]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	f43f af65 	beq.w	800fd34 <dir_find+0x34>
 800fe6a:	e004      	b.n	800fe76 <dir_find+0x176>
		if (res != FR_OK) break;
 800fe6c:	bf00      	nop
 800fe6e:	e002      	b.n	800fe76 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800fe70:	bf00      	nop
 800fe72:	e000      	b.n	800fe76 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800fe74:	bf00      	nop

	return res;
 800fe76:	7dfb      	ldrb	r3, [r7, #23]
}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	3718      	adds	r7, #24
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}

0800fe80 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	b08c      	sub	sp, #48	; 0x30
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fe94:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d001      	beq.n	800fea0 <dir_register+0x20>
 800fe9c:	2306      	movs	r3, #6
 800fe9e:	e0e0      	b.n	8010062 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800fea0:	2300      	movs	r3, #0
 800fea2:	627b      	str	r3, [r7, #36]	; 0x24
 800fea4:	e002      	b.n	800feac <dir_register+0x2c>
 800fea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fea8:	3301      	adds	r3, #1
 800feaa:	627b      	str	r3, [r7, #36]	; 0x24
 800feac:	69fb      	ldr	r3, [r7, #28]
 800feae:	68da      	ldr	r2, [r3, #12]
 800feb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800feb2:	005b      	lsls	r3, r3, #1
 800feb4:	4413      	add	r3, r2
 800feb6:	881b      	ldrh	r3, [r3, #0]
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d1f4      	bne.n	800fea6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800fec2:	f107 030c 	add.w	r3, r7, #12
 800fec6:	220c      	movs	r2, #12
 800fec8:	4618      	mov	r0, r3
 800feca:	f7fe fd1b 	bl	800e904 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800fece:	7dfb      	ldrb	r3, [r7, #23]
 800fed0:	f003 0301 	and.w	r3, r3, #1
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d032      	beq.n	800ff3e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	2240      	movs	r2, #64	; 0x40
 800fedc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800fee0:	2301      	movs	r3, #1
 800fee2:	62bb      	str	r3, [r7, #40]	; 0x28
 800fee4:	e016      	b.n	800ff14 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800feec:	69fb      	ldr	r3, [r7, #28]
 800feee:	68da      	ldr	r2, [r3, #12]
 800fef0:	f107 010c 	add.w	r1, r7, #12
 800fef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fef6:	f7ff fdad 	bl	800fa54 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f7ff ff00 	bl	800fd00 <dir_find>
 800ff00:	4603      	mov	r3, r0
 800ff02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800ff06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d106      	bne.n	800ff1c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800ff0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff10:	3301      	adds	r3, #1
 800ff12:	62bb      	str	r3, [r7, #40]	; 0x28
 800ff14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff16:	2b63      	cmp	r3, #99	; 0x63
 800ff18:	d9e5      	bls.n	800fee6 <dir_register+0x66>
 800ff1a:	e000      	b.n	800ff1e <dir_register+0x9e>
			if (res != FR_OK) break;
 800ff1c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ff1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff20:	2b64      	cmp	r3, #100	; 0x64
 800ff22:	d101      	bne.n	800ff28 <dir_register+0xa8>
 800ff24:	2307      	movs	r3, #7
 800ff26:	e09c      	b.n	8010062 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ff28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff2c:	2b04      	cmp	r3, #4
 800ff2e:	d002      	beq.n	800ff36 <dir_register+0xb6>
 800ff30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff34:	e095      	b.n	8010062 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ff36:	7dfa      	ldrb	r2, [r7, #23]
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ff3e:	7dfb      	ldrb	r3, [r7, #23]
 800ff40:	f003 0302 	and.w	r3, r3, #2
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d007      	beq.n	800ff58 <dir_register+0xd8>
 800ff48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff4a:	330c      	adds	r3, #12
 800ff4c:	4a47      	ldr	r2, [pc, #284]	; (801006c <dir_register+0x1ec>)
 800ff4e:	fba2 2303 	umull	r2, r3, r2, r3
 800ff52:	089b      	lsrs	r3, r3, #2
 800ff54:	3301      	adds	r3, #1
 800ff56:	e000      	b.n	800ff5a <dir_register+0xda>
 800ff58:	2301      	movs	r3, #1
 800ff5a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ff5c:	6a39      	ldr	r1, [r7, #32]
 800ff5e:	6878      	ldr	r0, [r7, #4]
 800ff60:	f7ff fbb6 	bl	800f6d0 <dir_alloc>
 800ff64:	4603      	mov	r3, r0
 800ff66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ff6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d148      	bne.n	8010004 <dir_register+0x184>
 800ff72:	6a3b      	ldr	r3, [r7, #32]
 800ff74:	3b01      	subs	r3, #1
 800ff76:	623b      	str	r3, [r7, #32]
 800ff78:	6a3b      	ldr	r3, [r7, #32]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d042      	beq.n	8010004 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	695a      	ldr	r2, [r3, #20]
 800ff82:	6a3b      	ldr	r3, [r7, #32]
 800ff84:	015b      	lsls	r3, r3, #5
 800ff86:	1ad3      	subs	r3, r2, r3
 800ff88:	4619      	mov	r1, r3
 800ff8a:	6878      	ldr	r0, [r7, #4]
 800ff8c:	f7ff fa60 	bl	800f450 <dir_sdi>
 800ff90:	4603      	mov	r3, r0
 800ff92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800ff96:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d132      	bne.n	8010004 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	3324      	adds	r3, #36	; 0x24
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f7ff fde4 	bl	800fb70 <sum_sfn>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	69db      	ldr	r3, [r3, #28]
 800ffb0:	4619      	mov	r1, r3
 800ffb2:	69f8      	ldr	r0, [r7, #28]
 800ffb4:	f7fe fed4 	bl	800ed60 <move_window>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800ffbe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d11d      	bne.n	8010002 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800ffc6:	69fb      	ldr	r3, [r7, #28]
 800ffc8:	68d8      	ldr	r0, [r3, #12]
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	6a19      	ldr	r1, [r3, #32]
 800ffce:	6a3b      	ldr	r3, [r7, #32]
 800ffd0:	b2da      	uxtb	r2, r3
 800ffd2:	7efb      	ldrb	r3, [r7, #27]
 800ffd4:	f7ff fcd6 	bl	800f984 <put_lfn>
				fs->wflag = 1;
 800ffd8:	69fb      	ldr	r3, [r7, #28]
 800ffda:	2201      	movs	r2, #1
 800ffdc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800ffde:	2100      	movs	r1, #0
 800ffe0:	6878      	ldr	r0, [r7, #4]
 800ffe2:	f7ff fab0 	bl	800f546 <dir_next>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800ffec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d107      	bne.n	8010004 <dir_register+0x184>
 800fff4:	6a3b      	ldr	r3, [r7, #32]
 800fff6:	3b01      	subs	r3, #1
 800fff8:	623b      	str	r3, [r7, #32]
 800fffa:	6a3b      	ldr	r3, [r7, #32]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d1d5      	bne.n	800ffac <dir_register+0x12c>
 8010000:	e000      	b.n	8010004 <dir_register+0x184>
				if (res != FR_OK) break;
 8010002:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010004:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010008:	2b00      	cmp	r3, #0
 801000a:	d128      	bne.n	801005e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	69db      	ldr	r3, [r3, #28]
 8010010:	4619      	mov	r1, r3
 8010012:	69f8      	ldr	r0, [r7, #28]
 8010014:	f7fe fea4 	bl	800ed60 <move_window>
 8010018:	4603      	mov	r3, r0
 801001a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 801001e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010022:	2b00      	cmp	r3, #0
 8010024:	d11b      	bne.n	801005e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	6a1b      	ldr	r3, [r3, #32]
 801002a:	2220      	movs	r2, #32
 801002c:	2100      	movs	r1, #0
 801002e:	4618      	mov	r0, r3
 8010030:	f7fe fc89 	bl	800e946 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	6a18      	ldr	r0, [r3, #32]
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	3324      	adds	r3, #36	; 0x24
 801003c:	220b      	movs	r2, #11
 801003e:	4619      	mov	r1, r3
 8010040:	f7fe fc60 	bl	800e904 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	6a1b      	ldr	r3, [r3, #32]
 8010048:	330c      	adds	r3, #12
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8010050:	f002 0218 	and.w	r2, r2, #24
 8010054:	b2d2      	uxtb	r2, r2
 8010056:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8010058:	69fb      	ldr	r3, [r7, #28]
 801005a:	2201      	movs	r2, #1
 801005c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801005e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010062:	4618      	mov	r0, r3
 8010064:	3730      	adds	r7, #48	; 0x30
 8010066:	46bd      	mov	sp, r7
 8010068:	bd80      	pop	{r7, pc}
 801006a:	bf00      	nop
 801006c:	4ec4ec4f 	.word	0x4ec4ec4f

08010070 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	b088      	sub	sp, #32
 8010074:	af00      	add	r7, sp, #0
 8010076:	6078      	str	r0, [r7, #4]
 8010078:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	2200      	movs	r2, #0
 8010084:	759a      	strb	r2, [r3, #22]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	69db      	ldr	r3, [r3, #28]
 801008a:	2b00      	cmp	r3, #0
 801008c:	f000 80c9 	beq.w	8010222 <get_fileinfo+0x1b2>
		get_xdir_info(fs->dirbuf, fno);
		return;
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010098:	d032      	beq.n	8010100 <get_fileinfo+0x90>
			i = j = 0;
 801009a:	2300      	movs	r3, #0
 801009c:	61bb      	str	r3, [r7, #24]
 801009e:	69bb      	ldr	r3, [r7, #24]
 80100a0:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80100a2:	e01b      	b.n	80100dc <get_fileinfo+0x6c>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 80100a4:	89fb      	ldrh	r3, [r7, #14]
 80100a6:	2100      	movs	r1, #0
 80100a8:	4618      	mov	r0, r3
 80100aa:	f001 fd75 	bl	8011b98 <ff_convert>
 80100ae:	4603      	mov	r3, r0
 80100b0:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 80100b2:	89fb      	ldrh	r3, [r7, #14]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d102      	bne.n	80100be <get_fileinfo+0x4e>
 80100b8:	2300      	movs	r3, #0
 80100ba:	61fb      	str	r3, [r7, #28]
 80100bc:	e01a      	b.n	80100f4 <get_fileinfo+0x84>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 80100be:	69fb      	ldr	r3, [r7, #28]
 80100c0:	2bfe      	cmp	r3, #254	; 0xfe
 80100c2:	d902      	bls.n	80100ca <get_fileinfo+0x5a>
 80100c4:	2300      	movs	r3, #0
 80100c6:	61fb      	str	r3, [r7, #28]
 80100c8:	e014      	b.n	80100f4 <get_fileinfo+0x84>
				fno->fname[i++] = (TCHAR)w;
 80100ca:	69fb      	ldr	r3, [r7, #28]
 80100cc:	1c5a      	adds	r2, r3, #1
 80100ce:	61fa      	str	r2, [r7, #28]
 80100d0:	89fa      	ldrh	r2, [r7, #14]
 80100d2:	b2d1      	uxtb	r1, r2
 80100d4:	683a      	ldr	r2, [r7, #0]
 80100d6:	4413      	add	r3, r2
 80100d8:	460a      	mov	r2, r1
 80100da:	759a      	strb	r2, [r3, #22]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 80100dc:	693b      	ldr	r3, [r7, #16]
 80100de:	68da      	ldr	r2, [r3, #12]
 80100e0:	69bb      	ldr	r3, [r7, #24]
 80100e2:	1c59      	adds	r1, r3, #1
 80100e4:	61b9      	str	r1, [r7, #24]
 80100e6:	005b      	lsls	r3, r3, #1
 80100e8:	4413      	add	r3, r2
 80100ea:	881b      	ldrh	r3, [r3, #0]
 80100ec:	81fb      	strh	r3, [r7, #14]
 80100ee:	89fb      	ldrh	r3, [r7, #14]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d1d7      	bne.n	80100a4 <get_fileinfo+0x34>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 80100f4:	683a      	ldr	r2, [r7, #0]
 80100f6:	69fb      	ldr	r3, [r7, #28]
 80100f8:	4413      	add	r3, r2
 80100fa:	3316      	adds	r3, #22
 80100fc:	2200      	movs	r2, #0
 80100fe:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 8010100:	2300      	movs	r3, #0
 8010102:	61bb      	str	r3, [r7, #24]
 8010104:	69bb      	ldr	r3, [r7, #24]
 8010106:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 8010108:	683a      	ldr	r2, [r7, #0]
 801010a:	69fb      	ldr	r3, [r7, #28]
 801010c:	4413      	add	r3, r2
 801010e:	3316      	adds	r3, #22
 8010110:	781b      	ldrb	r3, [r3, #0]
 8010112:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 8010114:	e04c      	b.n	80101b0 <get_fileinfo+0x140>
		c = (TCHAR)dp->dir[i++];
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6a1a      	ldr	r2, [r3, #32]
 801011a:	69fb      	ldr	r3, [r7, #28]
 801011c:	1c59      	adds	r1, r3, #1
 801011e:	61f9      	str	r1, [r7, #28]
 8010120:	4413      	add	r3, r2
 8010122:	781b      	ldrb	r3, [r3, #0]
 8010124:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 8010126:	7dfb      	ldrb	r3, [r7, #23]
 8010128:	2b20      	cmp	r3, #32
 801012a:	d100      	bne.n	801012e <get_fileinfo+0xbe>
 801012c:	e040      	b.n	80101b0 <get_fileinfo+0x140>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 801012e:	7dfb      	ldrb	r3, [r7, #23]
 8010130:	2b05      	cmp	r3, #5
 8010132:	d101      	bne.n	8010138 <get_fileinfo+0xc8>
 8010134:	23e5      	movs	r3, #229	; 0xe5
 8010136:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 8010138:	69fb      	ldr	r3, [r7, #28]
 801013a:	2b09      	cmp	r3, #9
 801013c:	d10f      	bne.n	801015e <get_fileinfo+0xee>
			if (!lfv) fno->fname[j] = '.';
 801013e:	89bb      	ldrh	r3, [r7, #12]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d105      	bne.n	8010150 <get_fileinfo+0xe0>
 8010144:	683a      	ldr	r2, [r7, #0]
 8010146:	69bb      	ldr	r3, [r7, #24]
 8010148:	4413      	add	r3, r2
 801014a:	3316      	adds	r3, #22
 801014c:	222e      	movs	r2, #46	; 0x2e
 801014e:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 8010150:	69bb      	ldr	r3, [r7, #24]
 8010152:	1c5a      	adds	r2, r3, #1
 8010154:	61ba      	str	r2, [r7, #24]
 8010156:	683a      	ldr	r2, [r7, #0]
 8010158:	4413      	add	r3, r2
 801015a:	222e      	movs	r2, #46	; 0x2e
 801015c:	725a      	strb	r2, [r3, #9]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 801015e:	683a      	ldr	r2, [r7, #0]
 8010160:	69bb      	ldr	r3, [r7, #24]
 8010162:	4413      	add	r3, r2
 8010164:	3309      	adds	r3, #9
 8010166:	7dfa      	ldrb	r2, [r7, #23]
 8010168:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 801016a:	89bb      	ldrh	r3, [r7, #12]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d11c      	bne.n	80101aa <get_fileinfo+0x13a>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 8010170:	7dfb      	ldrb	r3, [r7, #23]
 8010172:	2b40      	cmp	r3, #64	; 0x40
 8010174:	d913      	bls.n	801019e <get_fileinfo+0x12e>
 8010176:	7dfb      	ldrb	r3, [r7, #23]
 8010178:	2b5a      	cmp	r3, #90	; 0x5a
 801017a:	d810      	bhi.n	801019e <get_fileinfo+0x12e>
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	6a1b      	ldr	r3, [r3, #32]
 8010180:	330c      	adds	r3, #12
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	461a      	mov	r2, r3
 8010186:	69fb      	ldr	r3, [r7, #28]
 8010188:	2b08      	cmp	r3, #8
 801018a:	d901      	bls.n	8010190 <get_fileinfo+0x120>
 801018c:	2310      	movs	r3, #16
 801018e:	e000      	b.n	8010192 <get_fileinfo+0x122>
 8010190:	2308      	movs	r3, #8
 8010192:	4013      	ands	r3, r2
 8010194:	2b00      	cmp	r3, #0
 8010196:	d002      	beq.n	801019e <get_fileinfo+0x12e>
				c += 0x20;			/* To lower */
 8010198:	7dfb      	ldrb	r3, [r7, #23]
 801019a:	3320      	adds	r3, #32
 801019c:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 801019e:	683a      	ldr	r2, [r7, #0]
 80101a0:	69bb      	ldr	r3, [r7, #24]
 80101a2:	4413      	add	r3, r2
 80101a4:	3316      	adds	r3, #22
 80101a6:	7dfa      	ldrb	r2, [r7, #23]
 80101a8:	701a      	strb	r2, [r3, #0]
		}
		j++;
 80101aa:	69bb      	ldr	r3, [r7, #24]
 80101ac:	3301      	adds	r3, #1
 80101ae:	61bb      	str	r3, [r7, #24]
	while (i < 11) {		/* Copy name body and extension */
 80101b0:	69fb      	ldr	r3, [r7, #28]
 80101b2:	2b0a      	cmp	r3, #10
 80101b4:	d9af      	bls.n	8010116 <get_fileinfo+0xa6>
	}
	if (!lfv) {
 80101b6:	89bb      	ldrh	r3, [r7, #12]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d10d      	bne.n	80101d8 <get_fileinfo+0x168>
		fno->fname[j] = 0;
 80101bc:	683a      	ldr	r2, [r7, #0]
 80101be:	69bb      	ldr	r3, [r7, #24]
 80101c0:	4413      	add	r3, r2
 80101c2:	3316      	adds	r3, #22
 80101c4:	2200      	movs	r2, #0
 80101c6:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6a1b      	ldr	r3, [r3, #32]
 80101cc:	330c      	adds	r3, #12
 80101ce:	781b      	ldrb	r3, [r3, #0]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d101      	bne.n	80101d8 <get_fileinfo+0x168>
 80101d4:	2300      	movs	r3, #0
 80101d6:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 80101d8:	683a      	ldr	r2, [r7, #0]
 80101da:	69bb      	ldr	r3, [r7, #24]
 80101dc:	4413      	add	r3, r2
 80101de:	3309      	adds	r3, #9
 80101e0:	2200      	movs	r2, #0
 80101e2:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6a1b      	ldr	r3, [r3, #32]
 80101e8:	7ada      	ldrb	r2, [r3, #11]
 80101ea:	683b      	ldr	r3, [r7, #0]
 80101ec:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6a1b      	ldr	r3, [r3, #32]
 80101f2:	331c      	adds	r3, #28
 80101f4:	4618      	mov	r0, r3
 80101f6:	f7fe fb1b 	bl	800e830 <ld_dword>
 80101fa:	4602      	mov	r2, r0
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a1b      	ldr	r3, [r3, #32]
 8010204:	3316      	adds	r3, #22
 8010206:	4618      	mov	r0, r3
 8010208:	f7fe fb12 	bl	800e830 <ld_dword>
 801020c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	b29a      	uxth	r2, r3
 8010212:	683b      	ldr	r3, [r7, #0]
 8010214:	80da      	strh	r2, [r3, #6]
 8010216:	68bb      	ldr	r3, [r7, #8]
 8010218:	0c1b      	lsrs	r3, r3, #16
 801021a:	b29a      	uxth	r2, r3
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	809a      	strh	r2, [r3, #4]
 8010220:	e000      	b.n	8010224 <get_fileinfo+0x1b4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010222:	bf00      	nop
}
 8010224:	3720      	adds	r7, #32
 8010226:	46bd      	mov	sp, r7
 8010228:	bd80      	pop	{r7, pc}
	...

0801022c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801022c:	b580      	push	{r7, lr}
 801022e:	b08a      	sub	sp, #40	; 0x28
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
 8010234:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8010236:	683b      	ldr	r3, [r7, #0]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	613b      	str	r3, [r7, #16]
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	68db      	ldr	r3, [r3, #12]
 8010242:	60fb      	str	r3, [r7, #12]
 8010244:	2300      	movs	r3, #0
 8010246:	617b      	str	r3, [r7, #20]
 8010248:	697b      	ldr	r3, [r7, #20]
 801024a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801024c:	69bb      	ldr	r3, [r7, #24]
 801024e:	1c5a      	adds	r2, r3, #1
 8010250:	61ba      	str	r2, [r7, #24]
 8010252:	693a      	ldr	r2, [r7, #16]
 8010254:	4413      	add	r3, r2
 8010256:	781b      	ldrb	r3, [r3, #0]
 8010258:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801025a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801025c:	2b1f      	cmp	r3, #31
 801025e:	d940      	bls.n	80102e2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8010260:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010262:	2b2f      	cmp	r3, #47	; 0x2f
 8010264:	d006      	beq.n	8010274 <create_name+0x48>
 8010266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010268:	2b5c      	cmp	r3, #92	; 0x5c
 801026a:	d110      	bne.n	801028e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801026c:	e002      	b.n	8010274 <create_name+0x48>
 801026e:	69bb      	ldr	r3, [r7, #24]
 8010270:	3301      	adds	r3, #1
 8010272:	61bb      	str	r3, [r7, #24]
 8010274:	693a      	ldr	r2, [r7, #16]
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	4413      	add	r3, r2
 801027a:	781b      	ldrb	r3, [r3, #0]
 801027c:	2b2f      	cmp	r3, #47	; 0x2f
 801027e:	d0f6      	beq.n	801026e <create_name+0x42>
 8010280:	693a      	ldr	r2, [r7, #16]
 8010282:	69bb      	ldr	r3, [r7, #24]
 8010284:	4413      	add	r3, r2
 8010286:	781b      	ldrb	r3, [r3, #0]
 8010288:	2b5c      	cmp	r3, #92	; 0x5c
 801028a:	d0f0      	beq.n	801026e <create_name+0x42>
			break;
 801028c:	e02a      	b.n	80102e4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801028e:	697b      	ldr	r3, [r7, #20]
 8010290:	2bfe      	cmp	r3, #254	; 0xfe
 8010292:	d901      	bls.n	8010298 <create_name+0x6c>
 8010294:	2306      	movs	r3, #6
 8010296:	e177      	b.n	8010588 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8010298:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801029a:	b2db      	uxtb	r3, r3
 801029c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801029e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102a0:	2101      	movs	r1, #1
 80102a2:	4618      	mov	r0, r3
 80102a4:	f001 fc78 	bl	8011b98 <ff_convert>
 80102a8:	4603      	mov	r3, r0
 80102aa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80102ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d101      	bne.n	80102b6 <create_name+0x8a>
 80102b2:	2306      	movs	r3, #6
 80102b4:	e168      	b.n	8010588 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80102b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102b8:	2b7f      	cmp	r3, #127	; 0x7f
 80102ba:	d809      	bhi.n	80102d0 <create_name+0xa4>
 80102bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102be:	4619      	mov	r1, r3
 80102c0:	48b3      	ldr	r0, [pc, #716]	; (8010590 <create_name+0x364>)
 80102c2:	f7fe fb81 	bl	800e9c8 <chk_chr>
 80102c6:	4603      	mov	r3, r0
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d001      	beq.n	80102d0 <create_name+0xa4>
 80102cc:	2306      	movs	r3, #6
 80102ce:	e15b      	b.n	8010588 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 80102d0:	697b      	ldr	r3, [r7, #20]
 80102d2:	1c5a      	adds	r2, r3, #1
 80102d4:	617a      	str	r2, [r7, #20]
 80102d6:	005b      	lsls	r3, r3, #1
 80102d8:	68fa      	ldr	r2, [r7, #12]
 80102da:	4413      	add	r3, r2
 80102dc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80102de:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80102e0:	e7b4      	b.n	801024c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80102e2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80102e4:	693a      	ldr	r2, [r7, #16]
 80102e6:	69bb      	ldr	r3, [r7, #24]
 80102e8:	441a      	add	r2, r3
 80102ea:	683b      	ldr	r3, [r7, #0]
 80102ec:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80102ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80102f0:	2b1f      	cmp	r3, #31
 80102f2:	d801      	bhi.n	80102f8 <create_name+0xcc>
 80102f4:	2304      	movs	r3, #4
 80102f6:	e000      	b.n	80102fa <create_name+0xce>
 80102f8:	2300      	movs	r3, #0
 80102fa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80102fe:	e011      	b.n	8010324 <create_name+0xf8>
		w = lfn[di - 1];
 8010300:	697a      	ldr	r2, [r7, #20]
 8010302:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8010306:	4413      	add	r3, r2
 8010308:	005b      	lsls	r3, r3, #1
 801030a:	68fa      	ldr	r2, [r7, #12]
 801030c:	4413      	add	r3, r2
 801030e:	881b      	ldrh	r3, [r3, #0]
 8010310:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8010312:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010314:	2b20      	cmp	r3, #32
 8010316:	d002      	beq.n	801031e <create_name+0xf2>
 8010318:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801031a:	2b2e      	cmp	r3, #46	; 0x2e
 801031c:	d106      	bne.n	801032c <create_name+0x100>
		di--;
 801031e:	697b      	ldr	r3, [r7, #20]
 8010320:	3b01      	subs	r3, #1
 8010322:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010324:	697b      	ldr	r3, [r7, #20]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d1ea      	bne.n	8010300 <create_name+0xd4>
 801032a:	e000      	b.n	801032e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 801032c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801032e:	697b      	ldr	r3, [r7, #20]
 8010330:	005b      	lsls	r3, r3, #1
 8010332:	68fa      	ldr	r2, [r7, #12]
 8010334:	4413      	add	r3, r2
 8010336:	2200      	movs	r2, #0
 8010338:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801033a:	697b      	ldr	r3, [r7, #20]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d101      	bne.n	8010344 <create_name+0x118>
 8010340:	2306      	movs	r3, #6
 8010342:	e121      	b.n	8010588 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	3324      	adds	r3, #36	; 0x24
 8010348:	220b      	movs	r2, #11
 801034a:	2120      	movs	r1, #32
 801034c:	4618      	mov	r0, r3
 801034e:	f7fe fafa 	bl	800e946 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8010352:	2300      	movs	r3, #0
 8010354:	61bb      	str	r3, [r7, #24]
 8010356:	e002      	b.n	801035e <create_name+0x132>
 8010358:	69bb      	ldr	r3, [r7, #24]
 801035a:	3301      	adds	r3, #1
 801035c:	61bb      	str	r3, [r7, #24]
 801035e:	69bb      	ldr	r3, [r7, #24]
 8010360:	005b      	lsls	r3, r3, #1
 8010362:	68fa      	ldr	r2, [r7, #12]
 8010364:	4413      	add	r3, r2
 8010366:	881b      	ldrh	r3, [r3, #0]
 8010368:	2b20      	cmp	r3, #32
 801036a:	d0f5      	beq.n	8010358 <create_name+0x12c>
 801036c:	69bb      	ldr	r3, [r7, #24]
 801036e:	005b      	lsls	r3, r3, #1
 8010370:	68fa      	ldr	r2, [r7, #12]
 8010372:	4413      	add	r3, r2
 8010374:	881b      	ldrh	r3, [r3, #0]
 8010376:	2b2e      	cmp	r3, #46	; 0x2e
 8010378:	d0ee      	beq.n	8010358 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 801037a:	69bb      	ldr	r3, [r7, #24]
 801037c:	2b00      	cmp	r3, #0
 801037e:	d009      	beq.n	8010394 <create_name+0x168>
 8010380:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010384:	f043 0303 	orr.w	r3, r3, #3
 8010388:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 801038c:	e002      	b.n	8010394 <create_name+0x168>
 801038e:	697b      	ldr	r3, [r7, #20]
 8010390:	3b01      	subs	r3, #1
 8010392:	617b      	str	r3, [r7, #20]
 8010394:	697b      	ldr	r3, [r7, #20]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d009      	beq.n	80103ae <create_name+0x182>
 801039a:	697a      	ldr	r2, [r7, #20]
 801039c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80103a0:	4413      	add	r3, r2
 80103a2:	005b      	lsls	r3, r3, #1
 80103a4:	68fa      	ldr	r2, [r7, #12]
 80103a6:	4413      	add	r3, r2
 80103a8:	881b      	ldrh	r3, [r3, #0]
 80103aa:	2b2e      	cmp	r3, #46	; 0x2e
 80103ac:	d1ef      	bne.n	801038e <create_name+0x162>

	i = b = 0; ni = 8;
 80103ae:	2300      	movs	r3, #0
 80103b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80103b4:	2300      	movs	r3, #0
 80103b6:	623b      	str	r3, [r7, #32]
 80103b8:	2308      	movs	r3, #8
 80103ba:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80103bc:	69bb      	ldr	r3, [r7, #24]
 80103be:	1c5a      	adds	r2, r3, #1
 80103c0:	61ba      	str	r2, [r7, #24]
 80103c2:	005b      	lsls	r3, r3, #1
 80103c4:	68fa      	ldr	r2, [r7, #12]
 80103c6:	4413      	add	r3, r2
 80103c8:	881b      	ldrh	r3, [r3, #0]
 80103ca:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80103cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	f000 8090 	beq.w	80104f4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80103d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80103d6:	2b20      	cmp	r3, #32
 80103d8:	d006      	beq.n	80103e8 <create_name+0x1bc>
 80103da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80103dc:	2b2e      	cmp	r3, #46	; 0x2e
 80103de:	d10a      	bne.n	80103f6 <create_name+0x1ca>
 80103e0:	69ba      	ldr	r2, [r7, #24]
 80103e2:	697b      	ldr	r3, [r7, #20]
 80103e4:	429a      	cmp	r2, r3
 80103e6:	d006      	beq.n	80103f6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80103e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80103ec:	f043 0303 	orr.w	r3, r3, #3
 80103f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80103f4:	e07d      	b.n	80104f2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80103f6:	6a3a      	ldr	r2, [r7, #32]
 80103f8:	69fb      	ldr	r3, [r7, #28]
 80103fa:	429a      	cmp	r2, r3
 80103fc:	d203      	bcs.n	8010406 <create_name+0x1da>
 80103fe:	69ba      	ldr	r2, [r7, #24]
 8010400:	697b      	ldr	r3, [r7, #20]
 8010402:	429a      	cmp	r2, r3
 8010404:	d123      	bne.n	801044e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8010406:	69fb      	ldr	r3, [r7, #28]
 8010408:	2b0b      	cmp	r3, #11
 801040a:	d106      	bne.n	801041a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 801040c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010410:	f043 0303 	orr.w	r3, r3, #3
 8010414:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8010418:	e06f      	b.n	80104fa <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801041a:	69ba      	ldr	r2, [r7, #24]
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	429a      	cmp	r2, r3
 8010420:	d005      	beq.n	801042e <create_name+0x202>
 8010422:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010426:	f043 0303 	orr.w	r3, r3, #3
 801042a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;			/* No extension */
 801042e:	69ba      	ldr	r2, [r7, #24]
 8010430:	697b      	ldr	r3, [r7, #20]
 8010432:	429a      	cmp	r2, r3
 8010434:	d860      	bhi.n	80104f8 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8010436:	697b      	ldr	r3, [r7, #20]
 8010438:	61bb      	str	r3, [r7, #24]
 801043a:	2308      	movs	r3, #8
 801043c:	623b      	str	r3, [r7, #32]
 801043e:	230b      	movs	r3, #11
 8010440:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8010442:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010446:	009b      	lsls	r3, r3, #2
 8010448:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801044c:	e051      	b.n	80104f2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 801044e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010450:	2b7f      	cmp	r3, #127	; 0x7f
 8010452:	d914      	bls.n	801047e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8010454:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010456:	2100      	movs	r1, #0
 8010458:	4618      	mov	r0, r3
 801045a:	f001 fb9d 	bl	8011b98 <ff_convert>
 801045e:	4603      	mov	r3, r0
 8010460:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8010462:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010464:	2b00      	cmp	r3, #0
 8010466:	d004      	beq.n	8010472 <create_name+0x246>
 8010468:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801046a:	3b80      	subs	r3, #128	; 0x80
 801046c:	4a49      	ldr	r2, [pc, #292]	; (8010594 <create_name+0x368>)
 801046e:	5cd3      	ldrb	r3, [r2, r3]
 8010470:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8010472:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010476:	f043 0302 	orr.w	r3, r3, #2
 801047a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 801047e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010480:	2b00      	cmp	r3, #0
 8010482:	d007      	beq.n	8010494 <create_name+0x268>
 8010484:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010486:	4619      	mov	r1, r3
 8010488:	4843      	ldr	r0, [pc, #268]	; (8010598 <create_name+0x36c>)
 801048a:	f7fe fa9d 	bl	800e9c8 <chk_chr>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	d008      	beq.n	80104a6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8010494:	235f      	movs	r3, #95	; 0x5f
 8010496:	84bb      	strh	r3, [r7, #36]	; 0x24
 8010498:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801049c:	f043 0303 	orr.w	r3, r3, #3
 80104a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80104a4:	e01b      	b.n	80104de <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80104a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104a8:	2b40      	cmp	r3, #64	; 0x40
 80104aa:	d909      	bls.n	80104c0 <create_name+0x294>
 80104ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104ae:	2b5a      	cmp	r3, #90	; 0x5a
 80104b0:	d806      	bhi.n	80104c0 <create_name+0x294>
					b |= 2;
 80104b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104b6:	f043 0302 	orr.w	r3, r3, #2
 80104ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80104be:	e00e      	b.n	80104de <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80104c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104c2:	2b60      	cmp	r3, #96	; 0x60
 80104c4:	d90b      	bls.n	80104de <create_name+0x2b2>
 80104c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104c8:	2b7a      	cmp	r3, #122	; 0x7a
 80104ca:	d808      	bhi.n	80104de <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80104cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80104d0:	f043 0301 	orr.w	r3, r3, #1
 80104d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80104d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80104da:	3b20      	subs	r3, #32
 80104dc:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80104de:	6a3b      	ldr	r3, [r7, #32]
 80104e0:	1c5a      	adds	r2, r3, #1
 80104e2:	623a      	str	r2, [r7, #32]
 80104e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80104e6:	b2d1      	uxtb	r1, r2
 80104e8:	687a      	ldr	r2, [r7, #4]
 80104ea:	4413      	add	r3, r2
 80104ec:	460a      	mov	r2, r1
 80104ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80104f2:	e763      	b.n	80103bc <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80104f4:	bf00      	nop
 80104f6:	e000      	b.n	80104fa <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 80104f8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8010500:	2be5      	cmp	r3, #229	; 0xe5
 8010502:	d103      	bne.n	801050c <create_name+0x2e0>
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	2205      	movs	r2, #5
 8010508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 801050c:	69fb      	ldr	r3, [r7, #28]
 801050e:	2b08      	cmp	r3, #8
 8010510:	d104      	bne.n	801051c <create_name+0x2f0>
 8010512:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010516:	009b      	lsls	r3, r3, #2
 8010518:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 801051c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010520:	f003 030c 	and.w	r3, r3, #12
 8010524:	2b0c      	cmp	r3, #12
 8010526:	d005      	beq.n	8010534 <create_name+0x308>
 8010528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801052c:	f003 0303 	and.w	r3, r3, #3
 8010530:	2b03      	cmp	r3, #3
 8010532:	d105      	bne.n	8010540 <create_name+0x314>
 8010534:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010538:	f043 0302 	orr.w	r3, r3, #2
 801053c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8010540:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010544:	f003 0302 	and.w	r3, r3, #2
 8010548:	2b00      	cmp	r3, #0
 801054a:	d117      	bne.n	801057c <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 801054c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010550:	f003 0303 	and.w	r3, r3, #3
 8010554:	2b01      	cmp	r3, #1
 8010556:	d105      	bne.n	8010564 <create_name+0x338>
 8010558:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801055c:	f043 0310 	orr.w	r3, r3, #16
 8010560:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8010564:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010568:	f003 030c 	and.w	r3, r3, #12
 801056c:	2b04      	cmp	r3, #4
 801056e:	d105      	bne.n	801057c <create_name+0x350>
 8010570:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010574:	f043 0308 	orr.w	r3, r3, #8
 8010578:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8010582:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8010586:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8010588:	4618      	mov	r0, r3
 801058a:	3728      	adds	r7, #40	; 0x28
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}
 8010590:	0801f584 	.word	0x0801f584
 8010594:	08023594 	.word	0x08023594
 8010598:	0801f590 	.word	0x0801f590

0801059c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b086      	sub	sp, #24
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
 80105a4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80105a6:	687b      	ldr	r3, [r7, #4]
 80105a8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80105b0:	e002      	b.n	80105b8 <follow_path+0x1c>
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	3301      	adds	r3, #1
 80105b6:	603b      	str	r3, [r7, #0]
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	781b      	ldrb	r3, [r3, #0]
 80105bc:	2b2f      	cmp	r3, #47	; 0x2f
 80105be:	d0f8      	beq.n	80105b2 <follow_path+0x16>
 80105c0:	683b      	ldr	r3, [r7, #0]
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	2b5c      	cmp	r3, #92	; 0x5c
 80105c6:	d0f4      	beq.n	80105b2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	2200      	movs	r2, #0
 80105cc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80105ce:	683b      	ldr	r3, [r7, #0]
 80105d0:	781b      	ldrb	r3, [r3, #0]
 80105d2:	2b1f      	cmp	r3, #31
 80105d4:	d80a      	bhi.n	80105ec <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2280      	movs	r2, #128	; 0x80
 80105da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80105de:	2100      	movs	r1, #0
 80105e0:	6878      	ldr	r0, [r7, #4]
 80105e2:	f7fe ff35 	bl	800f450 <dir_sdi>
 80105e6:	4603      	mov	r3, r0
 80105e8:	75fb      	strb	r3, [r7, #23]
 80105ea:	e043      	b.n	8010674 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80105ec:	463b      	mov	r3, r7
 80105ee:	4619      	mov	r1, r3
 80105f0:	6878      	ldr	r0, [r7, #4]
 80105f2:	f7ff fe1b 	bl	801022c <create_name>
 80105f6:	4603      	mov	r3, r0
 80105f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80105fa:	7dfb      	ldrb	r3, [r7, #23]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d134      	bne.n	801066a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010600:	6878      	ldr	r0, [r7, #4]
 8010602:	f7ff fb7d 	bl	800fd00 <dir_find>
 8010606:	4603      	mov	r3, r0
 8010608:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010610:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010612:	7dfb      	ldrb	r3, [r7, #23]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d00a      	beq.n	801062e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010618:	7dfb      	ldrb	r3, [r7, #23]
 801061a:	2b04      	cmp	r3, #4
 801061c:	d127      	bne.n	801066e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801061e:	7afb      	ldrb	r3, [r7, #11]
 8010620:	f003 0304 	and.w	r3, r3, #4
 8010624:	2b00      	cmp	r3, #0
 8010626:	d122      	bne.n	801066e <follow_path+0xd2>
 8010628:	2305      	movs	r3, #5
 801062a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 801062c:	e01f      	b.n	801066e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801062e:	7afb      	ldrb	r3, [r7, #11]
 8010630:	f003 0304 	and.w	r3, r3, #4
 8010634:	2b00      	cmp	r3, #0
 8010636:	d11c      	bne.n	8010672 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010638:	693b      	ldr	r3, [r7, #16]
 801063a:	799b      	ldrb	r3, [r3, #6]
 801063c:	f003 0310 	and.w	r3, r3, #16
 8010640:	2b00      	cmp	r3, #0
 8010642:	d102      	bne.n	801064a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8010644:	2305      	movs	r3, #5
 8010646:	75fb      	strb	r3, [r7, #23]
 8010648:	e014      	b.n	8010674 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	695b      	ldr	r3, [r3, #20]
 8010654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010658:	4413      	add	r3, r2
 801065a:	4619      	mov	r1, r3
 801065c:	68f8      	ldr	r0, [r7, #12]
 801065e:	f7ff f87e 	bl	800f75e <ld_clust>
 8010662:	4602      	mov	r2, r0
 8010664:	693b      	ldr	r3, [r7, #16]
 8010666:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010668:	e7c0      	b.n	80105ec <follow_path+0x50>
			if (res != FR_OK) break;
 801066a:	bf00      	nop
 801066c:	e002      	b.n	8010674 <follow_path+0xd8>
				break;
 801066e:	bf00      	nop
 8010670:	e000      	b.n	8010674 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010672:	bf00      	nop
			}
		}
	}

	return res;
 8010674:	7dfb      	ldrb	r3, [r7, #23]
}
 8010676:	4618      	mov	r0, r3
 8010678:	3718      	adds	r7, #24
 801067a:	46bd      	mov	sp, r7
 801067c:	bd80      	pop	{r7, pc}

0801067e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801067e:	b480      	push	{r7}
 8010680:	b087      	sub	sp, #28
 8010682:	af00      	add	r7, sp, #0
 8010684:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010686:	f04f 33ff 	mov.w	r3, #4294967295
 801068a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	2b00      	cmp	r3, #0
 8010692:	d031      	beq.n	80106f8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	617b      	str	r3, [r7, #20]
 801069a:	e002      	b.n	80106a2 <get_ldnumber+0x24>
 801069c:	697b      	ldr	r3, [r7, #20]
 801069e:	3301      	adds	r3, #1
 80106a0:	617b      	str	r3, [r7, #20]
 80106a2:	697b      	ldr	r3, [r7, #20]
 80106a4:	781b      	ldrb	r3, [r3, #0]
 80106a6:	2b1f      	cmp	r3, #31
 80106a8:	d903      	bls.n	80106b2 <get_ldnumber+0x34>
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	781b      	ldrb	r3, [r3, #0]
 80106ae:	2b3a      	cmp	r3, #58	; 0x3a
 80106b0:	d1f4      	bne.n	801069c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80106b2:	697b      	ldr	r3, [r7, #20]
 80106b4:	781b      	ldrb	r3, [r3, #0]
 80106b6:	2b3a      	cmp	r3, #58	; 0x3a
 80106b8:	d11c      	bne.n	80106f4 <get_ldnumber+0x76>
			tp = *path;
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	1c5a      	adds	r2, r3, #1
 80106c4:	60fa      	str	r2, [r7, #12]
 80106c6:	781b      	ldrb	r3, [r3, #0]
 80106c8:	3b30      	subs	r3, #48	; 0x30
 80106ca:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	2b09      	cmp	r3, #9
 80106d0:	d80e      	bhi.n	80106f0 <get_ldnumber+0x72>
 80106d2:	68fa      	ldr	r2, [r7, #12]
 80106d4:	697b      	ldr	r3, [r7, #20]
 80106d6:	429a      	cmp	r2, r3
 80106d8:	d10a      	bne.n	80106f0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d107      	bne.n	80106f0 <get_ldnumber+0x72>
					vol = (int)i;
 80106e0:	68bb      	ldr	r3, [r7, #8]
 80106e2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	3301      	adds	r3, #1
 80106e8:	617b      	str	r3, [r7, #20]
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	697a      	ldr	r2, [r7, #20]
 80106ee:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80106f0:	693b      	ldr	r3, [r7, #16]
 80106f2:	e002      	b.n	80106fa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80106f4:	2300      	movs	r3, #0
 80106f6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80106f8:	693b      	ldr	r3, [r7, #16]
}
 80106fa:	4618      	mov	r0, r3
 80106fc:	371c      	adds	r7, #28
 80106fe:	46bd      	mov	sp, r7
 8010700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010704:	4770      	bx	lr
	...

08010708 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010708:	b580      	push	{r7, lr}
 801070a:	b082      	sub	sp, #8
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
 8010710:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	2200      	movs	r2, #0
 8010716:	70da      	strb	r2, [r3, #3]
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	f04f 32ff 	mov.w	r2, #4294967295
 801071e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010720:	6839      	ldr	r1, [r7, #0]
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	f7fe fb1c 	bl	800ed60 <move_window>
 8010728:	4603      	mov	r3, r0
 801072a:	2b00      	cmp	r3, #0
 801072c:	d001      	beq.n	8010732 <check_fs+0x2a>
 801072e:	2304      	movs	r3, #4
 8010730:	e038      	b.n	80107a4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	3334      	adds	r3, #52	; 0x34
 8010736:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801073a:	4618      	mov	r0, r3
 801073c:	f7fe f860 	bl	800e800 <ld_word>
 8010740:	4603      	mov	r3, r0
 8010742:	461a      	mov	r2, r3
 8010744:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010748:	429a      	cmp	r2, r3
 801074a:	d001      	beq.n	8010750 <check_fs+0x48>
 801074c:	2303      	movs	r3, #3
 801074e:	e029      	b.n	80107a4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010756:	2be9      	cmp	r3, #233	; 0xe9
 8010758:	d009      	beq.n	801076e <check_fs+0x66>
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010760:	2beb      	cmp	r3, #235	; 0xeb
 8010762:	d11e      	bne.n	80107a2 <check_fs+0x9a>
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801076a:	2b90      	cmp	r3, #144	; 0x90
 801076c:	d119      	bne.n	80107a2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	3334      	adds	r3, #52	; 0x34
 8010772:	3336      	adds	r3, #54	; 0x36
 8010774:	4618      	mov	r0, r3
 8010776:	f7fe f85b 	bl	800e830 <ld_dword>
 801077a:	4603      	mov	r3, r0
 801077c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010780:	4a0a      	ldr	r2, [pc, #40]	; (80107ac <check_fs+0xa4>)
 8010782:	4293      	cmp	r3, r2
 8010784:	d101      	bne.n	801078a <check_fs+0x82>
 8010786:	2300      	movs	r3, #0
 8010788:	e00c      	b.n	80107a4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	3334      	adds	r3, #52	; 0x34
 801078e:	3352      	adds	r3, #82	; 0x52
 8010790:	4618      	mov	r0, r3
 8010792:	f7fe f84d 	bl	800e830 <ld_dword>
 8010796:	4602      	mov	r2, r0
 8010798:	4b05      	ldr	r3, [pc, #20]	; (80107b0 <check_fs+0xa8>)
 801079a:	429a      	cmp	r2, r3
 801079c:	d101      	bne.n	80107a2 <check_fs+0x9a>
 801079e:	2300      	movs	r3, #0
 80107a0:	e000      	b.n	80107a4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80107a2:	2302      	movs	r3, #2
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	3708      	adds	r7, #8
 80107a8:	46bd      	mov	sp, r7
 80107aa:	bd80      	pop	{r7, pc}
 80107ac:	00544146 	.word	0x00544146
 80107b0:	33544146 	.word	0x33544146

080107b4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b096      	sub	sp, #88	; 0x58
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	4613      	mov	r3, r2
 80107c0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80107c2:	68bb      	ldr	r3, [r7, #8]
 80107c4:	2200      	movs	r2, #0
 80107c6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80107c8:	68f8      	ldr	r0, [r7, #12]
 80107ca:	f7ff ff58 	bl	801067e <get_ldnumber>
 80107ce:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80107d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	da01      	bge.n	80107da <find_volume+0x26>
 80107d6:	230b      	movs	r3, #11
 80107d8:	e231      	b.n	8010c3e <find_volume+0x48a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80107da:	4aa8      	ldr	r2, [pc, #672]	; (8010a7c <find_volume+0x2c8>)
 80107dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107e2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80107e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d101      	bne.n	80107ee <find_volume+0x3a>
 80107ea:	230c      	movs	r3, #12
 80107ec:	e227      	b.n	8010c3e <find_volume+0x48a>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80107ee:	68bb      	ldr	r3, [r7, #8]
 80107f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80107f2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80107f4:	79fb      	ldrb	r3, [r7, #7]
 80107f6:	f023 0301 	bic.w	r3, r3, #1
 80107fa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80107fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d01a      	beq.n	801083a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8010804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010806:	785b      	ldrb	r3, [r3, #1]
 8010808:	4618      	mov	r0, r3
 801080a:	f7fd ff5b 	bl	800e6c4 <disk_status>
 801080e:	4603      	mov	r3, r0
 8010810:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010814:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010818:	f003 0301 	and.w	r3, r3, #1
 801081c:	2b00      	cmp	r3, #0
 801081e:	d10c      	bne.n	801083a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010820:	79fb      	ldrb	r3, [r7, #7]
 8010822:	2b00      	cmp	r3, #0
 8010824:	d007      	beq.n	8010836 <find_volume+0x82>
 8010826:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801082a:	f003 0304 	and.w	r3, r3, #4
 801082e:	2b00      	cmp	r3, #0
 8010830:	d001      	beq.n	8010836 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010832:	230a      	movs	r3, #10
 8010834:	e203      	b.n	8010c3e <find_volume+0x48a>
			}
			return FR_OK;				/* The file system object is valid */
 8010836:	2300      	movs	r3, #0
 8010838:	e201      	b.n	8010c3e <find_volume+0x48a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801083a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083c:	2200      	movs	r2, #0
 801083e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010842:	b2da      	uxtb	r2, r3
 8010844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010846:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801084a:	785b      	ldrb	r3, [r3, #1]
 801084c:	4618      	mov	r0, r3
 801084e:	f7fd ff53 	bl	800e6f8 <disk_initialize>
 8010852:	4603      	mov	r3, r0
 8010854:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010858:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801085c:	f003 0301 	and.w	r3, r3, #1
 8010860:	2b00      	cmp	r3, #0
 8010862:	d001      	beq.n	8010868 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010864:	2303      	movs	r3, #3
 8010866:	e1ea      	b.n	8010c3e <find_volume+0x48a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010868:	79fb      	ldrb	r3, [r7, #7]
 801086a:	2b00      	cmp	r3, #0
 801086c:	d007      	beq.n	801087e <find_volume+0xca>
 801086e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010872:	f003 0304 	and.w	r3, r3, #4
 8010876:	2b00      	cmp	r3, #0
 8010878:	d001      	beq.n	801087e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801087a:	230a      	movs	r3, #10
 801087c:	e1df      	b.n	8010c3e <find_volume+0x48a>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801087e:	2300      	movs	r3, #0
 8010880:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010882:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010884:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010886:	f7ff ff3f 	bl	8010708 <check_fs>
 801088a:	4603      	mov	r3, r0
 801088c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010890:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010894:	2b02      	cmp	r3, #2
 8010896:	d14b      	bne.n	8010930 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010898:	2300      	movs	r3, #0
 801089a:	643b      	str	r3, [r7, #64]	; 0x40
 801089c:	e01f      	b.n	80108de <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801089e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80108a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108a6:	011b      	lsls	r3, r3, #4
 80108a8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80108ac:	4413      	add	r3, r2
 80108ae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80108b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b2:	3304      	adds	r3, #4
 80108b4:	781b      	ldrb	r3, [r3, #0]
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d006      	beq.n	80108c8 <find_volume+0x114>
 80108ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108bc:	3308      	adds	r3, #8
 80108be:	4618      	mov	r0, r3
 80108c0:	f7fd ffb6 	bl	800e830 <ld_dword>
 80108c4:	4602      	mov	r2, r0
 80108c6:	e000      	b.n	80108ca <find_volume+0x116>
 80108c8:	2200      	movs	r2, #0
 80108ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108cc:	009b      	lsls	r3, r3, #2
 80108ce:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80108d2:	440b      	add	r3, r1
 80108d4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80108d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108da:	3301      	adds	r3, #1
 80108dc:	643b      	str	r3, [r7, #64]	; 0x40
 80108de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108e0:	2b03      	cmp	r3, #3
 80108e2:	d9dc      	bls.n	801089e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80108e4:	2300      	movs	r3, #0
 80108e6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80108e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d002      	beq.n	80108f4 <find_volume+0x140>
 80108ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108f0:	3b01      	subs	r3, #1
 80108f2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80108f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108f6:	009b      	lsls	r3, r3, #2
 80108f8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80108fc:	4413      	add	r3, r2
 80108fe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010902:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010904:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010906:	2b00      	cmp	r3, #0
 8010908:	d005      	beq.n	8010916 <find_volume+0x162>
 801090a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801090c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801090e:	f7ff fefb 	bl	8010708 <check_fs>
 8010912:	4603      	mov	r3, r0
 8010914:	e000      	b.n	8010918 <find_volume+0x164>
 8010916:	2303      	movs	r3, #3
 8010918:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801091c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010920:	2b01      	cmp	r3, #1
 8010922:	d905      	bls.n	8010930 <find_volume+0x17c>
 8010924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010926:	3301      	adds	r3, #1
 8010928:	643b      	str	r3, [r7, #64]	; 0x40
 801092a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801092c:	2b03      	cmp	r3, #3
 801092e:	d9e1      	bls.n	80108f4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010930:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010934:	2b04      	cmp	r3, #4
 8010936:	d101      	bne.n	801093c <find_volume+0x188>
 8010938:	2301      	movs	r3, #1
 801093a:	e180      	b.n	8010c3e <find_volume+0x48a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801093c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010940:	2b01      	cmp	r3, #1
 8010942:	d901      	bls.n	8010948 <find_volume+0x194>
 8010944:	230d      	movs	r3, #13
 8010946:	e17a      	b.n	8010c3e <find_volume+0x48a>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801094a:	3334      	adds	r3, #52	; 0x34
 801094c:	330b      	adds	r3, #11
 801094e:	4618      	mov	r0, r3
 8010950:	f7fd ff56 	bl	800e800 <ld_word>
 8010954:	4603      	mov	r3, r0
 8010956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801095a:	d001      	beq.n	8010960 <find_volume+0x1ac>
 801095c:	230d      	movs	r3, #13
 801095e:	e16e      	b.n	8010c3e <find_volume+0x48a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010962:	3334      	adds	r3, #52	; 0x34
 8010964:	3316      	adds	r3, #22
 8010966:	4618      	mov	r0, r3
 8010968:	f7fd ff4a 	bl	800e800 <ld_word>
 801096c:	4603      	mov	r3, r0
 801096e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010970:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010972:	2b00      	cmp	r3, #0
 8010974:	d106      	bne.n	8010984 <find_volume+0x1d0>
 8010976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010978:	3334      	adds	r3, #52	; 0x34
 801097a:	3324      	adds	r3, #36	; 0x24
 801097c:	4618      	mov	r0, r3
 801097e:	f7fd ff57 	bl	800e830 <ld_dword>
 8010982:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010986:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010988:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801098a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801098c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8010990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010992:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010996:	789b      	ldrb	r3, [r3, #2]
 8010998:	2b01      	cmp	r3, #1
 801099a:	d005      	beq.n	80109a8 <find_volume+0x1f4>
 801099c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801099e:	789b      	ldrb	r3, [r3, #2]
 80109a0:	2b02      	cmp	r3, #2
 80109a2:	d001      	beq.n	80109a8 <find_volume+0x1f4>
 80109a4:	230d      	movs	r3, #13
 80109a6:	e14a      	b.n	8010c3e <find_volume+0x48a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80109a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109aa:	789b      	ldrb	r3, [r3, #2]
 80109ac:	461a      	mov	r2, r3
 80109ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109b0:	fb02 f303 	mul.w	r3, r2, r3
 80109b4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80109b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80109bc:	b29a      	uxth	r2, r3
 80109be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80109c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c4:	895b      	ldrh	r3, [r3, #10]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d008      	beq.n	80109dc <find_volume+0x228>
 80109ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109cc:	895b      	ldrh	r3, [r3, #10]
 80109ce:	461a      	mov	r2, r3
 80109d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109d2:	895b      	ldrh	r3, [r3, #10]
 80109d4:	3b01      	subs	r3, #1
 80109d6:	4013      	ands	r3, r2
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d001      	beq.n	80109e0 <find_volume+0x22c>
 80109dc:	230d      	movs	r3, #13
 80109de:	e12e      	b.n	8010c3e <find_volume+0x48a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80109e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109e2:	3334      	adds	r3, #52	; 0x34
 80109e4:	3311      	adds	r3, #17
 80109e6:	4618      	mov	r0, r3
 80109e8:	f7fd ff0a 	bl	800e800 <ld_word>
 80109ec:	4603      	mov	r3, r0
 80109ee:	461a      	mov	r2, r3
 80109f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109f2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80109f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109f6:	891b      	ldrh	r3, [r3, #8]
 80109f8:	f003 030f 	and.w	r3, r3, #15
 80109fc:	b29b      	uxth	r3, r3
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d001      	beq.n	8010a06 <find_volume+0x252>
 8010a02:	230d      	movs	r3, #13
 8010a04:	e11b      	b.n	8010c3e <find_volume+0x48a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a08:	3334      	adds	r3, #52	; 0x34
 8010a0a:	3313      	adds	r3, #19
 8010a0c:	4618      	mov	r0, r3
 8010a0e:	f7fd fef7 	bl	800e800 <ld_word>
 8010a12:	4603      	mov	r3, r0
 8010a14:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d106      	bne.n	8010a2a <find_volume+0x276>
 8010a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a1e:	3334      	adds	r3, #52	; 0x34
 8010a20:	3320      	adds	r3, #32
 8010a22:	4618      	mov	r0, r3
 8010a24:	f7fd ff04 	bl	800e830 <ld_dword>
 8010a28:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a2c:	3334      	adds	r3, #52	; 0x34
 8010a2e:	330e      	adds	r3, #14
 8010a30:	4618      	mov	r0, r3
 8010a32:	f7fd fee5 	bl	800e800 <ld_word>
 8010a36:	4603      	mov	r3, r0
 8010a38:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010a3a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d101      	bne.n	8010a44 <find_volume+0x290>
 8010a40:	230d      	movs	r3, #13
 8010a42:	e0fc      	b.n	8010c3e <find_volume+0x48a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010a44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a48:	4413      	add	r3, r2
 8010a4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a4c:	8912      	ldrh	r2, [r2, #8]
 8010a4e:	0912      	lsrs	r2, r2, #4
 8010a50:	b292      	uxth	r2, r2
 8010a52:	4413      	add	r3, r2
 8010a54:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010a56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a5a:	429a      	cmp	r2, r3
 8010a5c:	d201      	bcs.n	8010a62 <find_volume+0x2ae>
 8010a5e:	230d      	movs	r3, #13
 8010a60:	e0ed      	b.n	8010c3e <find_volume+0x48a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010a62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a66:	1ad3      	subs	r3, r2, r3
 8010a68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a6a:	8952      	ldrh	r2, [r2, #10]
 8010a6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8010a70:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d103      	bne.n	8010a80 <find_volume+0x2cc>
 8010a78:	230d      	movs	r3, #13
 8010a7a:	e0e0      	b.n	8010c3e <find_volume+0x48a>
 8010a7c:	200207d4 	.word	0x200207d4
		fmt = FS_FAT32;
 8010a80:	2303      	movs	r3, #3
 8010a82:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a88:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010a8c:	4293      	cmp	r3, r2
 8010a8e:	d802      	bhi.n	8010a96 <find_volume+0x2e2>
 8010a90:	2302      	movs	r3, #2
 8010a92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a98:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010a9c:	4293      	cmp	r3, r2
 8010a9e:	d802      	bhi.n	8010aa6 <find_volume+0x2f2>
 8010aa0:	2301      	movs	r3, #1
 8010aa2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aa8:	1c9a      	adds	r2, r3, #2
 8010aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010aac:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8010aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010ab2:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010ab4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ab8:	441a      	add	r2, r3
 8010aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010abc:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8010abe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac2:	441a      	add	r2, r3
 8010ac4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ac6:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8010ac8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010acc:	2b03      	cmp	r3, #3
 8010ace:	d11e      	bne.n	8010b0e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ad2:	3334      	adds	r3, #52	; 0x34
 8010ad4:	332a      	adds	r3, #42	; 0x2a
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f7fd fe92 	bl	800e800 <ld_word>
 8010adc:	4603      	mov	r3, r0
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d001      	beq.n	8010ae6 <find_volume+0x332>
 8010ae2:	230d      	movs	r3, #13
 8010ae4:	e0ab      	b.n	8010c3e <find_volume+0x48a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ae8:	891b      	ldrh	r3, [r3, #8]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d001      	beq.n	8010af2 <find_volume+0x33e>
 8010aee:	230d      	movs	r3, #13
 8010af0:	e0a5      	b.n	8010c3e <find_volume+0x48a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010af4:	3334      	adds	r3, #52	; 0x34
 8010af6:	332c      	adds	r3, #44	; 0x2c
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fd fe99 	bl	800e830 <ld_dword>
 8010afe:	4602      	mov	r2, r0
 8010b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b02:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b06:	699b      	ldr	r3, [r3, #24]
 8010b08:	009b      	lsls	r3, r3, #2
 8010b0a:	647b      	str	r3, [r7, #68]	; 0x44
 8010b0c:	e01f      	b.n	8010b4e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b10:	891b      	ldrh	r3, [r3, #8]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d101      	bne.n	8010b1a <find_volume+0x366>
 8010b16:	230d      	movs	r3, #13
 8010b18:	e091      	b.n	8010c3e <find_volume+0x48a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010b1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b20:	441a      	add	r2, r3
 8010b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b24:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010b26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b2a:	2b02      	cmp	r3, #2
 8010b2c:	d103      	bne.n	8010b36 <find_volume+0x382>
 8010b2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b30:	699b      	ldr	r3, [r3, #24]
 8010b32:	005b      	lsls	r3, r3, #1
 8010b34:	e00a      	b.n	8010b4c <find_volume+0x398>
 8010b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b38:	699a      	ldr	r2, [r3, #24]
 8010b3a:	4613      	mov	r3, r2
 8010b3c:	005b      	lsls	r3, r3, #1
 8010b3e:	4413      	add	r3, r2
 8010b40:	085a      	lsrs	r2, r3, #1
 8010b42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b44:	699b      	ldr	r3, [r3, #24]
 8010b46:	f003 0301 	and.w	r3, r3, #1
 8010b4a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010b4c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b50:	69da      	ldr	r2, [r3, #28]
 8010b52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b54:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8010b58:	0a5b      	lsrs	r3, r3, #9
 8010b5a:	429a      	cmp	r2, r3
 8010b5c:	d201      	bcs.n	8010b62 <find_volume+0x3ae>
 8010b5e:	230d      	movs	r3, #13
 8010b60:	e06d      	b.n	8010c3e <find_volume+0x48a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b64:	f04f 32ff 	mov.w	r2, #4294967295
 8010b68:	615a      	str	r2, [r3, #20]
 8010b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b6c:	695a      	ldr	r2, [r3, #20]
 8010b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b70:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b74:	2280      	movs	r2, #128	; 0x80
 8010b76:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010b78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b7c:	2b03      	cmp	r3, #3
 8010b7e:	d149      	bne.n	8010c14 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b82:	3334      	adds	r3, #52	; 0x34
 8010b84:	3330      	adds	r3, #48	; 0x30
 8010b86:	4618      	mov	r0, r3
 8010b88:	f7fd fe3a 	bl	800e800 <ld_word>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	2b01      	cmp	r3, #1
 8010b90:	d140      	bne.n	8010c14 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010b92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b94:	3301      	adds	r3, #1
 8010b96:	4619      	mov	r1, r3
 8010b98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010b9a:	f7fe f8e1 	bl	800ed60 <move_window>
 8010b9e:	4603      	mov	r3, r0
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d137      	bne.n	8010c14 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8010ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bac:	3334      	adds	r3, #52	; 0x34
 8010bae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	f7fd fe24 	bl	800e800 <ld_word>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	461a      	mov	r2, r3
 8010bbc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010bc0:	429a      	cmp	r2, r3
 8010bc2:	d127      	bne.n	8010c14 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bc6:	3334      	adds	r3, #52	; 0x34
 8010bc8:	4618      	mov	r0, r3
 8010bca:	f7fd fe31 	bl	800e830 <ld_dword>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	4b1d      	ldr	r3, [pc, #116]	; (8010c48 <find_volume+0x494>)
 8010bd2:	429a      	cmp	r2, r3
 8010bd4:	d11e      	bne.n	8010c14 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd8:	3334      	adds	r3, #52	; 0x34
 8010bda:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010bde:	4618      	mov	r0, r3
 8010be0:	f7fd fe26 	bl	800e830 <ld_dword>
 8010be4:	4602      	mov	r2, r0
 8010be6:	4b19      	ldr	r3, [pc, #100]	; (8010c4c <find_volume+0x498>)
 8010be8:	429a      	cmp	r2, r3
 8010bea:	d113      	bne.n	8010c14 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bee:	3334      	adds	r3, #52	; 0x34
 8010bf0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	f7fd fe1b 	bl	800e830 <ld_dword>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bfe:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c02:	3334      	adds	r3, #52	; 0x34
 8010c04:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010c08:	4618      	mov	r0, r3
 8010c0a:	f7fd fe11 	bl	800e830 <ld_dword>
 8010c0e:	4602      	mov	r2, r0
 8010c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c12:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c16:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010c1a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010c1c:	4b0c      	ldr	r3, [pc, #48]	; (8010c50 <find_volume+0x49c>)
 8010c1e:	881b      	ldrh	r3, [r3, #0]
 8010c20:	3301      	adds	r3, #1
 8010c22:	b29a      	uxth	r2, r3
 8010c24:	4b0a      	ldr	r3, [pc, #40]	; (8010c50 <find_volume+0x49c>)
 8010c26:	801a      	strh	r2, [r3, #0]
 8010c28:	4b09      	ldr	r3, [pc, #36]	; (8010c50 <find_volume+0x49c>)
 8010c2a:	881a      	ldrh	r2, [r3, #0]
 8010c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c2e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8010c30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c32:	4a08      	ldr	r2, [pc, #32]	; (8010c54 <find_volume+0x4a0>)
 8010c34:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010c36:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010c38:	f7fe f82a 	bl	800ec90 <clear_lock>
#endif
	return FR_OK;
 8010c3c:	2300      	movs	r3, #0
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3758      	adds	r7, #88	; 0x58
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	41615252 	.word	0x41615252
 8010c4c:	61417272 	.word	0x61417272
 8010c50:	200207d8 	.word	0x200207d8
 8010c54:	200207fc 	.word	0x200207fc

08010c58 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b084      	sub	sp, #16
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
 8010c60:	6039      	str	r1, [r7, #0]
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8010c62:	687b      	ldr	r3, [r7, #4]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d01a      	beq.n	8010c9e <validate+0x46>
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d016      	beq.n	8010c9e <validate+0x46>
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	781b      	ldrb	r3, [r3, #0]
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d011      	beq.n	8010c9e <validate+0x46>
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	88da      	ldrh	r2, [r3, #6]
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	889b      	ldrh	r3, [r3, #4]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d10a      	bne.n	8010c9e <validate+0x46>
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	785b      	ldrb	r3, [r3, #1]
 8010c8e:	4618      	mov	r0, r3
 8010c90:	f7fd fd18 	bl	800e6c4 <disk_status>
 8010c94:	4603      	mov	r3, r0
 8010c96:	f003 0301 	and.w	r3, r3, #1
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d005      	beq.n	8010caa <validate+0x52>
		*fs = 0;
 8010c9e:	683b      	ldr	r3, [r7, #0]
 8010ca0:	2200      	movs	r2, #0
 8010ca2:	601a      	str	r2, [r3, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8010ca4:	2309      	movs	r3, #9
 8010ca6:	73fb      	strb	r3, [r7, #15]
 8010ca8:	e005      	b.n	8010cb6 <validate+0x5e>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	681a      	ldr	r2, [r3, #0]
 8010cae:	683b      	ldr	r3, [r7, #0]
 8010cb0:	601a      	str	r2, [r3, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 8010cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8010cb8:	4618      	mov	r0, r3
 8010cba:	3710      	adds	r7, #16
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	bd80      	pop	{r7, pc}

08010cc0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010cc0:	b580      	push	{r7, lr}
 8010cc2:	b088      	sub	sp, #32
 8010cc4:	af00      	add	r7, sp, #0
 8010cc6:	60f8      	str	r0, [r7, #12]
 8010cc8:	60b9      	str	r1, [r7, #8]
 8010cca:	4613      	mov	r3, r2
 8010ccc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010cce:	68bb      	ldr	r3, [r7, #8]
 8010cd0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010cd2:	f107 0310 	add.w	r3, r7, #16
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	f7ff fcd1 	bl	801067e <get_ldnumber>
 8010cdc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010cde:	69fb      	ldr	r3, [r7, #28]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	da01      	bge.n	8010ce8 <f_mount+0x28>
 8010ce4:	230b      	movs	r3, #11
 8010ce6:	e02b      	b.n	8010d40 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010ce8:	4a17      	ldr	r2, [pc, #92]	; (8010d48 <f_mount+0x88>)
 8010cea:	69fb      	ldr	r3, [r7, #28]
 8010cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010cf0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010cf2:	69bb      	ldr	r3, [r7, #24]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d005      	beq.n	8010d04 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010cf8:	69b8      	ldr	r0, [r7, #24]
 8010cfa:	f7fd ffc9 	bl	800ec90 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010cfe:	69bb      	ldr	r3, [r7, #24]
 8010d00:	2200      	movs	r2, #0
 8010d02:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d002      	beq.n	8010d10 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010d10:	68fa      	ldr	r2, [r7, #12]
 8010d12:	490d      	ldr	r1, [pc, #52]	; (8010d48 <f_mount+0x88>)
 8010d14:	69fb      	ldr	r3, [r7, #28]
 8010d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d002      	beq.n	8010d26 <f_mount+0x66>
 8010d20:	79fb      	ldrb	r3, [r7, #7]
 8010d22:	2b01      	cmp	r3, #1
 8010d24:	d001      	beq.n	8010d2a <f_mount+0x6a>
 8010d26:	2300      	movs	r3, #0
 8010d28:	e00a      	b.n	8010d40 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010d2a:	f107 010c 	add.w	r1, r7, #12
 8010d2e:	f107 0308 	add.w	r3, r7, #8
 8010d32:	2200      	movs	r2, #0
 8010d34:	4618      	mov	r0, r3
 8010d36:	f7ff fd3d 	bl	80107b4 <find_volume>
 8010d3a:	4603      	mov	r3, r0
 8010d3c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d40:	4618      	mov	r0, r3
 8010d42:	3720      	adds	r7, #32
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	200207d4 	.word	0x200207d4

08010d4c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b09a      	sub	sp, #104	; 0x68
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	60f8      	str	r0, [r7, #12]
 8010d54:	60b9      	str	r1, [r7, #8]
 8010d56:	4613      	mov	r3, r2
 8010d58:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d101      	bne.n	8010d64 <f_open+0x18>
 8010d60:	2309      	movs	r3, #9
 8010d62:	e1ad      	b.n	80110c0 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010d64:	79fb      	ldrb	r3, [r7, #7]
 8010d66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010d6a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010d6c:	79fa      	ldrb	r2, [r7, #7]
 8010d6e:	f107 0110 	add.w	r1, r7, #16
 8010d72:	f107 0308 	add.w	r3, r7, #8
 8010d76:	4618      	mov	r0, r3
 8010d78:	f7ff fd1c 	bl	80107b4 <find_volume>
 8010d7c:	4603      	mov	r3, r0
 8010d7e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8010d82:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	f040 8191 	bne.w	80110ae <f_open+0x362>
		dj.obj.fs = fs;
 8010d8c:	693b      	ldr	r3, [r7, #16]
 8010d8e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010d90:	68ba      	ldr	r2, [r7, #8]
 8010d92:	f107 0314 	add.w	r3, r7, #20
 8010d96:	4611      	mov	r1, r2
 8010d98:	4618      	mov	r0, r3
 8010d9a:	f7ff fbff 	bl	801059c <follow_path>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010da4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d11a      	bne.n	8010de2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010dac:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010db0:	b25b      	sxtb	r3, r3
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	da03      	bge.n	8010dbe <f_open+0x72>
				res = FR_INVALID_NAME;
 8010db6:	2306      	movs	r3, #6
 8010db8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010dbc:	e011      	b.n	8010de2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010dbe:	79fb      	ldrb	r3, [r7, #7]
 8010dc0:	f023 0301 	bic.w	r3, r3, #1
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	bf14      	ite	ne
 8010dc8:	2301      	movne	r3, #1
 8010dca:	2300      	moveq	r3, #0
 8010dcc:	b2db      	uxtb	r3, r3
 8010dce:	461a      	mov	r2, r3
 8010dd0:	f107 0314 	add.w	r3, r7, #20
 8010dd4:	4611      	mov	r1, r2
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7fd fe12 	bl	800ea00 <chk_lock>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010de2:	79fb      	ldrb	r3, [r7, #7]
 8010de4:	f003 031c 	and.w	r3, r3, #28
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d07f      	beq.n	8010eec <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8010dec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d017      	beq.n	8010e24 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010df4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010df8:	2b04      	cmp	r3, #4
 8010dfa:	d10e      	bne.n	8010e1a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010dfc:	f7fd fe5c 	bl	800eab8 <enq_lock>
 8010e00:	4603      	mov	r3, r0
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d006      	beq.n	8010e14 <f_open+0xc8>
 8010e06:	f107 0314 	add.w	r3, r7, #20
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	f7ff f838 	bl	800fe80 <dir_register>
 8010e10:	4603      	mov	r3, r0
 8010e12:	e000      	b.n	8010e16 <f_open+0xca>
 8010e14:	2312      	movs	r3, #18
 8010e16:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010e1a:	79fb      	ldrb	r3, [r7, #7]
 8010e1c:	f043 0308 	orr.w	r3, r3, #8
 8010e20:	71fb      	strb	r3, [r7, #7]
 8010e22:	e010      	b.n	8010e46 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010e24:	7ebb      	ldrb	r3, [r7, #26]
 8010e26:	f003 0311 	and.w	r3, r3, #17
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d003      	beq.n	8010e36 <f_open+0xea>
					res = FR_DENIED;
 8010e2e:	2307      	movs	r3, #7
 8010e30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010e34:	e007      	b.n	8010e46 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010e36:	79fb      	ldrb	r3, [r7, #7]
 8010e38:	f003 0304 	and.w	r3, r3, #4
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d002      	beq.n	8010e46 <f_open+0xfa>
 8010e40:	2308      	movs	r3, #8
 8010e42:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010e46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d168      	bne.n	8010f20 <f_open+0x1d4>
 8010e4e:	79fb      	ldrb	r3, [r7, #7]
 8010e50:	f003 0308 	and.w	r3, r3, #8
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d063      	beq.n	8010f20 <f_open+0x1d4>
				dw = GET_FATTIME();
 8010e58:	f003 fae6 	bl	8014428 <get_fattime>
 8010e5c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e60:	330e      	adds	r3, #14
 8010e62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010e64:	4618      	mov	r0, r3
 8010e66:	f7fd fd21 	bl	800e8ac <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e6c:	3316      	adds	r3, #22
 8010e6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010e70:	4618      	mov	r0, r3
 8010e72:	f7fd fd1b 	bl	800e8ac <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e78:	330b      	adds	r3, #11
 8010e7a:	2220      	movs	r2, #32
 8010e7c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010e7e:	693b      	ldr	r3, [r7, #16]
 8010e80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010e82:	4611      	mov	r1, r2
 8010e84:	4618      	mov	r0, r3
 8010e86:	f7fe fc6a 	bl	800f75e <ld_clust>
 8010e8a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010e8c:	693b      	ldr	r3, [r7, #16]
 8010e8e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010e90:	2200      	movs	r2, #0
 8010e92:	4618      	mov	r0, r3
 8010e94:	f7fe fc82 	bl	800f79c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e9a:	331c      	adds	r3, #28
 8010e9c:	2100      	movs	r1, #0
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	f7fd fd04 	bl	800e8ac <st_dword>
					fs->wflag = 1;
 8010ea4:	693b      	ldr	r3, [r7, #16]
 8010ea6:	2201      	movs	r2, #1
 8010ea8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d037      	beq.n	8010f20 <f_open+0x1d4>
						dw = fs->winsect;
 8010eb0:	693b      	ldr	r3, [r7, #16]
 8010eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eb4:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8010eb6:	f107 0314 	add.w	r3, r7, #20
 8010eba:	2200      	movs	r2, #0
 8010ebc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f7fe f995 	bl	800f1ee <remove_chain>
 8010ec4:	4603      	mov	r3, r0
 8010ec6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8010eca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d126      	bne.n	8010f20 <f_open+0x1d4>
							res = move_window(fs, dw);
 8010ed2:	693b      	ldr	r3, [r7, #16]
 8010ed4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010ed6:	4618      	mov	r0, r3
 8010ed8:	f7fd ff42 	bl	800ed60 <move_window>
 8010edc:	4603      	mov	r3, r0
 8010ede:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010ee2:	693b      	ldr	r3, [r7, #16]
 8010ee4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010ee6:	3a01      	subs	r2, #1
 8010ee8:	611a      	str	r2, [r3, #16]
 8010eea:	e019      	b.n	8010f20 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010eec:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d115      	bne.n	8010f20 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010ef4:	7ebb      	ldrb	r3, [r7, #26]
 8010ef6:	f003 0310 	and.w	r3, r3, #16
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d003      	beq.n	8010f06 <f_open+0x1ba>
					res = FR_NO_FILE;
 8010efe:	2304      	movs	r3, #4
 8010f00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8010f04:	e00c      	b.n	8010f20 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010f06:	79fb      	ldrb	r3, [r7, #7]
 8010f08:	f003 0302 	and.w	r3, r3, #2
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d007      	beq.n	8010f20 <f_open+0x1d4>
 8010f10:	7ebb      	ldrb	r3, [r7, #26]
 8010f12:	f003 0301 	and.w	r3, r3, #1
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d002      	beq.n	8010f20 <f_open+0x1d4>
						res = FR_DENIED;
 8010f1a:	2307      	movs	r3, #7
 8010f1c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8010f20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d128      	bne.n	8010f7a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010f28:	79fb      	ldrb	r3, [r7, #7]
 8010f2a:	f003 0308 	and.w	r3, r3, #8
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d003      	beq.n	8010f3a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8010f32:	79fb      	ldrb	r3, [r7, #7]
 8010f34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f38:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010f3a:	693b      	ldr	r3, [r7, #16]
 8010f3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8010f42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010f48:	79fb      	ldrb	r3, [r7, #7]
 8010f4a:	f023 0301 	bic.w	r3, r3, #1
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	bf14      	ite	ne
 8010f52:	2301      	movne	r3, #1
 8010f54:	2300      	moveq	r3, #0
 8010f56:	b2db      	uxtb	r3, r3
 8010f58:	461a      	mov	r2, r3
 8010f5a:	f107 0314 	add.w	r3, r7, #20
 8010f5e:	4611      	mov	r1, r2
 8010f60:	4618      	mov	r0, r3
 8010f62:	f7fd fdcb 	bl	800eafc <inc_lock>
 8010f66:	4602      	mov	r2, r0
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	691b      	ldr	r3, [r3, #16]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d102      	bne.n	8010f7a <f_open+0x22e>
 8010f74:	2302      	movs	r3, #2
 8010f76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010f7a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	f040 8095 	bne.w	80110ae <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010f84:	693b      	ldr	r3, [r7, #16]
 8010f86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010f88:	4611      	mov	r1, r2
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f7fe fbe7 	bl	800f75e <ld_clust>
 8010f90:	4602      	mov	r2, r0
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010f98:	331c      	adds	r3, #28
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f7fd fc48 	bl	800e830 <ld_dword>
 8010fa0:	4602      	mov	r2, r0
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	2200      	movs	r2, #0
 8010faa:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8010fac:	693a      	ldr	r2, [r7, #16]
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010fb2:	693b      	ldr	r3, [r7, #16]
 8010fb4:	88da      	ldrh	r2, [r3, #6]
 8010fb6:	68fb      	ldr	r3, [r7, #12]
 8010fb8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	79fa      	ldrb	r2, [r7, #7]
 8010fbe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	2200      	movs	r2, #0
 8010fca:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	2200      	movs	r2, #0
 8010fd0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	3330      	adds	r3, #48	; 0x30
 8010fd6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010fda:	2100      	movs	r1, #0
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f7fd fcb2 	bl	800e946 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010fe2:	79fb      	ldrb	r3, [r7, #7]
 8010fe4:	f003 0320 	and.w	r3, r3, #32
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d060      	beq.n	80110ae <f_open+0x362>
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	68db      	ldr	r3, [r3, #12]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d05c      	beq.n	80110ae <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	68da      	ldr	r2, [r3, #12]
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010ffc:	693b      	ldr	r3, [r7, #16]
 8010ffe:	895b      	ldrh	r3, [r3, #10]
 8011000:	025b      	lsls	r3, r3, #9
 8011002:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	689b      	ldr	r3, [r3, #8]
 8011008:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	68db      	ldr	r3, [r3, #12]
 801100e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011010:	e016      	b.n	8011040 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8011016:	4618      	mov	r0, r3
 8011018:	f7fd ff5d 	bl	800eed6 <get_fat>
 801101c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801101e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011020:	2b01      	cmp	r3, #1
 8011022:	d802      	bhi.n	801102a <f_open+0x2de>
 8011024:	2302      	movs	r3, #2
 8011026:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801102a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011030:	d102      	bne.n	8011038 <f_open+0x2ec>
 8011032:	2301      	movs	r3, #1
 8011034:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011038:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801103a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801103c:	1ad3      	subs	r3, r2, r3
 801103e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011040:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011044:	2b00      	cmp	r3, #0
 8011046:	d103      	bne.n	8011050 <f_open+0x304>
 8011048:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801104a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801104c:	429a      	cmp	r2, r3
 801104e:	d8e0      	bhi.n	8011012 <f_open+0x2c6>
				}
				fp->clust = clst;
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011054:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011056:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801105a:	2b00      	cmp	r3, #0
 801105c:	d127      	bne.n	80110ae <f_open+0x362>
 801105e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011064:	2b00      	cmp	r3, #0
 8011066:	d022      	beq.n	80110ae <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8011068:	693b      	ldr	r3, [r7, #16]
 801106a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801106c:	4618      	mov	r0, r3
 801106e:	f7fd ff13 	bl	800ee98 <clust2sect>
 8011072:	64f8      	str	r0, [r7, #76]	; 0x4c
 8011074:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011076:	2b00      	cmp	r3, #0
 8011078:	d103      	bne.n	8011082 <f_open+0x336>
						res = FR_INT_ERR;
 801107a:	2302      	movs	r3, #2
 801107c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011080:	e015      	b.n	80110ae <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011084:	0a5a      	lsrs	r2, r3, #9
 8011086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011088:	441a      	add	r2, r3
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801108e:	693b      	ldr	r3, [r7, #16]
 8011090:	7858      	ldrb	r0, [r3, #1]
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	6a1a      	ldr	r2, [r3, #32]
 801109c:	2301      	movs	r3, #1
 801109e:	f7fd fb51 	bl	800e744 <disk_read>
 80110a2:	4603      	mov	r3, r0
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d002      	beq.n	80110ae <f_open+0x362>
 80110a8:	2301      	movs	r3, #1
 80110aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80110ae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d002      	beq.n	80110bc <f_open+0x370>
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	2200      	movs	r2, #0
 80110ba:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80110bc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3768      	adds	r7, #104	; 0x68
 80110c4:	46bd      	mov	sp, r7
 80110c6:	bd80      	pop	{r7, pc}

080110c8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80110c8:	b580      	push	{r7, lr}
 80110ca:	b08e      	sub	sp, #56	; 0x38
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	60f8      	str	r0, [r7, #12]
 80110d0:	60b9      	str	r1, [r7, #8]
 80110d2:	607a      	str	r2, [r7, #4]
 80110d4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80110d6:	68bb      	ldr	r3, [r7, #8]
 80110d8:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	2200      	movs	r2, #0
 80110de:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80110e0:	68fb      	ldr	r3, [r7, #12]
 80110e2:	f107 0214 	add.w	r2, r7, #20
 80110e6:	4611      	mov	r1, r2
 80110e8:	4618      	mov	r0, r3
 80110ea:	f7ff fdb5 	bl	8010c58 <validate>
 80110ee:	4603      	mov	r3, r0
 80110f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80110f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d107      	bne.n	801110c <f_read+0x44>
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	7d5b      	ldrb	r3, [r3, #21]
 8011100:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011104:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011108:	2b00      	cmp	r3, #0
 801110a:	d002      	beq.n	8011112 <f_read+0x4a>
 801110c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011110:	e115      	b.n	801133e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	7d1b      	ldrb	r3, [r3, #20]
 8011116:	f003 0301 	and.w	r3, r3, #1
 801111a:	2b00      	cmp	r3, #0
 801111c:	d101      	bne.n	8011122 <f_read+0x5a>
 801111e:	2307      	movs	r3, #7
 8011120:	e10d      	b.n	801133e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	68da      	ldr	r2, [r3, #12]
 8011126:	68fb      	ldr	r3, [r7, #12]
 8011128:	699b      	ldr	r3, [r3, #24]
 801112a:	1ad3      	subs	r3, r2, r3
 801112c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801112e:	687a      	ldr	r2, [r7, #4]
 8011130:	6a3b      	ldr	r3, [r7, #32]
 8011132:	429a      	cmp	r2, r3
 8011134:	f240 80fe 	bls.w	8011334 <f_read+0x26c>
 8011138:	6a3b      	ldr	r3, [r7, #32]
 801113a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801113c:	e0fa      	b.n	8011334 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	699b      	ldr	r3, [r3, #24]
 8011142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011146:	2b00      	cmp	r3, #0
 8011148:	f040 80c6 	bne.w	80112d8 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 801114c:	68fb      	ldr	r3, [r7, #12]
 801114e:	699b      	ldr	r3, [r3, #24]
 8011150:	0a5b      	lsrs	r3, r3, #9
 8011152:	697a      	ldr	r2, [r7, #20]
 8011154:	8952      	ldrh	r2, [r2, #10]
 8011156:	3a01      	subs	r2, #1
 8011158:	4013      	ands	r3, r2
 801115a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801115c:	69fb      	ldr	r3, [r7, #28]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d12f      	bne.n	80111c2 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	699b      	ldr	r3, [r3, #24]
 8011166:	2b00      	cmp	r3, #0
 8011168:	d103      	bne.n	8011172 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	689b      	ldr	r3, [r3, #8]
 801116e:	633b      	str	r3, [r7, #48]	; 0x30
 8011170:	e013      	b.n	801119a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011176:	2b00      	cmp	r3, #0
 8011178:	d007      	beq.n	801118a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	699b      	ldr	r3, [r3, #24]
 801117e:	4619      	mov	r1, r3
 8011180:	68f8      	ldr	r0, [r7, #12]
 8011182:	f7fe f931 	bl	800f3e8 <clmt_clust>
 8011186:	6338      	str	r0, [r7, #48]	; 0x30
 8011188:	e007      	b.n	801119a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801118a:	68fa      	ldr	r2, [r7, #12]
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	69db      	ldr	r3, [r3, #28]
 8011190:	4619      	mov	r1, r3
 8011192:	4610      	mov	r0, r2
 8011194:	f7fd fe9f 	bl	800eed6 <get_fat>
 8011198:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801119a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801119c:	2b01      	cmp	r3, #1
 801119e:	d804      	bhi.n	80111aa <f_read+0xe2>
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	2202      	movs	r2, #2
 80111a4:	755a      	strb	r2, [r3, #21]
 80111a6:	2302      	movs	r3, #2
 80111a8:	e0c9      	b.n	801133e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80111aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80111ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111b0:	d104      	bne.n	80111bc <f_read+0xf4>
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	2201      	movs	r2, #1
 80111b6:	755a      	strb	r2, [r3, #21]
 80111b8:	2301      	movs	r3, #1
 80111ba:	e0c0      	b.n	801133e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80111c0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80111c2:	697a      	ldr	r2, [r7, #20]
 80111c4:	68fb      	ldr	r3, [r7, #12]
 80111c6:	69db      	ldr	r3, [r3, #28]
 80111c8:	4619      	mov	r1, r3
 80111ca:	4610      	mov	r0, r2
 80111cc:	f7fd fe64 	bl	800ee98 <clust2sect>
 80111d0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80111d2:	69bb      	ldr	r3, [r7, #24]
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	d104      	bne.n	80111e2 <f_read+0x11a>
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	2202      	movs	r2, #2
 80111dc:	755a      	strb	r2, [r3, #21]
 80111de:	2302      	movs	r3, #2
 80111e0:	e0ad      	b.n	801133e <f_read+0x276>
			sect += csect;
 80111e2:	69ba      	ldr	r2, [r7, #24]
 80111e4:	69fb      	ldr	r3, [r7, #28]
 80111e6:	4413      	add	r3, r2
 80111e8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	0a5b      	lsrs	r3, r3, #9
 80111ee:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80111f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d039      	beq.n	801126a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80111f6:	69fa      	ldr	r2, [r7, #28]
 80111f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111fa:	4413      	add	r3, r2
 80111fc:	697a      	ldr	r2, [r7, #20]
 80111fe:	8952      	ldrh	r2, [r2, #10]
 8011200:	4293      	cmp	r3, r2
 8011202:	d905      	bls.n	8011210 <f_read+0x148>
					cc = fs->csize - csect;
 8011204:	697b      	ldr	r3, [r7, #20]
 8011206:	895b      	ldrh	r3, [r3, #10]
 8011208:	461a      	mov	r2, r3
 801120a:	69fb      	ldr	r3, [r7, #28]
 801120c:	1ad3      	subs	r3, r2, r3
 801120e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011210:	697b      	ldr	r3, [r7, #20]
 8011212:	7858      	ldrb	r0, [r3, #1]
 8011214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011216:	69ba      	ldr	r2, [r7, #24]
 8011218:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801121a:	f7fd fa93 	bl	800e744 <disk_read>
 801121e:	4603      	mov	r3, r0
 8011220:	2b00      	cmp	r3, #0
 8011222:	d004      	beq.n	801122e <f_read+0x166>
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	2201      	movs	r2, #1
 8011228:	755a      	strb	r2, [r3, #21]
 801122a:	2301      	movs	r3, #1
 801122c:	e087      	b.n	801133e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	7d1b      	ldrb	r3, [r3, #20]
 8011232:	b25b      	sxtb	r3, r3
 8011234:	2b00      	cmp	r3, #0
 8011236:	da14      	bge.n	8011262 <f_read+0x19a>
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	6a1a      	ldr	r2, [r3, #32]
 801123c:	69bb      	ldr	r3, [r7, #24]
 801123e:	1ad2      	subs	r2, r2, r3
 8011240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011242:	429a      	cmp	r2, r3
 8011244:	d20d      	bcs.n	8011262 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	6a1a      	ldr	r2, [r3, #32]
 801124a:	69bb      	ldr	r3, [r7, #24]
 801124c:	1ad3      	subs	r3, r2, r3
 801124e:	025b      	lsls	r3, r3, #9
 8011250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011252:	18d0      	adds	r0, r2, r3
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	3330      	adds	r3, #48	; 0x30
 8011258:	f44f 7200 	mov.w	r2, #512	; 0x200
 801125c:	4619      	mov	r1, r3
 801125e:	f7fd fb51 	bl	800e904 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011264:	025b      	lsls	r3, r3, #9
 8011266:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011268:	e050      	b.n	801130c <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	6a1a      	ldr	r2, [r3, #32]
 801126e:	69bb      	ldr	r3, [r7, #24]
 8011270:	429a      	cmp	r2, r3
 8011272:	d02e      	beq.n	80112d2 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	7d1b      	ldrb	r3, [r3, #20]
 8011278:	b25b      	sxtb	r3, r3
 801127a:	2b00      	cmp	r3, #0
 801127c:	da18      	bge.n	80112b0 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801127e:	697b      	ldr	r3, [r7, #20]
 8011280:	7858      	ldrb	r0, [r3, #1]
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011288:	68fb      	ldr	r3, [r7, #12]
 801128a:	6a1a      	ldr	r2, [r3, #32]
 801128c:	2301      	movs	r3, #1
 801128e:	f7fd fa79 	bl	800e784 <disk_write>
 8011292:	4603      	mov	r3, r0
 8011294:	2b00      	cmp	r3, #0
 8011296:	d004      	beq.n	80112a2 <f_read+0x1da>
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	2201      	movs	r2, #1
 801129c:	755a      	strb	r2, [r3, #21]
 801129e:	2301      	movs	r3, #1
 80112a0:	e04d      	b.n	801133e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	7d1b      	ldrb	r3, [r3, #20]
 80112a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80112aa:	b2da      	uxtb	r2, r3
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80112b0:	697b      	ldr	r3, [r7, #20]
 80112b2:	7858      	ldrb	r0, [r3, #1]
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80112ba:	2301      	movs	r3, #1
 80112bc:	69ba      	ldr	r2, [r7, #24]
 80112be:	f7fd fa41 	bl	800e744 <disk_read>
 80112c2:	4603      	mov	r3, r0
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d004      	beq.n	80112d2 <f_read+0x20a>
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	2201      	movs	r2, #1
 80112cc:	755a      	strb	r2, [r3, #21]
 80112ce:	2301      	movs	r3, #1
 80112d0:	e035      	b.n	801133e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	69ba      	ldr	r2, [r7, #24]
 80112d6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	699b      	ldr	r3, [r3, #24]
 80112dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80112e0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80112e4:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80112e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d901      	bls.n	80112f2 <f_read+0x22a>
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	699b      	ldr	r3, [r3, #24]
 80112fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011300:	4413      	add	r3, r2
 8011302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011304:	4619      	mov	r1, r3
 8011306:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011308:	f7fd fafc 	bl	800e904 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801130c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011310:	4413      	add	r3, r2
 8011312:	627b      	str	r3, [r7, #36]	; 0x24
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	699a      	ldr	r2, [r3, #24]
 8011318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801131a:	441a      	add	r2, r3
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	619a      	str	r2, [r3, #24]
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	681a      	ldr	r2, [r3, #0]
 8011324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011326:	441a      	add	r2, r3
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	601a      	str	r2, [r3, #0]
 801132c:	687a      	ldr	r2, [r7, #4]
 801132e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011330:	1ad3      	subs	r3, r2, r3
 8011332:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	2b00      	cmp	r3, #0
 8011338:	f47f af01 	bne.w	801113e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801133c:	2300      	movs	r3, #0
}
 801133e:	4618      	mov	r0, r3
 8011340:	3738      	adds	r7, #56	; 0x38
 8011342:	46bd      	mov	sp, r7
 8011344:	bd80      	pop	{r7, pc}

08011346 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011346:	b580      	push	{r7, lr}
 8011348:	b086      	sub	sp, #24
 801134a:	af00      	add	r7, sp, #0
 801134c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	f107 0208 	add.w	r2, r7, #8
 8011354:	4611      	mov	r1, r2
 8011356:	4618      	mov	r0, r3
 8011358:	f7ff fc7e 	bl	8010c58 <validate>
 801135c:	4603      	mov	r3, r0
 801135e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011360:	7dfb      	ldrb	r3, [r7, #23]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d168      	bne.n	8011438 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	7d1b      	ldrb	r3, [r3, #20]
 801136a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801136e:	2b00      	cmp	r3, #0
 8011370:	d062      	beq.n	8011438 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	7d1b      	ldrb	r3, [r3, #20]
 8011376:	b25b      	sxtb	r3, r3
 8011378:	2b00      	cmp	r3, #0
 801137a:	da15      	bge.n	80113a8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	7858      	ldrb	r0, [r3, #1]
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	6a1a      	ldr	r2, [r3, #32]
 801138a:	2301      	movs	r3, #1
 801138c:	f7fd f9fa 	bl	800e784 <disk_write>
 8011390:	4603      	mov	r3, r0
 8011392:	2b00      	cmp	r3, #0
 8011394:	d001      	beq.n	801139a <f_sync+0x54>
 8011396:	2301      	movs	r3, #1
 8011398:	e04f      	b.n	801143a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	7d1b      	ldrb	r3, [r3, #20]
 801139e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80113a2:	b2da      	uxtb	r2, r3
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80113a8:	f003 f83e 	bl	8014428 <get_fattime>
 80113ac:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80113ae:	68ba      	ldr	r2, [r7, #8]
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80113b4:	4619      	mov	r1, r3
 80113b6:	4610      	mov	r0, r2
 80113b8:	f7fd fcd2 	bl	800ed60 <move_window>
 80113bc:	4603      	mov	r3, r0
 80113be:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80113c0:	7dfb      	ldrb	r3, [r7, #23]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d138      	bne.n	8011438 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113ca:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	330b      	adds	r3, #11
 80113d0:	68fa      	ldr	r2, [r7, #12]
 80113d2:	320b      	adds	r2, #11
 80113d4:	7812      	ldrb	r2, [r2, #0]
 80113d6:	f042 0220 	orr.w	r2, r2, #32
 80113da:	b2d2      	uxtb	r2, r2
 80113dc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	6818      	ldr	r0, [r3, #0]
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	689b      	ldr	r3, [r3, #8]
 80113e6:	461a      	mov	r2, r3
 80113e8:	68f9      	ldr	r1, [r7, #12]
 80113ea:	f7fe f9d7 	bl	800f79c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	f103 021c 	add.w	r2, r3, #28
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	68db      	ldr	r3, [r3, #12]
 80113f8:	4619      	mov	r1, r3
 80113fa:	4610      	mov	r0, r2
 80113fc:	f7fd fa56 	bl	800e8ac <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	3316      	adds	r3, #22
 8011404:	6939      	ldr	r1, [r7, #16]
 8011406:	4618      	mov	r0, r3
 8011408:	f7fd fa50 	bl	800e8ac <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	3312      	adds	r3, #18
 8011410:	2100      	movs	r1, #0
 8011412:	4618      	mov	r0, r3
 8011414:	f7fd fa2f 	bl	800e876 <st_word>
					fs->wflag = 1;
 8011418:	68bb      	ldr	r3, [r7, #8]
 801141a:	2201      	movs	r2, #1
 801141c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801141e:	68bb      	ldr	r3, [r7, #8]
 8011420:	4618      	mov	r0, r3
 8011422:	f7fd fccb 	bl	800edbc <sync_fs>
 8011426:	4603      	mov	r3, r0
 8011428:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	7d1b      	ldrb	r3, [r3, #20]
 801142e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011432:	b2da      	uxtb	r2, r3
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011438:	7dfb      	ldrb	r3, [r7, #23]
}
 801143a:	4618      	mov	r0, r3
 801143c:	3718      	adds	r7, #24
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}

08011442 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011442:	b580      	push	{r7, lr}
 8011444:	b084      	sub	sp, #16
 8011446:	af00      	add	r7, sp, #0
 8011448:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801144a:	6878      	ldr	r0, [r7, #4]
 801144c:	f7ff ff7b 	bl	8011346 <f_sync>
 8011450:	4603      	mov	r3, r0
 8011452:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011454:	7bfb      	ldrb	r3, [r7, #15]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d118      	bne.n	801148c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	f107 0208 	add.w	r2, r7, #8
 8011460:	4611      	mov	r1, r2
 8011462:	4618      	mov	r0, r3
 8011464:	f7ff fbf8 	bl	8010c58 <validate>
 8011468:	4603      	mov	r3, r0
 801146a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801146c:	7bfb      	ldrb	r3, [r7, #15]
 801146e:	2b00      	cmp	r3, #0
 8011470:	d10c      	bne.n	801148c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	691b      	ldr	r3, [r3, #16]
 8011476:	4618      	mov	r0, r3
 8011478:	f7fd fbce 	bl	800ec18 <dec_lock>
 801147c:	4603      	mov	r3, r0
 801147e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011480:	7bfb      	ldrb	r3, [r7, #15]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d102      	bne.n	801148c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	2200      	movs	r2, #0
 801148a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801148c:	7bfb      	ldrb	r3, [r7, #15]
}
 801148e:	4618      	mov	r0, r3
 8011490:	3710      	adds	r7, #16
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}

08011496 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011496:	b580      	push	{r7, lr}
 8011498:	b090      	sub	sp, #64	; 0x40
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
 801149e:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	f107 0208 	add.w	r2, r7, #8
 80114a6:	4611      	mov	r1, r2
 80114a8:	4618      	mov	r0, r3
 80114aa:	f7ff fbd5 	bl	8010c58 <validate>
 80114ae:	4603      	mov	r3, r0
 80114b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80114b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d103      	bne.n	80114c4 <f_lseek+0x2e>
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	7d5b      	ldrb	r3, [r3, #21]
 80114c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80114c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d002      	beq.n	80114d2 <f_lseek+0x3c>
 80114cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80114d0:	e1e6      	b.n	80118a0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	f000 80d1 	beq.w	801167e <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114e2:	d15a      	bne.n	801159a <f_lseek+0x104>
			tbl = fp->cltbl;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114e8:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80114ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ec:	1d1a      	adds	r2, r3, #4
 80114ee:	627a      	str	r2, [r7, #36]	; 0x24
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	623b      	str	r3, [r7, #32]
 80114f4:	2302      	movs	r3, #2
 80114f6:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	689b      	ldr	r3, [r3, #8]
 80114fc:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80114fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011500:	2b00      	cmp	r3, #0
 8011502:	d03a      	beq.n	801157a <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011506:	61fb      	str	r3, [r7, #28]
 8011508:	2300      	movs	r3, #0
 801150a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801150c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801150e:	3302      	adds	r3, #2
 8011510:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011514:	61bb      	str	r3, [r7, #24]
 8011516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011518:	3301      	adds	r3, #1
 801151a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011520:	4618      	mov	r0, r3
 8011522:	f7fd fcd8 	bl	800eed6 <get_fat>
 8011526:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801152a:	2b01      	cmp	r3, #1
 801152c:	d804      	bhi.n	8011538 <f_lseek+0xa2>
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	2202      	movs	r2, #2
 8011532:	755a      	strb	r2, [r3, #21]
 8011534:	2302      	movs	r3, #2
 8011536:	e1b3      	b.n	80118a0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801153a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801153e:	d104      	bne.n	801154a <f_lseek+0xb4>
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2201      	movs	r2, #1
 8011544:	755a      	strb	r2, [r3, #21]
 8011546:	2301      	movs	r3, #1
 8011548:	e1aa      	b.n	80118a0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 801154a:	69bb      	ldr	r3, [r7, #24]
 801154c:	1c5a      	adds	r2, r3, #1
 801154e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011550:	429a      	cmp	r2, r3
 8011552:	d0de      	beq.n	8011512 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011556:	6a3b      	ldr	r3, [r7, #32]
 8011558:	429a      	cmp	r2, r3
 801155a:	d809      	bhi.n	8011570 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 801155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801155e:	1d1a      	adds	r2, r3, #4
 8011560:	627a      	str	r2, [r7, #36]	; 0x24
 8011562:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011564:	601a      	str	r2, [r3, #0]
 8011566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011568:	1d1a      	adds	r2, r3, #4
 801156a:	627a      	str	r2, [r7, #36]	; 0x24
 801156c:	69fa      	ldr	r2, [r7, #28]
 801156e:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011570:	68bb      	ldr	r3, [r7, #8]
 8011572:	699a      	ldr	r2, [r3, #24]
 8011574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011576:	429a      	cmp	r2, r3
 8011578:	d8c4      	bhi.n	8011504 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801157e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011580:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011582:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011584:	6a3b      	ldr	r3, [r7, #32]
 8011586:	429a      	cmp	r2, r3
 8011588:	d803      	bhi.n	8011592 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 801158a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801158c:	2200      	movs	r2, #0
 801158e:	601a      	str	r2, [r3, #0]
 8011590:	e184      	b.n	801189c <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011592:	2311      	movs	r3, #17
 8011594:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011598:	e180      	b.n	801189c <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	68da      	ldr	r2, [r3, #12]
 801159e:	683b      	ldr	r3, [r7, #0]
 80115a0:	429a      	cmp	r2, r3
 80115a2:	d202      	bcs.n	80115aa <f_lseek+0x114>
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	68db      	ldr	r3, [r3, #12]
 80115a8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	683a      	ldr	r2, [r7, #0]
 80115ae:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	f000 8172 	beq.w	801189c <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80115b8:	683b      	ldr	r3, [r7, #0]
 80115ba:	3b01      	subs	r3, #1
 80115bc:	4619      	mov	r1, r3
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f7fd ff12 	bl	800f3e8 <clmt_clust>
 80115c4:	4602      	mov	r2, r0
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80115ca:	68ba      	ldr	r2, [r7, #8]
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	69db      	ldr	r3, [r3, #28]
 80115d0:	4619      	mov	r1, r3
 80115d2:	4610      	mov	r0, r2
 80115d4:	f7fd fc60 	bl	800ee98 <clust2sect>
 80115d8:	6178      	str	r0, [r7, #20]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80115da:	697b      	ldr	r3, [r7, #20]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d104      	bne.n	80115ea <f_lseek+0x154>
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	2202      	movs	r2, #2
 80115e4:	755a      	strb	r2, [r3, #21]
 80115e6:	2302      	movs	r3, #2
 80115e8:	e15a      	b.n	80118a0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	3b01      	subs	r3, #1
 80115ee:	0a5b      	lsrs	r3, r3, #9
 80115f0:	68ba      	ldr	r2, [r7, #8]
 80115f2:	8952      	ldrh	r2, [r2, #10]
 80115f4:	3a01      	subs	r2, #1
 80115f6:	4013      	ands	r3, r2
 80115f8:	697a      	ldr	r2, [r7, #20]
 80115fa:	4413      	add	r3, r2
 80115fc:	617b      	str	r3, [r7, #20]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	699b      	ldr	r3, [r3, #24]
 8011602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011606:	2b00      	cmp	r3, #0
 8011608:	f000 8148 	beq.w	801189c <f_lseek+0x406>
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	6a1a      	ldr	r2, [r3, #32]
 8011610:	697b      	ldr	r3, [r7, #20]
 8011612:	429a      	cmp	r2, r3
 8011614:	f000 8142 	beq.w	801189c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	7d1b      	ldrb	r3, [r3, #20]
 801161c:	b25b      	sxtb	r3, r3
 801161e:	2b00      	cmp	r3, #0
 8011620:	da18      	bge.n	8011654 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011622:	68bb      	ldr	r3, [r7, #8]
 8011624:	7858      	ldrb	r0, [r3, #1]
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6a1a      	ldr	r2, [r3, #32]
 8011630:	2301      	movs	r3, #1
 8011632:	f7fd f8a7 	bl	800e784 <disk_write>
 8011636:	4603      	mov	r3, r0
 8011638:	2b00      	cmp	r3, #0
 801163a:	d004      	beq.n	8011646 <f_lseek+0x1b0>
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	2201      	movs	r2, #1
 8011640:	755a      	strb	r2, [r3, #21]
 8011642:	2301      	movs	r3, #1
 8011644:	e12c      	b.n	80118a0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	7d1b      	ldrb	r3, [r3, #20]
 801164a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801164e:	b2da      	uxtb	r2, r3
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011654:	68bb      	ldr	r3, [r7, #8]
 8011656:	7858      	ldrb	r0, [r3, #1]
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801165e:	2301      	movs	r3, #1
 8011660:	697a      	ldr	r2, [r7, #20]
 8011662:	f7fd f86f 	bl	800e744 <disk_read>
 8011666:	4603      	mov	r3, r0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d004      	beq.n	8011676 <f_lseek+0x1e0>
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2201      	movs	r2, #1
 8011670:	755a      	strb	r2, [r3, #21]
 8011672:	2301      	movs	r3, #1
 8011674:	e114      	b.n	80118a0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	697a      	ldr	r2, [r7, #20]
 801167a:	621a      	str	r2, [r3, #32]
 801167c:	e10e      	b.n	801189c <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	68da      	ldr	r2, [r3, #12]
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	429a      	cmp	r2, r3
 8011686:	d208      	bcs.n	801169a <f_lseek+0x204>
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	7d1b      	ldrb	r3, [r3, #20]
 801168c:	f003 0302 	and.w	r3, r3, #2
 8011690:	2b00      	cmp	r3, #0
 8011692:	d102      	bne.n	801169a <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	68db      	ldr	r3, [r3, #12]
 8011698:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	699b      	ldr	r3, [r3, #24]
 801169e:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 80116a0:	2300      	movs	r3, #0
 80116a2:	637b      	str	r3, [r7, #52]	; 0x34
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80116a8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	f000 80a7 	beq.w	8011800 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80116b2:	68bb      	ldr	r3, [r7, #8]
 80116b4:	895b      	ldrh	r3, [r3, #10]
 80116b6:	025b      	lsls	r3, r3, #9
 80116b8:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 80116ba:	693b      	ldr	r3, [r7, #16]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d01b      	beq.n	80116f8 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	1e5a      	subs	r2, r3, #1
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80116ca:	693b      	ldr	r3, [r7, #16]
 80116cc:	1e59      	subs	r1, r3, #1
 80116ce:	68fb      	ldr	r3, [r7, #12]
 80116d0:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80116d4:	429a      	cmp	r2, r3
 80116d6:	d30f      	bcc.n	80116f8 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	1e5a      	subs	r2, r3, #1
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	425b      	negs	r3, r3
 80116e0:	401a      	ands	r2, r3
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	699b      	ldr	r3, [r3, #24]
 80116ea:	683a      	ldr	r2, [r7, #0]
 80116ec:	1ad3      	subs	r3, r2, r3
 80116ee:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80116f0:	687b      	ldr	r3, [r7, #4]
 80116f2:	69db      	ldr	r3, [r3, #28]
 80116f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80116f6:	e022      	b.n	801173e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80116f8:	687b      	ldr	r3, [r7, #4]
 80116fa:	689b      	ldr	r3, [r3, #8]
 80116fc:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80116fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011700:	2b00      	cmp	r3, #0
 8011702:	d119      	bne.n	8011738 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	2100      	movs	r1, #0
 8011708:	4618      	mov	r0, r3
 801170a:	f7fd fdd5 	bl	800f2b8 <create_chain>
 801170e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011712:	2b01      	cmp	r3, #1
 8011714:	d104      	bne.n	8011720 <f_lseek+0x28a>
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	2202      	movs	r2, #2
 801171a:	755a      	strb	r2, [r3, #21]
 801171c:	2302      	movs	r3, #2
 801171e:	e0bf      	b.n	80118a0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011726:	d104      	bne.n	8011732 <f_lseek+0x29c>
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	2201      	movs	r2, #1
 801172c:	755a      	strb	r2, [r3, #21]
 801172e:	2301      	movs	r3, #1
 8011730:	e0b6      	b.n	80118a0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011736:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801173c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801173e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011740:	2b00      	cmp	r3, #0
 8011742:	d05d      	beq.n	8011800 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8011744:	e03a      	b.n	80117bc <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8011746:	683a      	ldr	r2, [r7, #0]
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	1ad3      	subs	r3, r2, r3
 801174c:	603b      	str	r3, [r7, #0]
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	699a      	ldr	r2, [r3, #24]
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	441a      	add	r2, r3
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	7d1b      	ldrb	r3, [r3, #20]
 801175e:	f003 0302 	and.w	r3, r3, #2
 8011762:	2b00      	cmp	r3, #0
 8011764:	d00b      	beq.n	801177e <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801176a:	4618      	mov	r0, r3
 801176c:	f7fd fda4 	bl	800f2b8 <create_chain>
 8011770:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011774:	2b00      	cmp	r3, #0
 8011776:	d108      	bne.n	801178a <f_lseek+0x2f4>
							ofs = 0; break;
 8011778:	2300      	movs	r3, #0
 801177a:	603b      	str	r3, [r7, #0]
 801177c:	e022      	b.n	80117c4 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011782:	4618      	mov	r0, r3
 8011784:	f7fd fba7 	bl	800eed6 <get_fat>
 8011788:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801178a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801178c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011790:	d104      	bne.n	801179c <f_lseek+0x306>
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2201      	movs	r2, #1
 8011796:	755a      	strb	r2, [r3, #21]
 8011798:	2301      	movs	r3, #1
 801179a:	e081      	b.n	80118a0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801179c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801179e:	2b01      	cmp	r3, #1
 80117a0:	d904      	bls.n	80117ac <f_lseek+0x316>
 80117a2:	68bb      	ldr	r3, [r7, #8]
 80117a4:	699a      	ldr	r2, [r3, #24]
 80117a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117a8:	429a      	cmp	r2, r3
 80117aa:	d804      	bhi.n	80117b6 <f_lseek+0x320>
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2202      	movs	r2, #2
 80117b0:	755a      	strb	r2, [r3, #21]
 80117b2:	2302      	movs	r3, #2
 80117b4:	e074      	b.n	80118a0 <f_lseek+0x40a>
					fp->clust = clst;
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80117ba:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80117bc:	683a      	ldr	r2, [r7, #0]
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	429a      	cmp	r2, r3
 80117c2:	d8c0      	bhi.n	8011746 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	699a      	ldr	r2, [r3, #24]
 80117c8:	683b      	ldr	r3, [r7, #0]
 80117ca:	441a      	add	r2, r3
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d012      	beq.n	8011800 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 80117da:	68bb      	ldr	r3, [r7, #8]
 80117dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80117de:	4618      	mov	r0, r3
 80117e0:	f7fd fb5a 	bl	800ee98 <clust2sect>
 80117e4:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 80117e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d104      	bne.n	80117f6 <f_lseek+0x360>
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	2202      	movs	r2, #2
 80117f0:	755a      	strb	r2, [r3, #21]
 80117f2:	2302      	movs	r3, #2
 80117f4:	e054      	b.n	80118a0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80117f6:	683b      	ldr	r3, [r7, #0]
 80117f8:	0a5b      	lsrs	r3, r3, #9
 80117fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80117fc:	4413      	add	r3, r2
 80117fe:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	699a      	ldr	r2, [r3, #24]
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	68db      	ldr	r3, [r3, #12]
 8011808:	429a      	cmp	r2, r3
 801180a:	d90a      	bls.n	8011822 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	699a      	ldr	r2, [r3, #24]
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	7d1b      	ldrb	r3, [r3, #20]
 8011818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801181c:	b2da      	uxtb	r2, r3
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	699b      	ldr	r3, [r3, #24]
 8011826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801182a:	2b00      	cmp	r3, #0
 801182c:	d036      	beq.n	801189c <f_lseek+0x406>
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	6a1a      	ldr	r2, [r3, #32]
 8011832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011834:	429a      	cmp	r2, r3
 8011836:	d031      	beq.n	801189c <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	7d1b      	ldrb	r3, [r3, #20]
 801183c:	b25b      	sxtb	r3, r3
 801183e:	2b00      	cmp	r3, #0
 8011840:	da18      	bge.n	8011874 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011842:	68bb      	ldr	r3, [r7, #8]
 8011844:	7858      	ldrb	r0, [r3, #1]
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6a1a      	ldr	r2, [r3, #32]
 8011850:	2301      	movs	r3, #1
 8011852:	f7fc ff97 	bl	800e784 <disk_write>
 8011856:	4603      	mov	r3, r0
 8011858:	2b00      	cmp	r3, #0
 801185a:	d004      	beq.n	8011866 <f_lseek+0x3d0>
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	2201      	movs	r2, #1
 8011860:	755a      	strb	r2, [r3, #21]
 8011862:	2301      	movs	r3, #1
 8011864:	e01c      	b.n	80118a0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	7d1b      	ldrb	r3, [r3, #20]
 801186a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801186e:	b2da      	uxtb	r2, r3
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011874:	68bb      	ldr	r3, [r7, #8]
 8011876:	7858      	ldrb	r0, [r3, #1]
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801187e:	2301      	movs	r3, #1
 8011880:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011882:	f7fc ff5f 	bl	800e744 <disk_read>
 8011886:	4603      	mov	r3, r0
 8011888:	2b00      	cmp	r3, #0
 801188a:	d004      	beq.n	8011896 <f_lseek+0x400>
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	2201      	movs	r2, #1
 8011890:	755a      	strb	r2, [r3, #21]
 8011892:	2301      	movs	r3, #1
 8011894:	e004      	b.n	80118a0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801189a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801189c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80118a0:	4618      	mov	r0, r3
 80118a2:	3740      	adds	r7, #64	; 0x40
 80118a4:	46bd      	mov	sp, r7
 80118a6:	bd80      	pop	{r7, pc}

080118a8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	b086      	sub	sp, #24
 80118ac:	af00      	add	r7, sp, #0
 80118ae:	6078      	str	r0, [r7, #4]
 80118b0:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	2b00      	cmp	r3, #0
 80118b6:	d101      	bne.n	80118bc <f_opendir+0x14>
 80118b8:	2309      	movs	r3, #9
 80118ba:	e064      	b.n	8011986 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80118c0:	f107 010c 	add.w	r1, r7, #12
 80118c4:	463b      	mov	r3, r7
 80118c6:	2200      	movs	r2, #0
 80118c8:	4618      	mov	r0, r3
 80118ca:	f7fe ff73 	bl	80107b4 <find_volume>
 80118ce:	4603      	mov	r3, r0
 80118d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80118d2:	7dfb      	ldrb	r3, [r7, #23]
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d14f      	bne.n	8011978 <f_opendir+0xd0>
		obj->fs = fs;
 80118d8:	68fa      	ldr	r2, [r7, #12]
 80118da:	693b      	ldr	r3, [r7, #16]
 80118dc:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80118de:	683b      	ldr	r3, [r7, #0]
 80118e0:	4619      	mov	r1, r3
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f7fe fe5a 	bl	801059c <follow_path>
 80118e8:	4603      	mov	r3, r0
 80118ea:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80118ec:	7dfb      	ldrb	r3, [r7, #23]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d13d      	bne.n	801196e <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80118f8:	b25b      	sxtb	r3, r3
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	db12      	blt.n	8011924 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80118fe:	693b      	ldr	r3, [r7, #16]
 8011900:	799b      	ldrb	r3, [r3, #6]
 8011902:	f003 0310 	and.w	r3, r3, #16
 8011906:	2b00      	cmp	r3, #0
 8011908:	d00a      	beq.n	8011920 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801190a:	68fa      	ldr	r2, [r7, #12]
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	6a1b      	ldr	r3, [r3, #32]
 8011910:	4619      	mov	r1, r3
 8011912:	4610      	mov	r0, r2
 8011914:	f7fd ff23 	bl	800f75e <ld_clust>
 8011918:	4602      	mov	r2, r0
 801191a:	693b      	ldr	r3, [r7, #16]
 801191c:	609a      	str	r2, [r3, #8]
 801191e:	e001      	b.n	8011924 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8011920:	2305      	movs	r3, #5
 8011922:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8011924:	7dfb      	ldrb	r3, [r7, #23]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d121      	bne.n	801196e <f_opendir+0xc6>
				obj->id = fs->id;
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	88da      	ldrh	r2, [r3, #6]
 801192e:	693b      	ldr	r3, [r7, #16]
 8011930:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8011932:	2100      	movs	r1, #0
 8011934:	6878      	ldr	r0, [r7, #4]
 8011936:	f7fd fd8b 	bl	800f450 <dir_sdi>
 801193a:	4603      	mov	r3, r0
 801193c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 801193e:	7dfb      	ldrb	r3, [r7, #23]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d114      	bne.n	801196e <f_opendir+0xc6>
					if (obj->sclust) {
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	689b      	ldr	r3, [r3, #8]
 8011948:	2b00      	cmp	r3, #0
 801194a:	d00d      	beq.n	8011968 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 801194c:	2100      	movs	r1, #0
 801194e:	6878      	ldr	r0, [r7, #4]
 8011950:	f7fd f8d4 	bl	800eafc <inc_lock>
 8011954:	4602      	mov	r2, r0
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	691b      	ldr	r3, [r3, #16]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d105      	bne.n	801196e <f_opendir+0xc6>
 8011962:	2312      	movs	r3, #18
 8011964:	75fb      	strb	r3, [r7, #23]
 8011966:	e002      	b.n	801196e <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8011968:	693b      	ldr	r3, [r7, #16]
 801196a:	2200      	movs	r2, #0
 801196c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801196e:	7dfb      	ldrb	r3, [r7, #23]
 8011970:	2b04      	cmp	r3, #4
 8011972:	d101      	bne.n	8011978 <f_opendir+0xd0>
 8011974:	2305      	movs	r3, #5
 8011976:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8011978:	7dfb      	ldrb	r3, [r7, #23]
 801197a:	2b00      	cmp	r3, #0
 801197c:	d002      	beq.n	8011984 <f_opendir+0xdc>
 801197e:	693b      	ldr	r3, [r7, #16]
 8011980:	2200      	movs	r2, #0
 8011982:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011984:	7dfb      	ldrb	r3, [r7, #23]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3718      	adds	r7, #24
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}

0801198e <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801198e:	b580      	push	{r7, lr}
 8011990:	b084      	sub	sp, #16
 8011992:	af00      	add	r7, sp, #0
 8011994:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	f107 0208 	add.w	r2, r7, #8
 801199c:	4611      	mov	r1, r2
 801199e:	4618      	mov	r0, r3
 80119a0:	f7ff f95a 	bl	8010c58 <validate>
 80119a4:	4603      	mov	r3, r0
 80119a6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80119a8:	7bfb      	ldrb	r3, [r7, #15]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d110      	bne.n	80119d0 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	691b      	ldr	r3, [r3, #16]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d006      	beq.n	80119c4 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	691b      	ldr	r3, [r3, #16]
 80119ba:	4618      	mov	r0, r3
 80119bc:	f7fd f92c 	bl	800ec18 <dec_lock>
 80119c0:	4603      	mov	r3, r0
 80119c2:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 80119c4:	7bfb      	ldrb	r3, [r7, #15]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d102      	bne.n	80119d0 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	2200      	movs	r2, #0
 80119ce:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 80119d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	3710      	adds	r7, #16
 80119d6:	46bd      	mov	sp, r7
 80119d8:	bd80      	pop	{r7, pc}

080119da <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80119da:	b580      	push	{r7, lr}
 80119dc:	b084      	sub	sp, #16
 80119de:	af00      	add	r7, sp, #0
 80119e0:	6078      	str	r0, [r7, #4]
 80119e2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	f107 0208 	add.w	r2, r7, #8
 80119ea:	4611      	mov	r1, r2
 80119ec:	4618      	mov	r0, r3
 80119ee:	f7ff f933 	bl	8010c58 <validate>
 80119f2:	4603      	mov	r3, r0
 80119f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80119f6:	7bfb      	ldrb	r3, [r7, #15]
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d126      	bne.n	8011a4a <f_readdir+0x70>
		if (!fno) {
 80119fc:	683b      	ldr	r3, [r7, #0]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d106      	bne.n	8011a10 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8011a02:	2100      	movs	r1, #0
 8011a04:	6878      	ldr	r0, [r7, #4]
 8011a06:	f7fd fd23 	bl	800f450 <dir_sdi>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	73fb      	strb	r3, [r7, #15]
 8011a0e:	e01c      	b.n	8011a4a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8011a10:	2100      	movs	r1, #0
 8011a12:	6878      	ldr	r0, [r7, #4]
 8011a14:	f7fe f8cd 	bl	800fbb2 <dir_read>
 8011a18:	4603      	mov	r3, r0
 8011a1a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8011a1c:	7bfb      	ldrb	r3, [r7, #15]
 8011a1e:	2b04      	cmp	r3, #4
 8011a20:	d101      	bne.n	8011a26 <f_readdir+0x4c>
 8011a22:	2300      	movs	r3, #0
 8011a24:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8011a26:	7bfb      	ldrb	r3, [r7, #15]
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d10e      	bne.n	8011a4a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8011a2c:	6839      	ldr	r1, [r7, #0]
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f7fe fb1e 	bl	8010070 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8011a34:	2100      	movs	r1, #0
 8011a36:	6878      	ldr	r0, [r7, #4]
 8011a38:	f7fd fd85 	bl	800f546 <dir_next>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8011a40:	7bfb      	ldrb	r3, [r7, #15]
 8011a42:	2b04      	cmp	r3, #4
 8011a44:	d101      	bne.n	8011a4a <f_readdir+0x70>
 8011a46:	2300      	movs	r3, #0
 8011a48:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8011a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a4c:	4618      	mov	r0, r3
 8011a4e:	3710      	adds	r7, #16
 8011a50:	46bd      	mov	sp, r7
 8011a52:	bd80      	pop	{r7, pc}

08011a54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011a54:	b480      	push	{r7}
 8011a56:	b087      	sub	sp, #28
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	60f8      	str	r0, [r7, #12]
 8011a5c:	60b9      	str	r1, [r7, #8]
 8011a5e:	4613      	mov	r3, r2
 8011a60:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011a62:	2301      	movs	r3, #1
 8011a64:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011a66:	2300      	movs	r3, #0
 8011a68:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011a6a:	4b1f      	ldr	r3, [pc, #124]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a6c:	7a5b      	ldrb	r3, [r3, #9]
 8011a6e:	b2db      	uxtb	r3, r3
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	d131      	bne.n	8011ad8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011a74:	4b1c      	ldr	r3, [pc, #112]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a76:	7a5b      	ldrb	r3, [r3, #9]
 8011a78:	b2db      	uxtb	r3, r3
 8011a7a:	461a      	mov	r2, r3
 8011a7c:	4b1a      	ldr	r3, [pc, #104]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a7e:	2100      	movs	r1, #0
 8011a80:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8011a82:	4b19      	ldr	r3, [pc, #100]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a84:	7a5b      	ldrb	r3, [r3, #9]
 8011a86:	b2db      	uxtb	r3, r3
 8011a88:	4a17      	ldr	r2, [pc, #92]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a8a:	009b      	lsls	r3, r3, #2
 8011a8c:	4413      	add	r3, r2
 8011a8e:	68fa      	ldr	r2, [r7, #12]
 8011a90:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8011a92:	4b15      	ldr	r3, [pc, #84]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a94:	7a5b      	ldrb	r3, [r3, #9]
 8011a96:	b2db      	uxtb	r3, r3
 8011a98:	461a      	mov	r2, r3
 8011a9a:	4b13      	ldr	r3, [pc, #76]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011a9c:	4413      	add	r3, r2
 8011a9e:	79fa      	ldrb	r2, [r7, #7]
 8011aa0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011aa2:	4b11      	ldr	r3, [pc, #68]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011aa4:	7a5b      	ldrb	r3, [r3, #9]
 8011aa6:	b2db      	uxtb	r3, r3
 8011aa8:	1c5a      	adds	r2, r3, #1
 8011aaa:	b2d1      	uxtb	r1, r2
 8011aac:	4a0e      	ldr	r2, [pc, #56]	; (8011ae8 <FATFS_LinkDriverEx+0x94>)
 8011aae:	7251      	strb	r1, [r2, #9]
 8011ab0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011ab2:	7dbb      	ldrb	r3, [r7, #22]
 8011ab4:	3330      	adds	r3, #48	; 0x30
 8011ab6:	b2da      	uxtb	r2, r3
 8011ab8:	68bb      	ldr	r3, [r7, #8]
 8011aba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011abc:	68bb      	ldr	r3, [r7, #8]
 8011abe:	3301      	adds	r3, #1
 8011ac0:	223a      	movs	r2, #58	; 0x3a
 8011ac2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011ac4:	68bb      	ldr	r3, [r7, #8]
 8011ac6:	3302      	adds	r3, #2
 8011ac8:	222f      	movs	r2, #47	; 0x2f
 8011aca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011acc:	68bb      	ldr	r3, [r7, #8]
 8011ace:	3303      	adds	r3, #3
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011ad8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	371c      	adds	r7, #28
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae4:	4770      	bx	lr
 8011ae6:	bf00      	nop
 8011ae8:	200209fc 	.word	0x200209fc

08011aec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b082      	sub	sp, #8
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
 8011af4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011af6:	2200      	movs	r2, #0
 8011af8:	6839      	ldr	r1, [r7, #0]
 8011afa:	6878      	ldr	r0, [r7, #4]
 8011afc:	f7ff ffaa 	bl	8011a54 <FATFS_LinkDriverEx>
 8011b00:	4603      	mov	r3, r0
}
 8011b02:	4618      	mov	r0, r3
 8011b04:	3708      	adds	r7, #8
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
	...

08011b0c <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8011b0c:	b480      	push	{r7}
 8011b0e:	b085      	sub	sp, #20
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	6078      	str	r0, [r7, #4]
 8011b14:	460b      	mov	r3, r1
 8011b16:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 8011b1c:	2301      	movs	r3, #1
 8011b1e:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 8011b20:	4b15      	ldr	r3, [pc, #84]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b22:	7a5b      	ldrb	r3, [r3, #9]
 8011b24:	b2db      	uxtb	r3, r3
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d01e      	beq.n	8011b68 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	781b      	ldrb	r3, [r3, #0]
 8011b2e:	3b30      	subs	r3, #48	; 0x30
 8011b30:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 8011b32:	7bbb      	ldrb	r3, [r7, #14]
 8011b34:	4a10      	ldr	r2, [pc, #64]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b36:	009b      	lsls	r3, r3, #2
 8011b38:	4413      	add	r3, r2
 8011b3a:	685b      	ldr	r3, [r3, #4]
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d013      	beq.n	8011b68 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 8011b40:	7bbb      	ldrb	r3, [r7, #14]
 8011b42:	4a0d      	ldr	r2, [pc, #52]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b44:	009b      	lsls	r3, r3, #2
 8011b46:	4413      	add	r3, r2
 8011b48:	2200      	movs	r2, #0
 8011b4a:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 8011b4c:	7bbb      	ldrb	r3, [r7, #14]
 8011b4e:	4a0a      	ldr	r2, [pc, #40]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b50:	4413      	add	r3, r2
 8011b52:	2200      	movs	r2, #0
 8011b54:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 8011b56:	4b08      	ldr	r3, [pc, #32]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b58:	7a5b      	ldrb	r3, [r3, #9]
 8011b5a:	b2db      	uxtb	r3, r3
 8011b5c:	3b01      	subs	r3, #1
 8011b5e:	b2da      	uxtb	r2, r3
 8011b60:	4b05      	ldr	r3, [pc, #20]	; (8011b78 <FATFS_UnLinkDriverEx+0x6c>)
 8011b62:	725a      	strb	r2, [r3, #9]
      ret = 0;
 8011b64:	2300      	movs	r3, #0
 8011b66:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8011b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3714      	adds	r7, #20
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b74:	4770      	bx	lr
 8011b76:	bf00      	nop
 8011b78:	200209fc 	.word	0x200209fc

08011b7c <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8011b7c:	b580      	push	{r7, lr}
 8011b7e:	b082      	sub	sp, #8
 8011b80:	af00      	add	r7, sp, #0
 8011b82:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 8011b84:	2100      	movs	r1, #0
 8011b86:	6878      	ldr	r0, [r7, #4]
 8011b88:	f7ff ffc0 	bl	8011b0c <FATFS_UnLinkDriverEx>
 8011b8c:	4603      	mov	r3, r0
}
 8011b8e:	4618      	mov	r0, r3
 8011b90:	3708      	adds	r7, #8
 8011b92:	46bd      	mov	sp, r7
 8011b94:	bd80      	pop	{r7, pc}
	...

08011b98 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8011b98:	b480      	push	{r7}
 8011b9a:	b085      	sub	sp, #20
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	6039      	str	r1, [r7, #0]
 8011ba2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8011ba4:	88fb      	ldrh	r3, [r7, #6]
 8011ba6:	2b7f      	cmp	r3, #127	; 0x7f
 8011ba8:	d802      	bhi.n	8011bb0 <ff_convert+0x18>
		c = chr;
 8011baa:	88fb      	ldrh	r3, [r7, #6]
 8011bac:	81fb      	strh	r3, [r7, #14]
 8011bae:	e025      	b.n	8011bfc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d00b      	beq.n	8011bce <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8011bb6:	88fb      	ldrh	r3, [r7, #6]
 8011bb8:	2bff      	cmp	r3, #255	; 0xff
 8011bba:	d805      	bhi.n	8011bc8 <ff_convert+0x30>
 8011bbc:	88fb      	ldrh	r3, [r7, #6]
 8011bbe:	3b80      	subs	r3, #128	; 0x80
 8011bc0:	4a12      	ldr	r2, [pc, #72]	; (8011c0c <ff_convert+0x74>)
 8011bc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011bc6:	e000      	b.n	8011bca <ff_convert+0x32>
 8011bc8:	2300      	movs	r3, #0
 8011bca:	81fb      	strh	r3, [r7, #14]
 8011bcc:	e016      	b.n	8011bfc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8011bce:	2300      	movs	r3, #0
 8011bd0:	81fb      	strh	r3, [r7, #14]
 8011bd2:	e009      	b.n	8011be8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8011bd4:	89fb      	ldrh	r3, [r7, #14]
 8011bd6:	4a0d      	ldr	r2, [pc, #52]	; (8011c0c <ff_convert+0x74>)
 8011bd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011bdc:	88fa      	ldrh	r2, [r7, #6]
 8011bde:	429a      	cmp	r2, r3
 8011be0:	d006      	beq.n	8011bf0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8011be2:	89fb      	ldrh	r3, [r7, #14]
 8011be4:	3301      	adds	r3, #1
 8011be6:	81fb      	strh	r3, [r7, #14]
 8011be8:	89fb      	ldrh	r3, [r7, #14]
 8011bea:	2b7f      	cmp	r3, #127	; 0x7f
 8011bec:	d9f2      	bls.n	8011bd4 <ff_convert+0x3c>
 8011bee:	e000      	b.n	8011bf2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8011bf0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8011bf2:	89fb      	ldrh	r3, [r7, #14]
 8011bf4:	3380      	adds	r3, #128	; 0x80
 8011bf6:	b29b      	uxth	r3, r3
 8011bf8:	b2db      	uxtb	r3, r3
 8011bfa:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8011bfc:	89fb      	ldrh	r3, [r7, #14]
}
 8011bfe:	4618      	mov	r0, r3
 8011c00:	3714      	adds	r7, #20
 8011c02:	46bd      	mov	sp, r7
 8011c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c08:	4770      	bx	lr
 8011c0a:	bf00      	nop
 8011c0c:	08023624 	.word	0x08023624

08011c10 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8011c10:	b480      	push	{r7}
 8011c12:	b087      	sub	sp, #28
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	4603      	mov	r3, r0
 8011c18:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8011c1a:	88fb      	ldrh	r3, [r7, #6]
 8011c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011c20:	d201      	bcs.n	8011c26 <ff_wtoupper+0x16>
 8011c22:	4b3e      	ldr	r3, [pc, #248]	; (8011d1c <ff_wtoupper+0x10c>)
 8011c24:	e000      	b.n	8011c28 <ff_wtoupper+0x18>
 8011c26:	4b3e      	ldr	r3, [pc, #248]	; (8011d20 <ff_wtoupper+0x110>)
 8011c28:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8011c2a:	697b      	ldr	r3, [r7, #20]
 8011c2c:	1c9a      	adds	r2, r3, #2
 8011c2e:	617a      	str	r2, [r7, #20]
 8011c30:	881b      	ldrh	r3, [r3, #0]
 8011c32:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8011c34:	8a7b      	ldrh	r3, [r7, #18]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d068      	beq.n	8011d0c <ff_wtoupper+0xfc>
 8011c3a:	88fa      	ldrh	r2, [r7, #6]
 8011c3c:	8a7b      	ldrh	r3, [r7, #18]
 8011c3e:	429a      	cmp	r2, r3
 8011c40:	d364      	bcc.n	8011d0c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8011c42:	697b      	ldr	r3, [r7, #20]
 8011c44:	1c9a      	adds	r2, r3, #2
 8011c46:	617a      	str	r2, [r7, #20]
 8011c48:	881b      	ldrh	r3, [r3, #0]
 8011c4a:	823b      	strh	r3, [r7, #16]
 8011c4c:	8a3b      	ldrh	r3, [r7, #16]
 8011c4e:	0a1b      	lsrs	r3, r3, #8
 8011c50:	81fb      	strh	r3, [r7, #14]
 8011c52:	8a3b      	ldrh	r3, [r7, #16]
 8011c54:	b2db      	uxtb	r3, r3
 8011c56:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8011c58:	88fa      	ldrh	r2, [r7, #6]
 8011c5a:	8a79      	ldrh	r1, [r7, #18]
 8011c5c:	8a3b      	ldrh	r3, [r7, #16]
 8011c5e:	440b      	add	r3, r1
 8011c60:	429a      	cmp	r2, r3
 8011c62:	da49      	bge.n	8011cf8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8011c64:	89fb      	ldrh	r3, [r7, #14]
 8011c66:	2b08      	cmp	r3, #8
 8011c68:	d84f      	bhi.n	8011d0a <ff_wtoupper+0xfa>
 8011c6a:	a201      	add	r2, pc, #4	; (adr r2, 8011c70 <ff_wtoupper+0x60>)
 8011c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c70:	08011c95 	.word	0x08011c95
 8011c74:	08011ca7 	.word	0x08011ca7
 8011c78:	08011cbd 	.word	0x08011cbd
 8011c7c:	08011cc5 	.word	0x08011cc5
 8011c80:	08011ccd 	.word	0x08011ccd
 8011c84:	08011cd5 	.word	0x08011cd5
 8011c88:	08011cdd 	.word	0x08011cdd
 8011c8c:	08011ce5 	.word	0x08011ce5
 8011c90:	08011ced 	.word	0x08011ced
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8011c94:	88fa      	ldrh	r2, [r7, #6]
 8011c96:	8a7b      	ldrh	r3, [r7, #18]
 8011c98:	1ad3      	subs	r3, r2, r3
 8011c9a:	005b      	lsls	r3, r3, #1
 8011c9c:	697a      	ldr	r2, [r7, #20]
 8011c9e:	4413      	add	r3, r2
 8011ca0:	881b      	ldrh	r3, [r3, #0]
 8011ca2:	80fb      	strh	r3, [r7, #6]
 8011ca4:	e027      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8011ca6:	88fa      	ldrh	r2, [r7, #6]
 8011ca8:	8a7b      	ldrh	r3, [r7, #18]
 8011caa:	1ad3      	subs	r3, r2, r3
 8011cac:	b29b      	uxth	r3, r3
 8011cae:	f003 0301 	and.w	r3, r3, #1
 8011cb2:	b29b      	uxth	r3, r3
 8011cb4:	88fa      	ldrh	r2, [r7, #6]
 8011cb6:	1ad3      	subs	r3, r2, r3
 8011cb8:	80fb      	strh	r3, [r7, #6]
 8011cba:	e01c      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8011cbc:	88fb      	ldrh	r3, [r7, #6]
 8011cbe:	3b10      	subs	r3, #16
 8011cc0:	80fb      	strh	r3, [r7, #6]
 8011cc2:	e018      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8011cc4:	88fb      	ldrh	r3, [r7, #6]
 8011cc6:	3b20      	subs	r3, #32
 8011cc8:	80fb      	strh	r3, [r7, #6]
 8011cca:	e014      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8011ccc:	88fb      	ldrh	r3, [r7, #6]
 8011cce:	3b30      	subs	r3, #48	; 0x30
 8011cd0:	80fb      	strh	r3, [r7, #6]
 8011cd2:	e010      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8011cd4:	88fb      	ldrh	r3, [r7, #6]
 8011cd6:	3b1a      	subs	r3, #26
 8011cd8:	80fb      	strh	r3, [r7, #6]
 8011cda:	e00c      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8011cdc:	88fb      	ldrh	r3, [r7, #6]
 8011cde:	3308      	adds	r3, #8
 8011ce0:	80fb      	strh	r3, [r7, #6]
 8011ce2:	e008      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8011ce4:	88fb      	ldrh	r3, [r7, #6]
 8011ce6:	3b50      	subs	r3, #80	; 0x50
 8011ce8:	80fb      	strh	r3, [r7, #6]
 8011cea:	e004      	b.n	8011cf6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8011cec:	88fb      	ldrh	r3, [r7, #6]
 8011cee:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8011cf2:	80fb      	strh	r3, [r7, #6]
 8011cf4:	bf00      	nop
			}
			break;
 8011cf6:	e008      	b.n	8011d0a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8011cf8:	89fb      	ldrh	r3, [r7, #14]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d195      	bne.n	8011c2a <ff_wtoupper+0x1a>
 8011cfe:	8a3b      	ldrh	r3, [r7, #16]
 8011d00:	005b      	lsls	r3, r3, #1
 8011d02:	697a      	ldr	r2, [r7, #20]
 8011d04:	4413      	add	r3, r2
 8011d06:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8011d08:	e78f      	b.n	8011c2a <ff_wtoupper+0x1a>
			break;
 8011d0a:	bf00      	nop
	}

	return chr;
 8011d0c:	88fb      	ldrh	r3, [r7, #6]
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	371c      	adds	r7, #28
 8011d12:	46bd      	mov	sp, r7
 8011d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d18:	4770      	bx	lr
 8011d1a:	bf00      	nop
 8011d1c:	08023724 	.word	0x08023724
 8011d20:	08023918 	.word	0x08023918

08011d24 <Adjust_Brightness>:
#include <App_BacklightControl.h>

uint16_t Light_Sensor_Values[2];

void Adjust_Brightness(uint16_t value)
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	b082      	sub	sp, #8
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	80fb      	strh	r3, [r7, #6]
	if(value > 100)
 8011d2e:	88fb      	ldrh	r3, [r7, #6]
 8011d30:	2b64      	cmp	r3, #100	; 0x64
 8011d32:	d903      	bls.n	8011d3c <Adjust_Brightness+0x18>
	{
		MX_TIM5_Init(10);
 8011d34:	200a      	movs	r0, #10
 8011d36:	f002 ffcd 	bl	8014cd4 <MX_TIM5_Init>
	}
	else
	{
		MX_TIM5_Init(10);
	}
}
 8011d3a:	e009      	b.n	8011d50 <Adjust_Brightness+0x2c>
	else if(value > 50)
 8011d3c:	88fb      	ldrh	r3, [r7, #6]
 8011d3e:	2b32      	cmp	r3, #50	; 0x32
 8011d40:	d903      	bls.n	8011d4a <Adjust_Brightness+0x26>
		MX_TIM5_Init(10);
 8011d42:	200a      	movs	r0, #10
 8011d44:	f002 ffc6 	bl	8014cd4 <MX_TIM5_Init>
}
 8011d48:	e002      	b.n	8011d50 <Adjust_Brightness+0x2c>
		MX_TIM5_Init(10);
 8011d4a:	200a      	movs	r0, #10
 8011d4c:	f002 ffc2 	bl	8014cd4 <MX_TIM5_Init>
}
 8011d50:	bf00      	nop
 8011d52:	3708      	adds	r7, #8
 8011d54:	46bd      	mov	sp, r7
 8011d56:	bd80      	pop	{r7, pc}

08011d58 <LCD_Brightness_Control>:

void LCD_Brightness_Control()
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	af00      	add	r7, sp, #0
	ADPS9309_GetValues(Light_Sensor_Values);
 8011d5c:	4804      	ldr	r0, [pc, #16]	; (8011d70 <LCD_Brightness_Control+0x18>)
 8011d5e:	f003 fdd7 	bl	8015910 <ADPS9309_GetValues>
	Adjust_Brightness(Light_Sensor_Values[0]);
 8011d62:	4b03      	ldr	r3, [pc, #12]	; (8011d70 <LCD_Brightness_Control+0x18>)
 8011d64:	881b      	ldrh	r3, [r3, #0]
 8011d66:	4618      	mov	r0, r3
 8011d68:	f7ff ffdc 	bl	8011d24 <Adjust_Brightness>
}
 8011d6c:	bf00      	nop
 8011d6e:	bd80      	pop	{r7, pc}
 8011d70:	200215d0 	.word	0x200215d0

08011d74 <Application_Init>:

#include "main.h"
#include "APDS9309.h"

void Application_Init(void)
{
 8011d74:	b580      	push	{r7, lr}
 8011d76:	b08e      	sub	sp, #56	; 0x38
 8011d78:	af00      	add	r7, sp, #0

	/*--------------------------------
	 *Delay startup
	 *------------------------------*/
	HAL_Delay(100);
 8011d7a:	2064      	movs	r0, #100	; 0x64
 8011d7c:	f7ef f92e 	bl	8000fdc <HAL_Delay>
	//Configure peripherals
	/***************************************************************/

	//IO_App_Init();

	SPI_Test();
 8011d80:	f006 fe0c 	bl	801899c <SPI_Test>

	Init_M41T94rtc();
 8011d84:	f004 fb3c 	bl	8016400 <Init_M41T94rtc>

	DMA_Init();
 8011d88:	f006 fb36 	bl	80183f8 <DMA_Init>

	// TODO  App_VisionModules_Init();

	//TODO  App_EventManager_Init();

	if(NV_RAM_SPI_Test() == SPI_OK)
 8011d8c:	f005 ffbd 	bl	8017d0a <NV_RAM_SPI_Test>
 8011d90:	4603      	mov	r3, r0
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d103      	bne.n	8011d9e <Application_Init+0x2a>
	{
		IC_Flags.RTC_OK = true;
 8011d96:	4b20      	ldr	r3, [pc, #128]	; (8011e18 <Application_Init+0xa4>)
 8011d98:	2201      	movs	r2, #1
 8011d9a:	701a      	strb	r2, [r3, #0]
 8011d9c:	e002      	b.n	8011da4 <Application_Init+0x30>
	}
	else
	{
		IC_Flags.RTC_OK = false;
 8011d9e:	4b1e      	ldr	r3, [pc, #120]	; (8011e18 <Application_Init+0xa4>)
 8011da0:	2200      	movs	r2, #0
 8011da2:	701a      	strb	r2, [r3, #0]
	}

	if(ADPS9309_Init() == APDS9309_OK)
 8011da4:	f003 fd80 	bl	80158a8 <ADPS9309_Init>
 8011da8:	4603      	mov	r3, r0
 8011daa:	2b00      	cmp	r3, #0
 8011dac:	d103      	bne.n	8011db6 <Application_Init+0x42>
	{
		IC_Flags.Light_Sensor_OK = true;
 8011dae:	4b1a      	ldr	r3, [pc, #104]	; (8011e18 <Application_Init+0xa4>)
 8011db0:	2201      	movs	r2, #1
 8011db2:	705a      	strb	r2, [r3, #1]
 8011db4:	e002      	b.n	8011dbc <Application_Init+0x48>
	}
	else
	{
		IC_Flags.Light_Sensor_OK = false;
 8011db6:	4b18      	ldr	r3, [pc, #96]	; (8011e18 <Application_Init+0xa4>)
 8011db8:	2200      	movs	r2, #0
 8011dba:	705a      	strb	r2, [r3, #1]
	}

	/*===============================
	 * Initialise ACK flag
	 *==============================*/
	App_ACK_Init ();
 8011dbc:	f000 fa14 	bl	80121e8 <App_ACK_Init>

	//=== Initialise LCD ===
	LCD_Init();
 8011dc0:	f006 fdc2 	bl	8018948 <LCD_Init>
	uint8_t NOR_STATUS = 0;
 8011dc4:	2300      	movs	r3, #0
 8011dc6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char NOR_Msg[50] = {0};
 8011dca:	1d3b      	adds	r3, r7, #4
 8011dcc:	2232      	movs	r2, #50	; 0x32
 8011dce:	2100      	movs	r1, #0
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	f00a fec2 	bl	801cb5a <memset>
	/****************************************************************/
	//Configure External NORFLASH Device
	/***************************************************************/
	S29GL01GS_Init(&NOR_STATUS, &NOR_Msg[0]);
 8011dd6:	1d3a      	adds	r2, r7, #4
 8011dd8:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8011ddc:	4611      	mov	r1, r2
 8011dde:	4618      	mov	r0, r3
 8011de0:	f006 f842 	bl	8017e68 <S29GL01GS_Init>

	if(NOR_STATUS == 0)
 8011de4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d103      	bne.n	8011df4 <Application_Init+0x80>
	{
		IC_Flags.NOR_FLASH_OK = true;
 8011dec:	4b0a      	ldr	r3, [pc, #40]	; (8011e18 <Application_Init+0xa4>)
 8011dee:	2201      	movs	r2, #1
 8011df0:	709a      	strb	r2, [r3, #2]
 8011df2:	e002      	b.n	8011dfa <Application_Init+0x86>
	}
	else
	{
		IC_Flags.NOR_FLASH_OK = false;
 8011df4:	4b08      	ldr	r3, [pc, #32]	; (8011e18 <Application_Init+0xa4>)
 8011df6:	2200      	movs	r2, #0
 8011df8:	709a      	strb	r2, [r3, #2]
	}
//	S29GL01GS_Test();

	//=== SN65DSI83_Send_Settings();
	SN65DSI83_Send_Settings();
 8011dfa:	f006 fa35 	bl	8018268 <SN65DSI83_Send_Settings>



	TIM3_Start();
 8011dfe:	f006 fe41 	bl	8018a84 <TIM3_Start>

	// === Turn on Display ===
	BSP_LCD_DisplayOn();
 8011e02:	f004 f8d8 	bl	8015fb6 <BSP_LCD_DisplayOn>

	// === Clear Screen Black ===
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8011e06:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8011e0a:	f003 fec7 	bl	8015b9c <BSP_LCD_Clear>

	//	IO_Output_control(LCD_Power, On);
	//	IO_Output_control(LCD_BL, On);
}
 8011e0e:	bf00      	nop
 8011e10:	3738      	adds	r7, #56	; 0x38
 8011e12:	46bd      	mov	sp, r7
 8011e14:	bd80      	pop	{r7, pc}
 8011e16:	bf00      	nop
 8011e18:	20021404 	.word	0x20021404

08011e1c <IO_App_Read_Inputs>:
 *---------
 * None
 *
 *-----------------------------------------*/
void IO_App_Read_Inputs(void)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	af00      	add	r7, sp, #0
	Input_Flags.Estop_Mon 				= IO_Input_Read(Estop_Mon);
 8011e20:	2000      	movs	r0, #0
 8011e22:	f006 fb45 	bl	80184b0 <IO_Input_Read>
 8011e26:	4603      	mov	r3, r0
 8011e28:	461a      	mov	r2, r3
 8011e2a:	4bbe      	ldr	r3, [pc, #760]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e2c:	701a      	strb	r2, [r3, #0]
	Input_Flags.Button_1        		= IO_Input_Read(Button_1     );
 8011e2e:	2001      	movs	r0, #1
 8011e30:	f006 fb3e 	bl	80184b0 <IO_Input_Read>
 8011e34:	4603      	mov	r3, r0
 8011e36:	461a      	mov	r2, r3
 8011e38:	4bba      	ldr	r3, [pc, #744]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e3a:	705a      	strb	r2, [r3, #1]
	Input_Flags.Button_2        		= IO_Input_Read(Button_2     );
 8011e3c:	2002      	movs	r0, #2
 8011e3e:	f006 fb37 	bl	80184b0 <IO_Input_Read>
 8011e42:	4603      	mov	r3, r0
 8011e44:	461a      	mov	r2, r3
 8011e46:	4bb7      	ldr	r3, [pc, #732]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e48:	709a      	strb	r2, [r3, #2]
	Input_Flags.Button_3        		= IO_Input_Read(Button_3     );
 8011e4a:	2003      	movs	r0, #3
 8011e4c:	f006 fb30 	bl	80184b0 <IO_Input_Read>
 8011e50:	4603      	mov	r3, r0
 8011e52:	461a      	mov	r2, r3
 8011e54:	4bb3      	ldr	r3, [pc, #716]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e56:	70da      	strb	r2, [r3, #3]
	Input_Flags.Button_4        		= IO_Input_Read(Button_4     );
 8011e58:	2004      	movs	r0, #4
 8011e5a:	f006 fb29 	bl	80184b0 <IO_Input_Read>
 8011e5e:	4603      	mov	r3, r0
 8011e60:	461a      	mov	r2, r3
 8011e62:	4bb0      	ldr	r3, [pc, #704]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e64:	711a      	strb	r2, [r3, #4]
	Input_Flags.Button_5        		= IO_Input_Read(Button_5     );
 8011e66:	2005      	movs	r0, #5
 8011e68:	f006 fb22 	bl	80184b0 <IO_Input_Read>
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	461a      	mov	r2, r3
 8011e70:	4bac      	ldr	r3, [pc, #688]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e72:	715a      	strb	r2, [r3, #5]
	Input_Flags.USB_OTG_Fault   		= IO_Input_Read(USB_OTG_Fault);
 8011e74:	2006      	movs	r0, #6
 8011e76:	f006 fb1b 	bl	80184b0 <IO_Input_Read>
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	4ba9      	ldr	r3, [pc, #676]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e80:	719a      	strb	r2, [r3, #6]
	Input_Flags.Proxy1_PNP      		= IO_Input_Read(Proxy1_PNP   );
 8011e82:	2007      	movs	r0, #7
 8011e84:	f006 fb14 	bl	80184b0 <IO_Input_Read>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	461a      	mov	r2, r3
 8011e8c:	4ba5      	ldr	r3, [pc, #660]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e8e:	71da      	strb	r2, [r3, #7]
	Input_Flags.Proxy1_NPN      		= IO_Input_Read(Proxy1_NPN   );
 8011e90:	2008      	movs	r0, #8
 8011e92:	f006 fb0d 	bl	80184b0 <IO_Input_Read>
 8011e96:	4603      	mov	r3, r0
 8011e98:	461a      	mov	r2, r3
 8011e9a:	4ba2      	ldr	r3, [pc, #648]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011e9c:	721a      	strb	r2, [r3, #8]
	Input_Flags.Ext_In_2        		= IO_Input_Read(Ext_In_2     );
 8011e9e:	2009      	movs	r0, #9
 8011ea0:	f006 fb06 	bl	80184b0 <IO_Input_Read>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	461a      	mov	r2, r3
 8011ea8:	4b9e      	ldr	r3, [pc, #632]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011eaa:	725a      	strb	r2, [r3, #9]
	Input_Flags.Ext_In_3        		= IO_Input_Read(Ext_In_3     );
 8011eac:	200a      	movs	r0, #10
 8011eae:	f006 faff 	bl	80184b0 <IO_Input_Read>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	461a      	mov	r2, r3
 8011eb6:	4b9b      	ldr	r3, [pc, #620]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011eb8:	729a      	strb	r2, [r3, #10]
	Input_Flags.Ext_In_4        		= IO_Input_Read(Ext_In_4     );
 8011eba:	200b      	movs	r0, #11
 8011ebc:	f006 faf8 	bl	80184b0 <IO_Input_Read>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	461a      	mov	r2, r3
 8011ec4:	4b97      	ldr	r3, [pc, #604]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011ec6:	72da      	strb	r2, [r3, #11]
	Input_Flags.Ext_In_5        		= IO_Input_Read(Ext_In_5     );
 8011ec8:	200c      	movs	r0, #12
 8011eca:	f006 faf1 	bl	80184b0 <IO_Input_Read>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	461a      	mov	r2, r3
 8011ed2:	4b94      	ldr	r3, [pc, #592]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011ed4:	731a      	strb	r2, [r3, #12]
	Input_Flags.Ext_In_6        		= IO_Input_Read(Ext_In_6     );
 8011ed6:	200d      	movs	r0, #13
 8011ed8:	f006 faea 	bl	80184b0 <IO_Input_Read>
 8011edc:	4603      	mov	r3, r0
 8011ede:	461a      	mov	r2, r3
 8011ee0:	4b90      	ldr	r3, [pc, #576]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011ee2:	735a      	strb	r2, [r3, #13]
	Input_Flags.Ext_In_1        		= IO_Input_Read(Ext_In_1     );
 8011ee4:	200e      	movs	r0, #14
 8011ee6:	f006 fae3 	bl	80184b0 <IO_Input_Read>
 8011eea:	4603      	mov	r3, r0
 8011eec:	461a      	mov	r2, r3
 8011eee:	4b8d      	ldr	r3, [pc, #564]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011ef0:	739a      	strb	r2, [r3, #14]
	Input_Flags.Estop_In_Ext    		= IO_Input_Read(Estop_In_Ext );
 8011ef2:	200f      	movs	r0, #15
 8011ef4:	f006 fadc 	bl	80184b0 <IO_Input_Read>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	461a      	mov	r2, r3
 8011efc:	4b89      	ldr	r3, [pc, #548]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011efe:	73da      	strb	r2, [r3, #15]
	Input_Flags.CNTRL_InEXT     		= IO_Input_Read(CNTRL_InEXT  );
 8011f00:	2010      	movs	r0, #16
 8011f02:	f006 fad5 	bl	80184b0 <IO_Input_Read>
 8011f06:	4603      	mov	r3, r0
 8011f08:	461a      	mov	r2, r3
 8011f0a:	4b86      	ldr	r3, [pc, #536]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f0c:	741a      	strb	r2, [r3, #16]
	Input_Flags.CNTRL_InFWD     		= IO_Input_Read(CNTRL_InFWD  );
 8011f0e:	2011      	movs	r0, #17
 8011f10:	f006 face 	bl	80184b0 <IO_Input_Read>
 8011f14:	4603      	mov	r3, r0
 8011f16:	461a      	mov	r2, r3
 8011f18:	4b82      	ldr	r3, [pc, #520]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f1a:	745a      	strb	r2, [r3, #17]
	Input_Flags.CNTRL_InREV     		= IO_Input_Read(CNTRL_InREV  );
 8011f1c:	2012      	movs	r0, #18
 8011f1e:	f006 fac7 	bl	80184b0 <IO_Input_Read>
 8011f22:	4603      	mov	r3, r0
 8011f24:	461a      	mov	r2, r3
 8011f26:	4b7f      	ldr	r3, [pc, #508]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f28:	749a      	strb	r2, [r3, #18]
	Input_Flags.CNTRL_InRES     		= IO_Input_Read(CNTRL_InRES  );
 8011f2a:	2013      	movs	r0, #19
 8011f2c:	f006 fac0 	bl	80184b0 <IO_Input_Read>
 8011f30:	4603      	mov	r3, r0
 8011f32:	461a      	mov	r2, r3
 8011f34:	4b7b      	ldr	r3, [pc, #492]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f36:	74da      	strb	r2, [r3, #19]
	Input_Flags.RWD_CTS         		= IO_Input_Read(RWD_CTS      );
 8011f38:	2014      	movs	r0, #20
 8011f3a:	f006 fab9 	bl	80184b0 <IO_Input_Read>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	461a      	mov	r2, r3
 8011f42:	4b78      	ldr	r3, [pc, #480]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f44:	751a      	strb	r2, [r3, #20]
	Input_Flags.Proxy2_NPN      		= IO_Input_Read(Proxy2_NPN   );
 8011f46:	2015      	movs	r0, #21
 8011f48:	f006 fab2 	bl	80184b0 <IO_Input_Read>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	461a      	mov	r2, r3
 8011f50:	4b74      	ldr	r3, [pc, #464]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f52:	755a      	strb	r2, [r3, #21]
	Input_Flags.Expander_Int    		= IO_Input_Read(Expander_Int );
 8011f54:	2016      	movs	r0, #22
 8011f56:	f006 faab 	bl	80184b0 <IO_Input_Read>
 8011f5a:	4603      	mov	r3, r0
 8011f5c:	461a      	mov	r2, r3
 8011f5e:	4b71      	ldr	r3, [pc, #452]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f60:	759a      	strb	r2, [r3, #22]
	Input_Flags.Estop_In_Int    		= IO_Input_Read(Estop_In_Int );
 8011f62:	2017      	movs	r0, #23
 8011f64:	f006 faa4 	bl	80184b0 <IO_Input_Read>
 8011f68:	4603      	mov	r3, r0
 8011f6a:	461a      	mov	r2, r3
 8011f6c:	4b6d      	ldr	r3, [pc, #436]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f6e:	75da      	strb	r2, [r3, #23]
	Input_Flags.Module_detect1			= IO_Input_Read(Module_detect1			);//1//IO_Expander Inputs : IO_Epander1
 8011f70:	2018      	movs	r0, #24
 8011f72:	f006 fa9d 	bl	80184b0 <IO_Input_Read>
 8011f76:	4603      	mov	r3, r0
 8011f78:	461a      	mov	r2, r3
 8011f7a:	4b6a      	ldr	r3, [pc, #424]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f7c:	761a      	strb	r2, [r3, #24]
	Input_Flags.Module_detect2			= IO_Input_Read(Module_detect2			);//2
 8011f7e:	2019      	movs	r0, #25
 8011f80:	f006 fa96 	bl	80184b0 <IO_Input_Read>
 8011f84:	4603      	mov	r3, r0
 8011f86:	461a      	mov	r2, r3
 8011f88:	4b66      	ldr	r3, [pc, #408]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f8a:	765a      	strb	r2, [r3, #25]
	Input_Flags.Module_detect3			= IO_Input_Read(Module_detect3			);//3
 8011f8c:	201a      	movs	r0, #26
 8011f8e:	f006 fa8f 	bl	80184b0 <IO_Input_Read>
 8011f92:	4603      	mov	r3, r0
 8011f94:	461a      	mov	r2, r3
 8011f96:	4b63      	ldr	r3, [pc, #396]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011f98:	769a      	strb	r2, [r3, #26]
	Input_Flags.Module_detect4			= IO_Input_Read(Module_detect4			);//4
 8011f9a:	201b      	movs	r0, #27
 8011f9c:	f006 fa88 	bl	80184b0 <IO_Input_Read>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	4b5f      	ldr	r3, [pc, #380]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fa6:	76da      	strb	r2, [r3, #27]
	Input_Flags.Charge_Active			= IO_Input_Read(Charge_Active			);//5
 8011fa8:	201c      	movs	r0, #28
 8011faa:	f006 fa81 	bl	80184b0 <IO_Input_Read>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	461a      	mov	r2, r3
 8011fb2:	4b5c      	ldr	r3, [pc, #368]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fb4:	771a      	strb	r2, [r3, #28]
	Input_Flags.PSU_Protect				= IO_Input_Read(PSU_Protect				);//6
 8011fb6:	201d      	movs	r0, #29
 8011fb8:	f006 fa7a 	bl	80184b0 <IO_Input_Read>
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	461a      	mov	r2, r3
 8011fc0:	4b58      	ldr	r3, [pc, #352]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fc2:	775a      	strb	r2, [r3, #29]
	Input_Flags.fbk_CAN_PWR				= IO_Input_Read(fbk_CAN_PWR				);//7	//: IO_Epander2
 8011fc4:	201e      	movs	r0, #30
 8011fc6:	f006 fa73 	bl	80184b0 <IO_Input_Read>
 8011fca:	4603      	mov	r3, r0
 8011fcc:	461a      	mov	r2, r3
 8011fce:	4b55      	ldr	r3, [pc, #340]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fd0:	779a      	strb	r2, [r3, #30]
	Input_Flags.fbk_V_EXT_Uart			= IO_Input_Read(fbk_V_EXT_Uart			);//8
 8011fd2:	201f      	movs	r0, #31
 8011fd4:	f006 fa6c 	bl	80184b0 <IO_Input_Read>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	461a      	mov	r2, r3
 8011fdc:	4b51      	ldr	r3, [pc, #324]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fde:	77da      	strb	r2, [r3, #31]
	Input_Flags.fbk_V_Proxy				= IO_Input_Read(fbk_V_Proxy				);//9
 8011fe0:	2020      	movs	r0, #32
 8011fe2:	f006 fa65 	bl	80184b0 <IO_Input_Read>
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	461a      	mov	r2, r3
 8011fea:	4b4e      	ldr	r3, [pc, #312]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011fec:	f883 2020 	strb.w	r2, [r3, #32]
	Input_Flags.fbk_V_Ethernet			= IO_Input_Read(fbk_V_Ethernet			);//10
 8011ff0:	2021      	movs	r0, #33	; 0x21
 8011ff2:	f006 fa5d 	bl	80184b0 <IO_Input_Read>
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	461a      	mov	r2, r3
 8011ffa:	4b4a      	ldr	r3, [pc, #296]	; (8012124 <IO_App_Read_Inputs+0x308>)
 8011ffc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	Input_Flags.fbk_V_Control			= IO_Input_Read(fbk_V_Control			);//11
 8012000:	2022      	movs	r0, #34	; 0x22
 8012002:	f006 fa55 	bl	80184b0 <IO_Input_Read>
 8012006:	4603      	mov	r3, r0
 8012008:	461a      	mov	r2, r3
 801200a:	4b46      	ldr	r3, [pc, #280]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801200c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	Input_Flags.fbk_Siren1				= IO_Input_Read(fbk_Siren1				);//12
 8012010:	2023      	movs	r0, #35	; 0x23
 8012012:	f006 fa4d 	bl	80184b0 <IO_Input_Read>
 8012016:	4603      	mov	r3, r0
 8012018:	461a      	mov	r2, r3
 801201a:	4b42      	ldr	r3, [pc, #264]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801201c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	Input_Flags.fbk_Siren2				= IO_Input_Read(fbk_Siren2				);//13
 8012020:	2024      	movs	r0, #36	; 0x24
 8012022:	f006 fa45 	bl	80184b0 <IO_Input_Read>
 8012026:	4603      	mov	r3, r0
 8012028:	461a      	mov	r2, r3
 801202a:	4b3e      	ldr	r3, [pc, #248]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801202c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	Input_Flags.Charge_fault			= IO_Input_Read(Charge_fault			);//14
 8012030:	2025      	movs	r0, #37	; 0x25
 8012032:	f006 fa3d 	bl	80184b0 <IO_Input_Read>
 8012036:	4603      	mov	r3, r0
 8012038:	461a      	mov	r2, r3
 801203a:	4b3a      	ldr	r3, [pc, #232]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801203c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	Input_Flags.fbk_F_Light_White     	= IO_Input_Read(fbk_F_Light_White     	);//15
 8012040:	2026      	movs	r0, #38	; 0x26
 8012042:	f006 fa35 	bl	80184b0 <IO_Input_Read>
 8012046:	4603      	mov	r3, r0
 8012048:	461a      	mov	r2, r3
 801204a:	4b36      	ldr	r3, [pc, #216]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801204c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	Input_Flags.fbk_F_Light_Red     	= IO_Input_Read(fbk_F_Light_Red     	);//16
 8012050:	2027      	movs	r0, #39	; 0x27
 8012052:	f006 fa2d 	bl	80184b0 <IO_Input_Read>
 8012056:	4603      	mov	r3, r0
 8012058:	461a      	mov	r2, r3
 801205a:	4b32      	ldr	r3, [pc, #200]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801205c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	Input_Flags.fbk_F_Light_Flash_Red   = IO_Input_Read(fbk_F_Light_Flash_Red   );//17
 8012060:	2028      	movs	r0, #40	; 0x28
 8012062:	f006 fa25 	bl	80184b0 <IO_Input_Read>
 8012066:	4603      	mov	r3, r0
 8012068:	461a      	mov	r2, r3
 801206a:	4b2e      	ldr	r3, [pc, #184]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801206c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	Input_Flags.fbk_F_Light_Dev     	= IO_Input_Read(fbk_F_Light_Dev     	);//18
 8012070:	2029      	movs	r0, #41	; 0x29
 8012072:	f006 fa1d 	bl	80184b0 <IO_Input_Read>
 8012076:	4603      	mov	r3, r0
 8012078:	461a      	mov	r2, r3
 801207a:	4b2a      	ldr	r3, [pc, #168]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801207c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	Input_Flags.fbk_R_Light_White     	= IO_Input_Read(fbk_R_Light_White     	);//19
 8012080:	202a      	movs	r0, #42	; 0x2a
 8012082:	f006 fa15 	bl	80184b0 <IO_Input_Read>
 8012086:	4603      	mov	r3, r0
 8012088:	461a      	mov	r2, r3
 801208a:	4b26      	ldr	r3, [pc, #152]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801208c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	Input_Flags.fbk_R_Light_Red     	= IO_Input_Read(fbk_R_Light_Red     	);//20
 8012090:	202b      	movs	r0, #43	; 0x2b
 8012092:	f006 fa0d 	bl	80184b0 <IO_Input_Read>
 8012096:	4603      	mov	r3, r0
 8012098:	461a      	mov	r2, r3
 801209a:	4b22      	ldr	r3, [pc, #136]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801209c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	Input_Flags.fbk_R_Light_Flash_Red   = IO_Input_Read(fbk_R_Light_Flash_Red   );//21
 80120a0:	202c      	movs	r0, #44	; 0x2c
 80120a2:	f006 fa05 	bl	80184b0 <IO_Input_Read>
 80120a6:	4603      	mov	r3, r0
 80120a8:	461a      	mov	r2, r3
 80120aa:	4b1e      	ldr	r3, [pc, #120]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120ac:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	Input_Flags.fbk_R_Light_Dev     	= IO_Input_Read(fbk_R_Light_Dev     	);//22
 80120b0:	202d      	movs	r0, #45	; 0x2d
 80120b2:	f006 f9fd 	bl	80184b0 <IO_Input_Read>
 80120b6:	4603      	mov	r3, r0
 80120b8:	461a      	mov	r2, r3
 80120ba:	4b1a      	ldr	r3, [pc, #104]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	Input_Flags.LCD_PWR_Fault			= IO_Input_Read(LCD_PWR_Fault			);//23	//: IO_Epander2
 80120c0:	202e      	movs	r0, #46	; 0x2e
 80120c2:	f006 f9f5 	bl	80184b0 <IO_Input_Read>
 80120c6:	4603      	mov	r3, r0
 80120c8:	461a      	mov	r2, r3
 80120ca:	4b16      	ldr	r3, [pc, #88]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120cc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	Input_Flags.Variant0				= IO_Input_Read(Variant0				);//24
 80120d0:	202f      	movs	r0, #47	; 0x2f
 80120d2:	f006 f9ed 	bl	80184b0 <IO_Input_Read>
 80120d6:	4603      	mov	r3, r0
 80120d8:	461a      	mov	r2, r3
 80120da:	4b12      	ldr	r3, [pc, #72]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120dc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	Input_Flags.Variant1				= IO_Input_Read(Variant1				);//25
 80120e0:	2030      	movs	r0, #48	; 0x30
 80120e2:	f006 f9e5 	bl	80184b0 <IO_Input_Read>
 80120e6:	4603      	mov	r3, r0
 80120e8:	461a      	mov	r2, r3
 80120ea:	4b0e      	ldr	r3, [pc, #56]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	Input_Flags.Revision0				= IO_Input_Read(Revision0				);//26
 80120f0:	2031      	movs	r0, #49	; 0x31
 80120f2:	f006 f9dd 	bl	80184b0 <IO_Input_Read>
 80120f6:	4603      	mov	r3, r0
 80120f8:	461a      	mov	r2, r3
 80120fa:	4b0a      	ldr	r3, [pc, #40]	; (8012124 <IO_App_Read_Inputs+0x308>)
 80120fc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	Input_Flags.Revision1				= IO_Input_Read(Revision1				);//27
 8012100:	2032      	movs	r0, #50	; 0x32
 8012102:	f006 f9d5 	bl	80184b0 <IO_Input_Read>
 8012106:	4603      	mov	r3, r0
 8012108:	461a      	mov	r2, r3
 801210a:	4b06      	ldr	r3, [pc, #24]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801210c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	Input_Flags.Revision2				= IO_Input_Read(Revision2				);//28
 8012110:	2033      	movs	r0, #51	; 0x33
 8012112:	f006 f9cd 	bl	80184b0 <IO_Input_Read>
 8012116:	4603      	mov	r3, r0
 8012118:	461a      	mov	r2, r3
 801211a:	4b02      	ldr	r3, [pc, #8]	; (8012124 <IO_App_Read_Inputs+0x308>)
 801211c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

}
 8012120:	bf00      	nop
 8012122:	bd80      	pop	{r7, pc}
 8012124:	20021510 	.word	0x20021510

08012128 <TextToScreen>:
 * @param  BColor: 		Background Color
 * @param  Size: 		Size of text
 * @retval RGB pixel color
 */
void TextToScreen(int x, int y, char *textString ,uint8_t Mode, uint32_t FColor, uint32_t BColor, Text_SizeTypdef Size)
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b084      	sub	sp, #16
 801212c:	af00      	add	r7, sp, #0
 801212e:	60f8      	str	r0, [r7, #12]
 8012130:	60b9      	str	r1, [r7, #8]
 8012132:	607a      	str	r2, [r7, #4]
 8012134:	70fb      	strb	r3, [r7, #3]
	BSP_LCD_SetBackColor(BColor);
 8012136:	69f8      	ldr	r0, [r7, #28]
 8012138:	f003 fcfc 	bl	8015b34 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 801213c:	69b8      	ldr	r0, [r7, #24]
 801213e:	f003 fcdf 	bl	8015b00 <BSP_LCD_SetTextColor>

	switch(Size)
 8012142:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012146:	2b03      	cmp	r3, #3
 8012148:	d81a      	bhi.n	8012180 <TextToScreen+0x58>
 801214a:	a201      	add	r2, pc, #4	; (adr r2, 8012150 <TextToScreen+0x28>)
 801214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012150:	08012161 	.word	0x08012161
 8012154:	08012169 	.word	0x08012169
 8012158:	08012171 	.word	0x08012171
 801215c:	08012179 	.word	0x08012179
	{
	case Text_Extra_Small:

		BSP_LCD_SetFont(&Font12);
 8012160:	480e      	ldr	r0, [pc, #56]	; (801219c <TextToScreen+0x74>)
 8012162:	f003 fd01 	bl	8015b68 <BSP_LCD_SetFont>
		break;
 8012166:	e00c      	b.n	8012182 <TextToScreen+0x5a>

	case Text_Small:

		BSP_LCD_SetFont(&Font16);
 8012168:	480d      	ldr	r0, [pc, #52]	; (80121a0 <TextToScreen+0x78>)
 801216a:	f003 fcfd 	bl	8015b68 <BSP_LCD_SetFont>
		break;
 801216e:	e008      	b.n	8012182 <TextToScreen+0x5a>

	case Text_Medium:

		BSP_LCD_SetFont(&Font20);
 8012170:	480c      	ldr	r0, [pc, #48]	; (80121a4 <TextToScreen+0x7c>)
 8012172:	f003 fcf9 	bl	8015b68 <BSP_LCD_SetFont>
		break;
 8012176:	e004      	b.n	8012182 <TextToScreen+0x5a>

	case Text_Large:

		BSP_LCD_SetFont(&Font24);
 8012178:	480b      	ldr	r0, [pc, #44]	; (80121a8 <TextToScreen+0x80>)
 801217a:	f003 fcf5 	bl	8015b68 <BSP_LCD_SetFont>
		break;
 801217e:	e000      	b.n	8012182 <TextToScreen+0x5a>

	default:
		break;
 8012180:	bf00      	nop
	}


	BSP_LCD_DisplayStringAt(x, y, textString, Mode);
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	b298      	uxth	r0, r3
 8012186:	68bb      	ldr	r3, [r7, #8]
 8012188:	b299      	uxth	r1, r3
 801218a:	78fb      	ldrb	r3, [r7, #3]
 801218c:	687a      	ldr	r2, [r7, #4]
 801218e:	f003 fd75 	bl	8015c7c <BSP_LCD_DisplayStringAt>
}
 8012192:	bf00      	nop
 8012194:	3710      	adds	r7, #16
 8012196:	46bd      	mov	sp, r7
 8012198:	bd80      	pop	{r7, pc}
 801219a:	bf00      	nop
 801219c:	20020008 	.word	0x20020008
 80121a0:	20020010 	.word	0x20020010
 80121a4:	20020018 	.word	0x20020018
 80121a8:	20020020 	.word	0x20020020

080121ac <TextToScreen_SML>:

void TextToScreen_SML(int x, int y, char *textString, uint32_t FColor, uint32_t BColor)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b084      	sub	sp, #16
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	60f8      	str	r0, [r7, #12]
 80121b4:	60b9      	str	r1, [r7, #8]
 80121b6:	607a      	str	r2, [r7, #4]
 80121b8:	603b      	str	r3, [r7, #0]
	BSP_LCD_SetBackColor(BColor);
 80121ba:	69b8      	ldr	r0, [r7, #24]
 80121bc:	f003 fcba 	bl	8015b34 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 80121c0:	6838      	ldr	r0, [r7, #0]
 80121c2:	f003 fc9d 	bl	8015b00 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font16);
 80121c6:	4807      	ldr	r0, [pc, #28]	; (80121e4 <TextToScreen_SML+0x38>)
 80121c8:	f003 fcce 	bl	8015b68 <BSP_LCD_SetFont>

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	b298      	uxth	r0, r3
 80121d0:	68bb      	ldr	r3, [r7, #8]
 80121d2:	b299      	uxth	r1, r3
 80121d4:	2303      	movs	r3, #3
 80121d6:	687a      	ldr	r2, [r7, #4]
 80121d8:	f003 fd50 	bl	8015c7c <BSP_LCD_DisplayStringAt>
}
 80121dc:	bf00      	nop
 80121de:	3710      	adds	r7, #16
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bd80      	pop	{r7, pc}
 80121e4:	20020010 	.word	0x20020010

080121e8 <App_ACK_Init>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Init (void)
{
 80121e8:	b480      	push	{r7}
 80121ea:	af00      	add	r7, sp, #0

	User_Button[ACK_Up].ACK_Flag			=	&Input_Flags.Button_1;
 80121ec:	4b08      	ldr	r3, [pc, #32]	; (8012210 <App_ACK_Init+0x28>)
 80121ee:	4a09      	ldr	r2, [pc, #36]	; (8012214 <App_ACK_Init+0x2c>)
 80121f0:	601a      	str	r2, [r3, #0]
	User_Button[ACK_Down].ACK_Flag			=	&Input_Flags.Button_2;
 80121f2:	4b07      	ldr	r3, [pc, #28]	; (8012210 <App_ACK_Init+0x28>)
 80121f4:	4a08      	ldr	r2, [pc, #32]	; (8012218 <App_ACK_Init+0x30>)
 80121f6:	60da      	str	r2, [r3, #12]
	User_Button[ACK_Left].ACK_Flag			=	&Input_Flags.Button_3;
 80121f8:	4b05      	ldr	r3, [pc, #20]	; (8012210 <App_ACK_Init+0x28>)
 80121fa:	4a08      	ldr	r2, [pc, #32]	; (801221c <App_ACK_Init+0x34>)
 80121fc:	619a      	str	r2, [r3, #24]
	User_Button[ACK_Right].ACK_Flag			=	&Input_Flags.Button_4;
 80121fe:	4b04      	ldr	r3, [pc, #16]	; (8012210 <App_ACK_Init+0x28>)
 8012200:	4a07      	ldr	r2, [pc, #28]	; (8012220 <App_ACK_Init+0x38>)
 8012202:	625a      	str	r2, [r3, #36]	; 0x24

}
 8012204:	bf00      	nop
 8012206:	46bd      	mov	sp, r7
 8012208:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220c:	4770      	bx	lr
 801220e:	bf00      	nop
 8012210:	200215d8 	.word	0x200215d8
 8012214:	20021511 	.word	0x20021511
 8012218:	20021512 	.word	0x20021512
 801221c:	20021513 	.word	0x20021513
 8012220:	20021514 	.word	0x20021514

08012224 <App_ACK_CheckFlag>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
bool App_ACK_CheckFlag (User_Buttons Button)
{
 8012224:	b480      	push	{r7}
 8012226:	b083      	sub	sp, #12
 8012228:	af00      	add	r7, sp, #0
 801222a:	4603      	mov	r3, r0
 801222c:	71fb      	strb	r3, [r7, #7]
	if(User_Button[Button].Button_Pressed)
 801222e:	79fa      	ldrb	r2, [r7, #7]
 8012230:	4909      	ldr	r1, [pc, #36]	; (8012258 <App_ACK_CheckFlag+0x34>)
 8012232:	4613      	mov	r3, r2
 8012234:	005b      	lsls	r3, r3, #1
 8012236:	4413      	add	r3, r2
 8012238:	009b      	lsls	r3, r3, #2
 801223a:	440b      	add	r3, r1
 801223c:	3304      	adds	r3, #4
 801223e:	781b      	ldrb	r3, [r3, #0]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d001      	beq.n	8012248 <App_ACK_CheckFlag+0x24>
	{
		return true;
 8012244:	2301      	movs	r3, #1
 8012246:	e000      	b.n	801224a <App_ACK_CheckFlag+0x26>
	}

	return false;
 8012248:	2300      	movs	r3, #0

}
 801224a:	4618      	mov	r0, r3
 801224c:	370c      	adds	r7, #12
 801224e:	46bd      	mov	sp, r7
 8012250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012254:	4770      	bx	lr
 8012256:	bf00      	nop
 8012258:	200215d8 	.word	0x200215d8

0801225c <App_ACK_Handler>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Handler (void)
{
 801225c:	b590      	push	{r4, r7, lr}
 801225e:	b083      	sub	sp, #12
 8012260:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < Button_Count; i++)
 8012262:	2300      	movs	r3, #0
 8012264:	71fb      	strb	r3, [r7, #7]
 8012266:	e095      	b.n	8012394 <App_ACK_Handler+0x138>
	{
		if((*User_Button[i].ACK_Flag) && User_Button[i].Time_Pressed == 0  && (!User_Button[i].ACK_Processed))
 8012268:	79fa      	ldrb	r2, [r7, #7]
 801226a:	494e      	ldr	r1, [pc, #312]	; (80123a4 <App_ACK_Handler+0x148>)
 801226c:	4613      	mov	r3, r2
 801226e:	005b      	lsls	r3, r3, #1
 8012270:	4413      	add	r3, r2
 8012272:	009b      	lsls	r3, r3, #2
 8012274:	440b      	add	r3, r1
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	781b      	ldrb	r3, [r3, #0]
 801227a:	2b00      	cmp	r3, #0
 801227c:	d025      	beq.n	80122ca <App_ACK_Handler+0x6e>
 801227e:	79fa      	ldrb	r2, [r7, #7]
 8012280:	4948      	ldr	r1, [pc, #288]	; (80123a4 <App_ACK_Handler+0x148>)
 8012282:	4613      	mov	r3, r2
 8012284:	005b      	lsls	r3, r3, #1
 8012286:	4413      	add	r3, r2
 8012288:	009b      	lsls	r3, r3, #2
 801228a:	440b      	add	r3, r1
 801228c:	3308      	adds	r3, #8
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	2b00      	cmp	r3, #0
 8012292:	d11a      	bne.n	80122ca <App_ACK_Handler+0x6e>
 8012294:	79fa      	ldrb	r2, [r7, #7]
 8012296:	4943      	ldr	r1, [pc, #268]	; (80123a4 <App_ACK_Handler+0x148>)
 8012298:	4613      	mov	r3, r2
 801229a:	005b      	lsls	r3, r3, #1
 801229c:	4413      	add	r3, r2
 801229e:	009b      	lsls	r3, r3, #2
 80122a0:	440b      	add	r3, r1
 80122a2:	3305      	adds	r3, #5
 80122a4:	781b      	ldrb	r3, [r3, #0]
 80122a6:	f083 0301 	eor.w	r3, r3, #1
 80122aa:	b2db      	uxtb	r3, r3
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d00c      	beq.n	80122ca <App_ACK_Handler+0x6e>
		{
			User_Button[i].Time_Pressed = time_now();
 80122b0:	79fc      	ldrb	r4, [r7, #7]
 80122b2:	f009 faef 	bl	801b894 <time_now>
 80122b6:	4601      	mov	r1, r0
 80122b8:	4a3a      	ldr	r2, [pc, #232]	; (80123a4 <App_ACK_Handler+0x148>)
 80122ba:	4623      	mov	r3, r4
 80122bc:	005b      	lsls	r3, r3, #1
 80122be:	4423      	add	r3, r4
 80122c0:	009b      	lsls	r3, r3, #2
 80122c2:	4413      	add	r3, r2
 80122c4:	3308      	adds	r3, #8
 80122c6:	6019      	str	r1, [r3, #0]
 80122c8:	e02c      	b.n	8012324 <App_ACK_Handler+0xc8>


		}

		else if((!*User_Button[i].ACK_Flag) && (User_Button[i].ACK_Processed))
 80122ca:	79fa      	ldrb	r2, [r7, #7]
 80122cc:	4935      	ldr	r1, [pc, #212]	; (80123a4 <App_ACK_Handler+0x148>)
 80122ce:	4613      	mov	r3, r2
 80122d0:	005b      	lsls	r3, r3, #1
 80122d2:	4413      	add	r3, r2
 80122d4:	009b      	lsls	r3, r3, #2
 80122d6:	440b      	add	r3, r1
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	781b      	ldrb	r3, [r3, #0]
 80122dc:	f083 0301 	eor.w	r3, r3, #1
 80122e0:	b2db      	uxtb	r3, r3
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d01e      	beq.n	8012324 <App_ACK_Handler+0xc8>
 80122e6:	79fa      	ldrb	r2, [r7, #7]
 80122e8:	492e      	ldr	r1, [pc, #184]	; (80123a4 <App_ACK_Handler+0x148>)
 80122ea:	4613      	mov	r3, r2
 80122ec:	005b      	lsls	r3, r3, #1
 80122ee:	4413      	add	r3, r2
 80122f0:	009b      	lsls	r3, r3, #2
 80122f2:	440b      	add	r3, r1
 80122f4:	3305      	adds	r3, #5
 80122f6:	781b      	ldrb	r3, [r3, #0]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d013      	beq.n	8012324 <App_ACK_Handler+0xc8>
		{
			User_Button[i].Time_Pressed = 0;
 80122fc:	79fa      	ldrb	r2, [r7, #7]
 80122fe:	4929      	ldr	r1, [pc, #164]	; (80123a4 <App_ACK_Handler+0x148>)
 8012300:	4613      	mov	r3, r2
 8012302:	005b      	lsls	r3, r3, #1
 8012304:	4413      	add	r3, r2
 8012306:	009b      	lsls	r3, r3, #2
 8012308:	440b      	add	r3, r1
 801230a:	3308      	adds	r3, #8
 801230c:	2200      	movs	r2, #0
 801230e:	601a      	str	r2, [r3, #0]
			User_Button[i].ACK_Processed = false;
 8012310:	79fa      	ldrb	r2, [r7, #7]
 8012312:	4924      	ldr	r1, [pc, #144]	; (80123a4 <App_ACK_Handler+0x148>)
 8012314:	4613      	mov	r3, r2
 8012316:	005b      	lsls	r3, r3, #1
 8012318:	4413      	add	r3, r2
 801231a:	009b      	lsls	r3, r3, #2
 801231c:	440b      	add	r3, r1
 801231e:	3305      	adds	r3, #5
 8012320:	2200      	movs	r2, #0
 8012322:	701a      	strb	r2, [r3, #0]

		}

		if(App_ACK_TimeSince_Pressed(i) > 100 && (!User_Button[i].ACK_Processed) && (*User_Button[i].ACK_Flag))
 8012324:	79fb      	ldrb	r3, [r7, #7]
 8012326:	4618      	mov	r0, r3
 8012328:	f000 f83e 	bl	80123a8 <App_ACK_TimeSince_Pressed>
 801232c:	4603      	mov	r3, r0
 801232e:	2b64      	cmp	r3, #100	; 0x64
 8012330:	d923      	bls.n	801237a <App_ACK_Handler+0x11e>
 8012332:	79fa      	ldrb	r2, [r7, #7]
 8012334:	491b      	ldr	r1, [pc, #108]	; (80123a4 <App_ACK_Handler+0x148>)
 8012336:	4613      	mov	r3, r2
 8012338:	005b      	lsls	r3, r3, #1
 801233a:	4413      	add	r3, r2
 801233c:	009b      	lsls	r3, r3, #2
 801233e:	440b      	add	r3, r1
 8012340:	3305      	adds	r3, #5
 8012342:	781b      	ldrb	r3, [r3, #0]
 8012344:	f083 0301 	eor.w	r3, r3, #1
 8012348:	b2db      	uxtb	r3, r3
 801234a:	2b00      	cmp	r3, #0
 801234c:	d015      	beq.n	801237a <App_ACK_Handler+0x11e>
 801234e:	79fa      	ldrb	r2, [r7, #7]
 8012350:	4914      	ldr	r1, [pc, #80]	; (80123a4 <App_ACK_Handler+0x148>)
 8012352:	4613      	mov	r3, r2
 8012354:	005b      	lsls	r3, r3, #1
 8012356:	4413      	add	r3, r2
 8012358:	009b      	lsls	r3, r3, #2
 801235a:	440b      	add	r3, r1
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	781b      	ldrb	r3, [r3, #0]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d00a      	beq.n	801237a <App_ACK_Handler+0x11e>
		{
			User_Button[i].Button_Pressed = true;
 8012364:	79fa      	ldrb	r2, [r7, #7]
 8012366:	490f      	ldr	r1, [pc, #60]	; (80123a4 <App_ACK_Handler+0x148>)
 8012368:	4613      	mov	r3, r2
 801236a:	005b      	lsls	r3, r3, #1
 801236c:	4413      	add	r3, r2
 801236e:	009b      	lsls	r3, r3, #2
 8012370:	440b      	add	r3, r1
 8012372:	3304      	adds	r3, #4
 8012374:	2201      	movs	r2, #1
 8012376:	701a      	strb	r2, [r3, #0]
 8012378:	e009      	b.n	801238e <App_ACK_Handler+0x132>
		}
		else
		{
			User_Button[i].Button_Pressed = false;
 801237a:	79fa      	ldrb	r2, [r7, #7]
 801237c:	4909      	ldr	r1, [pc, #36]	; (80123a4 <App_ACK_Handler+0x148>)
 801237e:	4613      	mov	r3, r2
 8012380:	005b      	lsls	r3, r3, #1
 8012382:	4413      	add	r3, r2
 8012384:	009b      	lsls	r3, r3, #2
 8012386:	440b      	add	r3, r1
 8012388:	3304      	adds	r3, #4
 801238a:	2200      	movs	r2, #0
 801238c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < Button_Count; i++)
 801238e:	79fb      	ldrb	r3, [r7, #7]
 8012390:	3301      	adds	r3, #1
 8012392:	71fb      	strb	r3, [r7, #7]
 8012394:	79fb      	ldrb	r3, [r7, #7]
 8012396:	2b03      	cmp	r3, #3
 8012398:	f67f af66 	bls.w	8012268 <App_ACK_Handler+0xc>
		}
	}
}
 801239c:	bf00      	nop
 801239e:	370c      	adds	r7, #12
 80123a0:	46bd      	mov	sp, r7
 80123a2:	bd90      	pop	{r4, r7, pc}
 80123a4:	200215d8 	.word	0x200215d8

080123a8 <App_ACK_TimeSince_Pressed>:
 *---------
 *32-bit integer of time since press
 *
 *-----------------------------------------*/
uint32_t App_ACK_TimeSince_Pressed (uint8_t Button)
{
 80123a8:	b580      	push	{r7, lr}
 80123aa:	b084      	sub	sp, #16
 80123ac:	af00      	add	r7, sp, #0
 80123ae:	4603      	mov	r3, r0
 80123b0:	71fb      	strb	r3, [r7, #7]
	uint32_t time_since_pressed = 0;
 80123b2:	2300      	movs	r3, #0
 80123b4:	60fb      	str	r3, [r7, #12]

	if(User_Button[Button].Time_Pressed != 0)
 80123b6:	79fa      	ldrb	r2, [r7, #7]
 80123b8:	490e      	ldr	r1, [pc, #56]	; (80123f4 <App_ACK_TimeSince_Pressed+0x4c>)
 80123ba:	4613      	mov	r3, r2
 80123bc:	005b      	lsls	r3, r3, #1
 80123be:	4413      	add	r3, r2
 80123c0:	009b      	lsls	r3, r3, #2
 80123c2:	440b      	add	r3, r1
 80123c4:	3308      	adds	r3, #8
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d00e      	beq.n	80123ea <App_ACK_TimeSince_Pressed+0x42>
	{
		time_since_pressed = time_since(User_Button[Button].Time_Pressed);
 80123cc:	79fa      	ldrb	r2, [r7, #7]
 80123ce:	4909      	ldr	r1, [pc, #36]	; (80123f4 <App_ACK_TimeSince_Pressed+0x4c>)
 80123d0:	4613      	mov	r3, r2
 80123d2:	005b      	lsls	r3, r3, #1
 80123d4:	4413      	add	r3, r2
 80123d6:	009b      	lsls	r3, r3, #2
 80123d8:	440b      	add	r3, r1
 80123da:	3308      	adds	r3, #8
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	4618      	mov	r0, r3
 80123e0:	f009 fa64 	bl	801b8ac <time_since>
 80123e4:	60f8      	str	r0, [r7, #12]
		return time_since_pressed;
 80123e6:	68fb      	ldr	r3, [r7, #12]
 80123e8:	e000      	b.n	80123ec <App_ACK_TimeSince_Pressed+0x44>
	}
	else
		return 0;
 80123ea:	2300      	movs	r3, #0
}
 80123ec:	4618      	mov	r0, r3
 80123ee:	3710      	adds	r7, #16
 80123f0:	46bd      	mov	sp, r7
 80123f2:	bd80      	pop	{r7, pc}
 80123f4:	200215d8 	.word	0x200215d8

080123f8 <App_VisionModules_Process>:
	Pulse400_Module.interface = COM;
	Pulse400_Module.vision_inbuf = COM_EXP1_Buffer;
}

void App_VisionModules_Process(void)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	af00      	add	r7, sp, #0
	vision_process(&Pulse400_Module);
 80123fc:	4802      	ldr	r0, [pc, #8]	; (8012408 <App_VisionModules_Process+0x10>)
 80123fe:	f009 fc99 	bl	801bd34 <vision_process>
}
 8012402:	bf00      	nop
 8012404:	bd80      	pop	{r7, pc}
 8012406:	bf00      	nop
 8012408:	2002afa0 	.word	0x2002afa0

0801240c <Vision_GetWRptr>:

int Vision_GetWRptr(vision_device* reader)
{
 801240c:	b580      	push	{r7, lr}
 801240e:	b082      	sub	sp, #8
 8012410:	af00      	add	r7, sp, #0
 8012412:	6078      	str	r0, [r7, #4]
	return DMA_UART_Vision_Get_WRPtr(VISION_BUF_LEN);
 8012414:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8012418:	f000 f80c 	bl	8012434 <DMA_UART_Vision_Get_WRPtr>
 801241c:	4603      	mov	r3, r0
}
 801241e:	4618      	mov	r0, r3
 8012420:	3708      	adds	r7, #8
 8012422:	46bd      	mov	sp, r7
 8012424:	bd80      	pop	{r7, pc}

08012426 <System_Filter_Control>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void System_Filter_Control(void)
{
 8012426:	b480      	push	{r7}
 8012428:	af00      	add	r7, sp, #0
	 * Update Speed Zone
	 *------------------------------*/
//	App_Update_SpeedZone();


}
 801242a:	bf00      	nop
 801242c:	46bd      	mov	sp, r7
 801242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012432:	4770      	bx	lr

08012434 <DMA_UART_Vision_Get_WRPtr>:
 *Outputs:
 *---------
 *	integer offset in the Rx buffer.
 *-----------------------------------------*/
uint16_t DMA_UART_Vision_Get_WRPtr(uint16_t rx_buffer_size)
{
 8012434:	b480      	push	{r7}
 8012436:	b085      	sub	sp, #20
 8012438:	af00      	add	r7, sp, #0
 801243a:	4603      	mov	r3, r0
 801243c:	80fb      	strh	r3, [r7, #6]
	uint16_t bytes_left = 0;
 801243e:	2300      	movs	r3, #0
 8012440:	81fb      	strh	r3, [r7, #14]
	bytes_left = huartx[COM_EXP1].hdmarx->Instance->NDTR;
 8012442:	4b0b      	ldr	r3, [pc, #44]	; (8012470 <DMA_UART_Vision_Get_WRPtr+0x3c>)
 8012444:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	685b      	ldr	r3, [r3, #4]
 801244a:	81fb      	strh	r3, [r7, #14]

	return (rx_buffer_size-1)&(rx_buffer_size - bytes_left);
 801244c:	88fb      	ldrh	r3, [r7, #6]
 801244e:	3b01      	subs	r3, #1
 8012450:	b29b      	uxth	r3, r3
 8012452:	b21a      	sxth	r2, r3
 8012454:	88f9      	ldrh	r1, [r7, #6]
 8012456:	89fb      	ldrh	r3, [r7, #14]
 8012458:	1acb      	subs	r3, r1, r3
 801245a:	b29b      	uxth	r3, r3
 801245c:	b21b      	sxth	r3, r3
 801245e:	4013      	ands	r3, r2
 8012460:	b21b      	sxth	r3, r3
 8012462:	b29b      	uxth	r3, r3
}
 8012464:	4618      	mov	r0, r3
 8012466:	3714      	adds	r7, #20
 8012468:	46bd      	mov	sp, r7
 801246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801246e:	4770      	bx	lr
 8012470:	20032138 	.word	0x20032138

08012474 <App_EventControl>:

	Active_Event = &EventList[EV_Empty];
}

void App_EventControl (void)
{
 8012474:	b580      	push	{r7, lr}
 8012476:	af00      	add	r7, sp, #0
	// ---- Handle all event flags (set events) ----
	App_EventHandler();
 8012478:	f000 fdc4 	bl	8013004 <App_EventHandler>

	// ---- Update all events in group lists ----
	App_EventManageUpdates();
 801247c:	f000 fb94 	bl	8012ba8 <App_EventManageUpdates>

	// ---- Handle Active Events ----
	App_EventHandleActives();
 8012480:	f000 f802 	bl	8012488 <App_EventHandleActives>
}
 8012484:	bf00      	nop
 8012486:	bd80      	pop	{r7, pc}

08012488 <App_EventHandleActives>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventHandleActives(void)
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b082      	sub	sp, #8
 801248c:	af00      	add	r7, sp, #0
	uint8_t Most_Important = 0;
 801248e:	2300      	movs	r3, #0
 8012490:	71bb      	strb	r3, [r7, #6]
	uint16_t ApplyEventID = 0, SplashEventID = 0;
 8012492:	2300      	movs	r3, #0
 8012494:	80bb      	strh	r3, [r7, #4]
 8012496:	2300      	movs	r3, #0
 8012498:	807b      	strh	r3, [r7, #2]

	Most_Important = App_EventDetermineMostImportantEventGroup();
 801249a:	f000 f88f 	bl	80125bc <App_EventDetermineMostImportantEventGroup>
 801249e:	4603      	mov	r3, r0
 80124a0:	71bb      	strb	r3, [r7, #6]
	ApplyEventID 	= App_EventDetermineApplyID();
 80124a2:	f000 f8bf 	bl	8012624 <App_EventDetermineApplyID>
 80124a6:	4603      	mov	r3, r0
 80124a8:	80bb      	strh	r3, [r7, #4]
	SplashEventID	= App_EventDetermineSplashID();
 80124aa:	f000 f8f7 	bl	801269c <App_EventDetermineSplashID>
 80124ae:	4603      	mov	r3, r0
 80124b0:	807b      	strh	r3, [r7, #2]

	// ---- Clear active events processed flags when higher priority events occur ----
	for (uint8_t i = 0; i < evGroupSize - 1; i++)
 80124b2:	2300      	movs	r3, #0
 80124b4:	71fb      	strb	r3, [r7, #7]
 80124b6:	e01d      	b.n	80124f4 <App_EventHandleActives+0x6c>
	{
		if(evGroups[i].evCounter > 0)
 80124b8:	79fb      	ldrb	r3, [r7, #7]
 80124ba:	4a3e      	ldr	r2, [pc, #248]	; (80125b4 <App_EventHandleActives+0x12c>)
 80124bc:	2198      	movs	r1, #152	; 0x98
 80124be:	fb01 f303 	mul.w	r3, r1, r3
 80124c2:	4413      	add	r3, r2
 80124c4:	3396      	adds	r3, #150	; 0x96
 80124c6:	781b      	ldrb	r3, [r3, #0]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d010      	beq.n	80124ee <App_EventHandleActives+0x66>
			EventList[evGroups[i + 1].evIndex[0]].Processed = false;
 80124cc:	79fb      	ldrb	r3, [r7, #7]
 80124ce:	3301      	adds	r3, #1
 80124d0:	4a38      	ldr	r2, [pc, #224]	; (80125b4 <App_EventHandleActives+0x12c>)
 80124d2:	2198      	movs	r1, #152	; 0x98
 80124d4:	fb01 f303 	mul.w	r3, r1, r3
 80124d8:	4413      	add	r3, r2
 80124da:	881b      	ldrh	r3, [r3, #0]
 80124dc:	4619      	mov	r1, r3
 80124de:	4a36      	ldr	r2, [pc, #216]	; (80125b8 <App_EventHandleActives+0x130>)
 80124e0:	234c      	movs	r3, #76	; 0x4c
 80124e2:	fb03 f301 	mul.w	r3, r3, r1
 80124e6:	4413      	add	r3, r2
 80124e8:	3330      	adds	r3, #48	; 0x30
 80124ea:	2200      	movs	r2, #0
 80124ec:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < evGroupSize - 1; i++)
 80124ee:	79fb      	ldrb	r3, [r7, #7]
 80124f0:	3301      	adds	r3, #1
 80124f2:	71fb      	strb	r3, [r7, #7]
 80124f4:	79fb      	ldrb	r3, [r7, #7]
 80124f6:	2b07      	cmp	r3, #7
 80124f8:	d9de      	bls.n	80124b8 <App_EventHandleActives+0x30>
	}

	// ---- If the most important group's action is greater than the lowest action in the enum, apply event ID ----
	if (App_EventDetermineMostImportantAction(evGroups[Most_Important].evIndex[0]) > Act_DisplayOnly)
 80124fa:	79bb      	ldrb	r3, [r7, #6]
 80124fc:	4a2d      	ldr	r2, [pc, #180]	; (80125b4 <App_EventHandleActives+0x12c>)
 80124fe:	2198      	movs	r1, #152	; 0x98
 8012500:	fb01 f303 	mul.w	r3, r1, r3
 8012504:	4413      	add	r3, r2
 8012506:	881b      	ldrh	r3, [r3, #0]
 8012508:	4618      	mov	r0, r3
 801250a:	f000 f917 	bl	801273c <App_EventDetermineMostImportantAction>
 801250e:	4603      	mov	r3, r0
 8012510:	2b01      	cmp	r3, #1
 8012512:	d906      	bls.n	8012522 <App_EventHandleActives+0x9a>
	{
		// ---- Process event data, update active event / splash event ----
		App_EventProcess(ApplyEventID, SplashEventID);
 8012514:	887a      	ldrh	r2, [r7, #2]
 8012516:	88bb      	ldrh	r3, [r7, #4]
 8012518:	4611      	mov	r1, r2
 801251a:	4618      	mov	r0, r3
 801251c:	f000 f9e4 	bl	80128e8 <App_EventProcess>
		else
		{

		}
	}
}
 8012520:	e044      	b.n	80125ac <App_EventHandleActives+0x124>
		if (evGroups[Type_Internal].evCounter > 0)
 8012522:	4b24      	ldr	r3, [pc, #144]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012524:	f893 312e 	ldrb.w	r3, [r3, #302]	; 0x12e
 8012528:	2b00      	cmp	r3, #0
 801252a:	d008      	beq.n	801253e <App_EventHandleActives+0xb6>
			App_EventProcess(evGroups[Type_Internal].evIndex[0], SplashEventID);
 801252c:	4b21      	ldr	r3, [pc, #132]	; (80125b4 <App_EventHandleActives+0x12c>)
 801252e:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8012532:	887a      	ldrh	r2, [r7, #2]
 8012534:	4611      	mov	r1, r2
 8012536:	4618      	mov	r0, r3
 8012538:	f000 f9d6 	bl	80128e8 <App_EventProcess>
}
 801253c:	e036      	b.n	80125ac <App_EventHandleActives+0x124>
		else if (evGroups[Type_System].evCounter > 0)
 801253e:	4b1d      	ldr	r3, [pc, #116]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012540:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 8012544:	2b00      	cmp	r3, #0
 8012546:	d008      	beq.n	801255a <App_EventHandleActives+0xd2>
			App_EventProcess(evGroups[Type_System].evIndex[0], SplashEventID);
 8012548:	4b1a      	ldr	r3, [pc, #104]	; (80125b4 <App_EventHandleActives+0x12c>)
 801254a:	f8b3 3130 	ldrh.w	r3, [r3, #304]	; 0x130
 801254e:	887a      	ldrh	r2, [r7, #2]
 8012550:	4611      	mov	r1, r2
 8012552:	4618      	mov	r0, r3
 8012554:	f000 f9c8 	bl	80128e8 <App_EventProcess>
}
 8012558:	e028      	b.n	80125ac <App_EventHandleActives+0x124>
		else if (evGroups[Type_Operational].evCounter > 0)
 801255a:	4b16      	ldr	r3, [pc, #88]	; (80125b4 <App_EventHandleActives+0x12c>)
 801255c:	f893 325e 	ldrb.w	r3, [r3, #606]	; 0x25e
 8012560:	2b00      	cmp	r3, #0
 8012562:	d008      	beq.n	8012576 <App_EventHandleActives+0xee>
			App_EventProcess(evGroups[Type_Operational].evIndex[0], SplashEventID);
 8012564:	4b13      	ldr	r3, [pc, #76]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012566:	f8b3 31c8 	ldrh.w	r3, [r3, #456]	; 0x1c8
 801256a:	887a      	ldrh	r2, [r7, #2]
 801256c:	4611      	mov	r1, r2
 801256e:	4618      	mov	r0, r3
 8012570:	f000 f9ba 	bl	80128e8 <App_EventProcess>
}
 8012574:	e01a      	b.n	80125ac <App_EventHandleActives+0x124>
		else if (evGroups[Type_Vehicle].evCounter > 0)
 8012576:	4b0f      	ldr	r3, [pc, #60]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012578:	f893 338e 	ldrb.w	r3, [r3, #910]	; 0x38e
 801257c:	2b00      	cmp	r3, #0
 801257e:	d008      	beq.n	8012592 <App_EventHandleActives+0x10a>
			App_EventProcess(evGroups[Type_Vehicle].evIndex[0], SplashEventID);
 8012580:	4b0c      	ldr	r3, [pc, #48]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012582:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 8012586:	887a      	ldrh	r2, [r7, #2]
 8012588:	4611      	mov	r1, r2
 801258a:	4618      	mov	r0, r3
 801258c:	f000 f9ac 	bl	80128e8 <App_EventProcess>
}
 8012590:	e00c      	b.n	80125ac <App_EventHandleActives+0x124>
		else if (evGroups[Type_PDS].evCounter > 0)
 8012592:	4b08      	ldr	r3, [pc, #32]	; (80125b4 <App_EventHandleActives+0x12c>)
 8012594:	f893 3426 	ldrb.w	r3, [r3, #1062]	; 0x426
 8012598:	2b00      	cmp	r3, #0
 801259a:	d007      	beq.n	80125ac <App_EventHandleActives+0x124>
			App_EventProcess(evGroups[Type_PDS].evIndex[0], SplashEventID);
 801259c:	4b05      	ldr	r3, [pc, #20]	; (80125b4 <App_EventHandleActives+0x12c>)
 801259e:	f8b3 3390 	ldrh.w	r3, [r3, #912]	; 0x390
 80125a2:	887a      	ldrh	r2, [r7, #2]
 80125a4:	4611      	mov	r1, r2
 80125a6:	4618      	mov	r0, r3
 80125a8:	f000 f99e 	bl	80128e8 <App_EventProcess>
}
 80125ac:	bf00      	nop
 80125ae:	3708      	adds	r7, #8
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}
 80125b4:	2002b2a8 	.word	0x2002b2a8
 80125b8:	2002bd58 	.word	0x2002bd58

080125bc <App_EventDetermineMostImportantEventGroup>:
 *Outputs:
 *---------
 * Index of evGroup
 *-------------------------------------------------------------*/
uint8_t App_EventDetermineMostImportantEventGroup (void)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b082      	sub	sp, #8
 80125c0:	af00      	add	r7, sp, #0

	uint8_t Index, Action = 0, ActionMost = 0;
 80125c2:	2300      	movs	r3, #0
 80125c4:	713b      	strb	r3, [r7, #4]
 80125c6:	2300      	movs	r3, #0
 80125c8:	71bb      	strb	r3, [r7, #6]

	for(uint8_t i = 1; i < evGroupSize; i++)
 80125ca:	2301      	movs	r3, #1
 80125cc:	717b      	strb	r3, [r7, #5]
 80125ce:	e01c      	b.n	801260a <App_EventDetermineMostImportantEventGroup+0x4e>
	{
		Action = App_EventReferenceDetermineMostImportantAction(&EventList[evGroups[i].evIndex[0]]);
 80125d0:	797b      	ldrb	r3, [r7, #5]
 80125d2:	4a12      	ldr	r2, [pc, #72]	; (801261c <App_EventDetermineMostImportantEventGroup+0x60>)
 80125d4:	2198      	movs	r1, #152	; 0x98
 80125d6:	fb01 f303 	mul.w	r3, r1, r3
 80125da:	4413      	add	r3, r2
 80125dc:	881b      	ldrh	r3, [r3, #0]
 80125de:	461a      	mov	r2, r3
 80125e0:	234c      	movs	r3, #76	; 0x4c
 80125e2:	fb03 f302 	mul.w	r3, r3, r2
 80125e6:	4a0e      	ldr	r2, [pc, #56]	; (8012620 <App_EventDetermineMostImportantEventGroup+0x64>)
 80125e8:	4413      	add	r3, r2
 80125ea:	4618      	mov	r0, r3
 80125ec:	f000 f932 	bl	8012854 <App_EventReferenceDetermineMostImportantAction>
 80125f0:	4603      	mov	r3, r0
 80125f2:	713b      	strb	r3, [r7, #4]

		if (Action > ActionMost)
 80125f4:	793a      	ldrb	r2, [r7, #4]
 80125f6:	79bb      	ldrb	r3, [r7, #6]
 80125f8:	429a      	cmp	r2, r3
 80125fa:	d903      	bls.n	8012604 <App_EventDetermineMostImportantEventGroup+0x48>
		{
			ActionMost = Action;
 80125fc:	793b      	ldrb	r3, [r7, #4]
 80125fe:	71bb      	strb	r3, [r7, #6]
			Index = i;
 8012600:	797b      	ldrb	r3, [r7, #5]
 8012602:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 1; i < evGroupSize; i++)
 8012604:	797b      	ldrb	r3, [r7, #5]
 8012606:	3301      	adds	r3, #1
 8012608:	717b      	strb	r3, [r7, #5]
 801260a:	797b      	ldrb	r3, [r7, #5]
 801260c:	2b08      	cmp	r3, #8
 801260e:	d9df      	bls.n	80125d0 <App_EventDetermineMostImportantEventGroup+0x14>
		}
	}

	return Index;
 8012610:	79fb      	ldrb	r3, [r7, #7]

}
 8012612:	4618      	mov	r0, r3
 8012614:	3708      	adds	r7, #8
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}
 801261a:	bf00      	nop
 801261c:	2002b2a8 	.word	0x2002b2a8
 8012620:	2002bd58 	.word	0x2002bd58

08012624 <App_EventDetermineApplyID>:

uint16_t App_EventDetermineApplyID (void)
{
 8012624:	b580      	push	{r7, lr}
 8012626:	b082      	sub	sp, #8
 8012628:	af00      	add	r7, sp, #0
	// ---- Create temporary variables to store values in ----
	uint8_t Action = 0, ActionMost = 0;
 801262a:	2300      	movs	r3, #0
 801262c:	70bb      	strb	r3, [r7, #2]
 801262e:	2300      	movs	r3, #0
 8012630:	71fb      	strb	r3, [r7, #7]
	uint16_t Index = 0;
 8012632:	2300      	movs	r3, #0
 8012634:	80bb      	strh	r3, [r7, #4]

	// ---- Since all the groups are prioritized so only compare the first indexes of the groups ----
	for(uint8_t i = 1; i < evGroupSize; i++)
 8012636:	2301      	movs	r3, #1
 8012638:	70fb      	strb	r3, [r7, #3]
 801263a:	e022      	b.n	8012682 <App_EventDetermineApplyID+0x5e>
	{
		// ---- Determine the most import action ----
		Action = App_EventReferenceDetermineMostImportantAction(&EventList[evGroups[i].evIndex[0]]);
 801263c:	78fb      	ldrb	r3, [r7, #3]
 801263e:	4a15      	ldr	r2, [pc, #84]	; (8012694 <App_EventDetermineApplyID+0x70>)
 8012640:	2198      	movs	r1, #152	; 0x98
 8012642:	fb01 f303 	mul.w	r3, r1, r3
 8012646:	4413      	add	r3, r2
 8012648:	881b      	ldrh	r3, [r3, #0]
 801264a:	461a      	mov	r2, r3
 801264c:	234c      	movs	r3, #76	; 0x4c
 801264e:	fb03 f302 	mul.w	r3, r3, r2
 8012652:	4a11      	ldr	r2, [pc, #68]	; (8012698 <App_EventDetermineApplyID+0x74>)
 8012654:	4413      	add	r3, r2
 8012656:	4618      	mov	r0, r3
 8012658:	f000 f8fc 	bl	8012854 <App_EventReferenceDetermineMostImportantAction>
 801265c:	4603      	mov	r3, r0
 801265e:	70bb      	strb	r3, [r7, #2]

		// ---- If the action has a greater priority ----
		if (Action > ActionMost)
 8012660:	78ba      	ldrb	r2, [r7, #2]
 8012662:	79fb      	ldrb	r3, [r7, #7]
 8012664:	429a      	cmp	r2, r3
 8012666:	d909      	bls.n	801267c <App_EventDetermineApplyID+0x58>
		{
			// ---- Keep track of the most important action and group index ----
			ActionMost = Action;
 8012668:	78bb      	ldrb	r3, [r7, #2]
 801266a:	71fb      	strb	r3, [r7, #7]
			Index = evGroups[i].evIndex[0];
 801266c:	78fb      	ldrb	r3, [r7, #3]
 801266e:	4a09      	ldr	r2, [pc, #36]	; (8012694 <App_EventDetermineApplyID+0x70>)
 8012670:	2198      	movs	r1, #152	; 0x98
 8012672:	fb01 f303 	mul.w	r3, r1, r3
 8012676:	4413      	add	r3, r2
 8012678:	881b      	ldrh	r3, [r3, #0]
 801267a:	80bb      	strh	r3, [r7, #4]
	for(uint8_t i = 1; i < evGroupSize; i++)
 801267c:	78fb      	ldrb	r3, [r7, #3]
 801267e:	3301      	adds	r3, #1
 8012680:	70fb      	strb	r3, [r7, #3]
 8012682:	78fb      	ldrb	r3, [r7, #3]
 8012684:	2b08      	cmp	r3, #8
 8012686:	d9d9      	bls.n	801263c <App_EventDetermineApplyID+0x18>
		}
	}

	// ---- Return the group with the most important action ----
	return Index;
 8012688:	88bb      	ldrh	r3, [r7, #4]
}
 801268a:	4618      	mov	r0, r3
 801268c:	3708      	adds	r7, #8
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}
 8012692:	bf00      	nop
 8012694:	2002b2a8 	.word	0x2002b2a8
 8012698:	2002bd58 	.word	0x2002bd58

0801269c <App_EventDetermineSplashID>:

uint16_t App_EventDetermineSplashID (void)
{
 801269c:	b480      	push	{r7}
 801269e:	b083      	sub	sp, #12
 80126a0:	af00      	add	r7, sp, #0
	for(uint8_t i = Disp_Generic_SplashScreen; i <= Disp_Dedicated_SplashScreen; i++)
 80126a2:	2303      	movs	r3, #3
 80126a4:	71fb      	strb	r3, [r7, #7]
 80126a6:	e03a      	b.n	801271e <App_EventDetermineSplashID+0x82>
	{
		for (uint8_t j = 0 ; j < evScreen[i].evCounter; j++)
 80126a8:	2300      	movs	r3, #0
 80126aa:	71bb      	strb	r3, [r7, #6]
 80126ac:	e029      	b.n	8012702 <App_EventDetermineSplashID+0x66>
		{
			if ((evScreen[i].evCounter) && (EventList[evScreen[i].evIndex[j]].SplashActive))
 80126ae:	79fb      	ldrb	r3, [r7, #7]
 80126b0:	4a20      	ldr	r2, [pc, #128]	; (8012734 <App_EventDetermineSplashID+0x98>)
 80126b2:	2198      	movs	r1, #152	; 0x98
 80126b4:	fb01 f303 	mul.w	r3, r1, r3
 80126b8:	4413      	add	r3, r2
 80126ba:	3396      	adds	r3, #150	; 0x96
 80126bc:	781b      	ldrb	r3, [r3, #0]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d01c      	beq.n	80126fc <App_EventDetermineSplashID+0x60>
 80126c2:	79fa      	ldrb	r2, [r7, #7]
 80126c4:	79bb      	ldrb	r3, [r7, #6]
 80126c6:	491b      	ldr	r1, [pc, #108]	; (8012734 <App_EventDetermineSplashID+0x98>)
 80126c8:	204c      	movs	r0, #76	; 0x4c
 80126ca:	fb00 f202 	mul.w	r2, r0, r2
 80126ce:	4413      	add	r3, r2
 80126d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80126d4:	4619      	mov	r1, r3
 80126d6:	4a18      	ldr	r2, [pc, #96]	; (8012738 <App_EventDetermineSplashID+0x9c>)
 80126d8:	234c      	movs	r3, #76	; 0x4c
 80126da:	fb03 f301 	mul.w	r3, r3, r1
 80126de:	4413      	add	r3, r2
 80126e0:	333c      	adds	r3, #60	; 0x3c
 80126e2:	781b      	ldrb	r3, [r3, #0]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d009      	beq.n	80126fc <App_EventDetermineSplashID+0x60>
			{
				return evScreen[i].evIndex[j];
 80126e8:	79fa      	ldrb	r2, [r7, #7]
 80126ea:	79bb      	ldrb	r3, [r7, #6]
 80126ec:	4911      	ldr	r1, [pc, #68]	; (8012734 <App_EventDetermineSplashID+0x98>)
 80126ee:	204c      	movs	r0, #76	; 0x4c
 80126f0:	fb00 f202 	mul.w	r2, r0, r2
 80126f4:	4413      	add	r3, r2
 80126f6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80126fa:	e014      	b.n	8012726 <App_EventDetermineSplashID+0x8a>
		for (uint8_t j = 0 ; j < evScreen[i].evCounter; j++)
 80126fc:	79bb      	ldrb	r3, [r7, #6]
 80126fe:	3301      	adds	r3, #1
 8012700:	71bb      	strb	r3, [r7, #6]
 8012702:	79fb      	ldrb	r3, [r7, #7]
 8012704:	4a0b      	ldr	r2, [pc, #44]	; (8012734 <App_EventDetermineSplashID+0x98>)
 8012706:	2198      	movs	r1, #152	; 0x98
 8012708:	fb01 f303 	mul.w	r3, r1, r3
 801270c:	4413      	add	r3, r2
 801270e:	3396      	adds	r3, #150	; 0x96
 8012710:	781b      	ldrb	r3, [r3, #0]
 8012712:	79ba      	ldrb	r2, [r7, #6]
 8012714:	429a      	cmp	r2, r3
 8012716:	d3ca      	bcc.n	80126ae <App_EventDetermineSplashID+0x12>
	for(uint8_t i = Disp_Generic_SplashScreen; i <= Disp_Dedicated_SplashScreen; i++)
 8012718:	79fb      	ldrb	r3, [r7, #7]
 801271a:	3301      	adds	r3, #1
 801271c:	71fb      	strb	r3, [r7, #7]
 801271e:	79fb      	ldrb	r3, [r7, #7]
 8012720:	2b04      	cmp	r3, #4
 8012722:	d9c1      	bls.n	80126a8 <App_EventDetermineSplashID+0xc>
			}
		}
	}

	return 0;
 8012724:	2300      	movs	r3, #0
}
 8012726:	4618      	mov	r0, r3
 8012728:	370c      	adds	r7, #12
 801272a:	46bd      	mov	sp, r7
 801272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012730:	4770      	bx	lr
 8012732:	bf00      	nop
 8012734:	20030790 	.word	0x20030790
 8012738:	2002bd58 	.word	0x2002bd58

0801273c <App_EventDetermineMostImportantAction>:
 *Outputs:
 *---------
 * Index of evGroup
 *-------------------------------------------------------------*/
uint8_t App_EventDetermineMostImportantAction(uint16_t evAction)
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b084      	sub	sp, #16
 8012740:	af00      	add	r7, sp, #0
 8012742:	4603      	mov	r3, r0
 8012744:	80fb      	strh	r3, [r7, #6]
	// ---- Create a temporary value to store the of the most important action in ----
	uint8_t Action = Act_None;
 8012746:	2300      	movs	r3, #0
 8012748:	73fb      	strb	r3, [r7, #15]

	// ---- Check if the acknowledgment of the event is not set ----
	if (EventList[evAction].ACKReceived == false)
 801274a:	88fb      	ldrh	r3, [r7, #6]
 801274c:	4a40      	ldr	r2, [pc, #256]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 801274e:	214c      	movs	r1, #76	; 0x4c
 8012750:	fb01 f303 	mul.w	r3, r1, r3
 8012754:	4413      	add	r3, r2
 8012756:	3334      	adds	r3, #52	; 0x34
 8012758:	781b      	ldrb	r3, [r3, #0]
 801275a:	f083 0301 	eor.w	r3, r3, #1
 801275e:	b2db      	uxtb	r3, r3
 8012760:	2b00      	cmp	r3, #0
 8012762:	d066      	beq.n	8012832 <App_EventDetermineMostImportantAction+0xf6>
	{
		// ---- Check the if action 1 has bigger priority ----
		if (EventList[evAction].EventAction1 > Action)
 8012764:	88fb      	ldrh	r3, [r7, #6]
 8012766:	4a3a      	ldr	r2, [pc, #232]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 8012768:	214c      	movs	r1, #76	; 0x4c
 801276a:	fb01 f303 	mul.w	r3, r1, r3
 801276e:	4413      	add	r3, r2
 8012770:	3324      	adds	r3, #36	; 0x24
 8012772:	781b      	ldrb	r3, [r3, #0]
 8012774:	7bfa      	ldrb	r2, [r7, #15]
 8012776:	429a      	cmp	r2, r3
 8012778:	d208      	bcs.n	801278c <App_EventDetermineMostImportantAction+0x50>
		{
			Action = EventList[evAction].EventAction1;
 801277a:	88fb      	ldrh	r3, [r7, #6]
 801277c:	4a34      	ldr	r2, [pc, #208]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 801277e:	214c      	movs	r1, #76	; 0x4c
 8012780:	fb01 f303 	mul.w	r3, r1, r3
 8012784:	4413      	add	r3, r2
 8012786:	3324      	adds	r3, #36	; 0x24
 8012788:	781b      	ldrb	r3, [r3, #0]
 801278a:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check the if action 2 has bigger priority, and if the time have elapsed ----
		if ((EventList[evAction].EventAction2 > Action) && (time_since(EventList[evAction].TimeStampSystic) >= EventList[evAction].EventActionTime1_2))
 801278c:	88fb      	ldrh	r3, [r7, #6]
 801278e:	4a30      	ldr	r2, [pc, #192]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 8012790:	214c      	movs	r1, #76	; 0x4c
 8012792:	fb01 f303 	mul.w	r3, r1, r3
 8012796:	4413      	add	r3, r2
 8012798:	3325      	adds	r3, #37	; 0x25
 801279a:	781b      	ldrb	r3, [r3, #0]
 801279c:	7bfa      	ldrb	r2, [r7, #15]
 801279e:	429a      	cmp	r2, r3
 80127a0:	d21d      	bcs.n	80127de <App_EventDetermineMostImportantAction+0xa2>
 80127a2:	88fb      	ldrh	r3, [r7, #6]
 80127a4:	4a2a      	ldr	r2, [pc, #168]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 80127a6:	214c      	movs	r1, #76	; 0x4c
 80127a8:	fb01 f303 	mul.w	r3, r1, r3
 80127ac:	4413      	add	r3, r2
 80127ae:	3320      	adds	r3, #32
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	4618      	mov	r0, r3
 80127b4:	f009 f87a 	bl	801b8ac <time_since>
 80127b8:	88fb      	ldrh	r3, [r7, #6]
 80127ba:	4a25      	ldr	r2, [pc, #148]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 80127bc:	214c      	movs	r1, #76	; 0x4c
 80127be:	fb01 f303 	mul.w	r3, r1, r3
 80127c2:	4413      	add	r3, r2
 80127c4:	3328      	adds	r3, #40	; 0x28
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	4298      	cmp	r0, r3
 80127ca:	d308      	bcc.n	80127de <App_EventDetermineMostImportantAction+0xa2>
		{
			Action = EventList[evAction].EventAction2;
 80127cc:	88fb      	ldrh	r3, [r7, #6]
 80127ce:	4a20      	ldr	r2, [pc, #128]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 80127d0:	214c      	movs	r1, #76	; 0x4c
 80127d2:	fb01 f303 	mul.w	r3, r1, r3
 80127d6:	4413      	add	r3, r2
 80127d8:	3325      	adds	r3, #37	; 0x25
 80127da:	781b      	ldrb	r3, [r3, #0]
 80127dc:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check the if action 3 has bigger priority, and if the time have elapsed ----
		if ((EventList[evAction].EventAction3 > Action) && (time_since(EventList[evAction].TimeStampSystic) >= EventList[evAction].EventActionTime2_3))
 80127de:	88fb      	ldrh	r3, [r7, #6]
 80127e0:	4a1b      	ldr	r2, [pc, #108]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 80127e2:	214c      	movs	r1, #76	; 0x4c
 80127e4:	fb01 f303 	mul.w	r3, r1, r3
 80127e8:	4413      	add	r3, r2
 80127ea:	3326      	adds	r3, #38	; 0x26
 80127ec:	781b      	ldrb	r3, [r3, #0]
 80127ee:	7bfa      	ldrb	r2, [r7, #15]
 80127f0:	429a      	cmp	r2, r3
 80127f2:	d227      	bcs.n	8012844 <App_EventDetermineMostImportantAction+0x108>
 80127f4:	88fb      	ldrh	r3, [r7, #6]
 80127f6:	4a16      	ldr	r2, [pc, #88]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 80127f8:	214c      	movs	r1, #76	; 0x4c
 80127fa:	fb01 f303 	mul.w	r3, r1, r3
 80127fe:	4413      	add	r3, r2
 8012800:	3320      	adds	r3, #32
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	4618      	mov	r0, r3
 8012806:	f009 f851 	bl	801b8ac <time_since>
 801280a:	88fb      	ldrh	r3, [r7, #6]
 801280c:	4a10      	ldr	r2, [pc, #64]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 801280e:	214c      	movs	r1, #76	; 0x4c
 8012810:	fb01 f303 	mul.w	r3, r1, r3
 8012814:	4413      	add	r3, r2
 8012816:	332c      	adds	r3, #44	; 0x2c
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	4298      	cmp	r0, r3
 801281c:	d312      	bcc.n	8012844 <App_EventDetermineMostImportantAction+0x108>
		{
			Action = EventList[evAction].EventAction3;
 801281e:	88fb      	ldrh	r3, [r7, #6]
 8012820:	4a0b      	ldr	r2, [pc, #44]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 8012822:	214c      	movs	r1, #76	; 0x4c
 8012824:	fb01 f303 	mul.w	r3, r1, r3
 8012828:	4413      	add	r3, r2
 801282a:	3326      	adds	r3, #38	; 0x26
 801282c:	781b      	ldrb	r3, [r3, #0]
 801282e:	73fb      	strb	r3, [r7, #15]
 8012830:	e008      	b.n	8012844 <App_EventDetermineMostImportantAction+0x108>
		}
	}
	// ---- Check if the acknowledgment of the event is set ----
	else
	{
		Action = (uint8_t) EventList[evAction].EventACKAction;
 8012832:	88fb      	ldrh	r3, [r7, #6]
 8012834:	4a06      	ldr	r2, [pc, #24]	; (8012850 <App_EventDetermineMostImportantAction+0x114>)
 8012836:	214c      	movs	r1, #76	; 0x4c
 8012838:	fb01 f303 	mul.w	r3, r1, r3
 801283c:	4413      	add	r3, r2
 801283e:	3335      	adds	r3, #53	; 0x35
 8012840:	781b      	ldrb	r3, [r3, #0]
 8012842:	73fb      	strb	r3, [r7, #15]
	}

	// ---- Return the biggest priority action ----
	return Action;
 8012844:	7bfb      	ldrb	r3, [r7, #15]
}
 8012846:	4618      	mov	r0, r3
 8012848:	3710      	adds	r7, #16
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	2002bd58 	.word	0x2002bd58

08012854 <App_EventReferenceDetermineMostImportantAction>:

uint8_t App_EventReferenceDetermineMostImportantAction(Event* ActionEvent)
{
 8012854:	b580      	push	{r7, lr}
 8012856:	b084      	sub	sp, #16
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
	// ---- Create a temporary variable to store the most important action in ----
	uint8_t Action = 0;
 801285c:	2300      	movs	r3, #0
 801285e:	73fb      	strb	r3, [r7, #15]

	// ---- Check if the acknowledgment of the event is not set ----
	if (ActionEvent->ACKReceived == false)
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8012866:	f083 0301 	eor.w	r3, r3, #1
 801286a:	b2db      	uxtb	r3, r3
 801286c:	2b00      	cmp	r3, #0
 801286e:	d032      	beq.n	80128d6 <App_EventReferenceDetermineMostImportantAction+0x82>
	{
		// ---- Check if action 1 is greater than the temporary action ----
		if (ActionEvent->EventAction1 > Action)
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8012876:	7bfa      	ldrb	r2, [r7, #15]
 8012878:	429a      	cmp	r2, r3
 801287a:	d203      	bcs.n	8012884 <App_EventReferenceDetermineMostImportantAction+0x30>
		{
			Action = (uint8_t) ActionEvent->EventAction1;
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8012882:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check if action 2 is greater than the temporary action, and if time has elapsed ----
		if (((uint8_t) ActionEvent->EventAction2 > Action) && (time_since(ActionEvent->TimeStampSystic) >= ActionEvent->EventActionTime1_2))
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 801288a:	7bfa      	ldrb	r2, [r7, #15]
 801288c:	429a      	cmp	r2, r3
 801288e:	d20d      	bcs.n	80128ac <App_EventReferenceDetermineMostImportantAction+0x58>
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	6a1b      	ldr	r3, [r3, #32]
 8012894:	4618      	mov	r0, r3
 8012896:	f009 f809 	bl	801b8ac <time_since>
 801289a:	4602      	mov	r2, r0
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128a0:	429a      	cmp	r2, r3
 80128a2:	d303      	bcc.n	80128ac <App_EventReferenceDetermineMostImportantAction+0x58>
		{
			Action = (uint8_t) ActionEvent->EventAction2;
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80128aa:	73fb      	strb	r3, [r7, #15]
		}

		// ---- Check if action 3 is greater than the temporary action, and if time has elapsed ----
		if (((uint8_t) ActionEvent->EventAction3 > Action) && (time_since(ActionEvent->TimeStampSystic) >= ActionEvent->EventActionTime2_3))
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80128b2:	7bfa      	ldrb	r2, [r7, #15]
 80128b4:	429a      	cmp	r2, r3
 80128b6:	d212      	bcs.n	80128de <App_EventReferenceDetermineMostImportantAction+0x8a>
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	6a1b      	ldr	r3, [r3, #32]
 80128bc:	4618      	mov	r0, r3
 80128be:	f008 fff5 	bl	801b8ac <time_since>
 80128c2:	4602      	mov	r2, r0
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d308      	bcc.n	80128de <App_EventReferenceDetermineMostImportantAction+0x8a>
		{
			Action = (uint8_t) ActionEvent->EventAction3;
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80128d2:	73fb      	strb	r3, [r7, #15]
 80128d4:	e003      	b.n	80128de <App_EventReferenceDetermineMostImportantAction+0x8a>
		}
	}
	// ---- Check if the acknowledgment of the event is set ----
	else
	{
		Action = (uint8_t) ActionEvent->EventACKAction;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80128dc:	73fb      	strb	r3, [r7, #15]
	}

	// ---- Return the most important action (temporary value) ----
	return Action;
 80128de:	7bfb      	ldrb	r3, [r7, #15]
}
 80128e0:	4618      	mov	r0, r3
 80128e2:	3710      	adds	r7, #16
 80128e4:	46bd      	mov	sp, r7
 80128e6:	bd80      	pop	{r7, pc}

080128e8 <App_EventProcess>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventProcess(uint16_t ApplyEvent, uint16_t SplashEvent)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b082      	sub	sp, #8
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	4603      	mov	r3, r0
 80128f0:	460a      	mov	r2, r1
 80128f2:	80fb      	strh	r3, [r7, #6]
 80128f4:	4613      	mov	r3, r2
 80128f6:	80bb      	strh	r3, [r7, #4]
	// ---- Display the event, splash screen take priority over active event ----
	App_EventDisplay(ApplyEvent, SplashEvent);
 80128f8:	88ba      	ldrh	r2, [r7, #4]
 80128fa:	88fb      	ldrh	r3, [r7, #6]
 80128fc:	4611      	mov	r1, r2
 80128fe:	4618      	mov	r0, r3
 8012900:	f000 f80c 	bl	801291c <App_EventDisplay>

	// ---- Apply the event however required ----
	App_EventApply(ApplyEvent);
 8012904:	88fb      	ldrh	r3, [r7, #6]
 8012906:	4618      	mov	r0, r3
 8012908:	f000 f872 	bl	80129f0 <App_EventApply>

	//Handle acknowledgment actions
	App_EventACK(ApplyEvent);
 801290c:	88fb      	ldrh	r3, [r7, #6]
 801290e:	4618      	mov	r0, r3
 8012910:	f000 f8a4 	bl	8012a5c <App_EventACK>
}
 8012914:	bf00      	nop
 8012916:	3708      	adds	r7, #8
 8012918:	46bd      	mov	sp, r7
 801291a:	bd80      	pop	{r7, pc}

0801291c <App_EventDisplay>:

void App_EventDisplay(uint16_t ApplyEventActive, uint16_t SplashEventActive)
{
 801291c:	b580      	push	{r7, lr}
 801291e:	b082      	sub	sp, #8
 8012920:	af00      	add	r7, sp, #0
 8012922:	4603      	mov	r3, r0
 8012924:	460a      	mov	r2, r1
 8012926:	80fb      	strh	r3, [r7, #6]
 8012928:	4613      	mov	r3, r2
 801292a:	80bb      	strh	r3, [r7, #4]
	// ---- Create static values to keep track of the current splash event is active ----
	static uint32_t SplashDuration = 0;
	static bool SplashScreenActive = false;

	// ---- Check if there are a splash event that is active in the event list, received ----
	if (SplashEventActive != EV_Empty)
 801292c:	88bb      	ldrh	r3, [r7, #4]
 801292e:	2b00      	cmp	r3, #0
 8012930:	d043      	beq.n	80129ba <App_EventDisplay+0x9e>
	{
		// ---- Check if a splash screen has not been activated, If splash screen is not already the event displayed  ----
		if ((!SplashScreenActive) && (ActiveDisplay_Event->EventID != EventList[SplashEventActive].EventID))
 8012932:	4b2b      	ldr	r3, [pc, #172]	; (80129e0 <App_EventDisplay+0xc4>)
 8012934:	781b      	ldrb	r3, [r3, #0]
 8012936:	f083 0301 	eor.w	r3, r3, #1
 801293a:	b2db      	uxtb	r3, r3
 801293c:	2b00      	cmp	r3, #0
 801293e:	d01d      	beq.n	801297c <App_EventDisplay+0x60>
 8012940:	4b28      	ldr	r3, [pc, #160]	; (80129e4 <App_EventDisplay+0xc8>)
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	885a      	ldrh	r2, [r3, #2]
 8012946:	88bb      	ldrh	r3, [r7, #4]
 8012948:	4927      	ldr	r1, [pc, #156]	; (80129e8 <App_EventDisplay+0xcc>)
 801294a:	204c      	movs	r0, #76	; 0x4c
 801294c:	fb00 f303 	mul.w	r3, r0, r3
 8012950:	440b      	add	r3, r1
 8012952:	3302      	adds	r3, #2
 8012954:	881b      	ldrh	r3, [r3, #0]
 8012956:	429a      	cmp	r2, r3
 8012958:	d010      	beq.n	801297c <App_EventDisplay+0x60>
		{
			// ---- Update reference to active display event ----
			ActiveDisplay_Event = &EventList[SplashEventActive];
 801295a:	88bb      	ldrh	r3, [r7, #4]
 801295c:	224c      	movs	r2, #76	; 0x4c
 801295e:	fb02 f303 	mul.w	r3, r2, r3
 8012962:	4a21      	ldr	r2, [pc, #132]	; (80129e8 <App_EventDisplay+0xcc>)
 8012964:	4413      	add	r3, r2
 8012966:	4a1f      	ldr	r2, [pc, #124]	; (80129e4 <App_EventDisplay+0xc8>)
 8012968:	6013      	str	r3, [r2, #0]

			// ---- Update local variables to inform the function a splash screen is active ----
			SplashDuration = time_now();
 801296a:	f008 ff93 	bl	801b894 <time_now>
 801296e:	4602      	mov	r2, r0
 8012970:	4b1e      	ldr	r3, [pc, #120]	; (80129ec <App_EventDisplay+0xd0>)
 8012972:	601a      	str	r2, [r3, #0]
			SplashScreenActive = true;
 8012974:	4b1a      	ldr	r3, [pc, #104]	; (80129e0 <App_EventDisplay+0xc4>)
 8012976:	2201      	movs	r2, #1
 8012978:	701a      	strb	r2, [r3, #0]

		// ---- Update local variables to inform the function a splash screen is not active anymore----
		SplashDuration = 0;
		SplashScreenActive = false;
	}
}
 801297a:	e02c      	b.n	80129d6 <App_EventDisplay+0xba>
			if ((time_since(SplashDuration) >= ActiveDisplay_Event->SplashTime) || (!ActiveDisplay_Event->EventActive))
 801297c:	4b1b      	ldr	r3, [pc, #108]	; (80129ec <App_EventDisplay+0xd0>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	4618      	mov	r0, r3
 8012982:	f008 ff93 	bl	801b8ac <time_since>
 8012986:	4602      	mov	r2, r0
 8012988:	4b16      	ldr	r3, [pc, #88]	; (80129e4 <App_EventDisplay+0xc8>)
 801298a:	681b      	ldr	r3, [r3, #0]
 801298c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801298e:	429a      	cmp	r2, r3
 8012990:	d207      	bcs.n	80129a2 <App_EventDisplay+0x86>
 8012992:	4b14      	ldr	r3, [pc, #80]	; (80129e4 <App_EventDisplay+0xc8>)
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	791b      	ldrb	r3, [r3, #4]
 8012998:	f083 0301 	eor.w	r3, r3, #1
 801299c:	b2db      	uxtb	r3, r3
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d019      	beq.n	80129d6 <App_EventDisplay+0xba>
				ActiveDisplay_Event->SplashActive = false;
 80129a2:	4b10      	ldr	r3, [pc, #64]	; (80129e4 <App_EventDisplay+0xc8>)
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	2200      	movs	r2, #0
 80129a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
				SplashDuration = 0;
 80129ac:	4b0f      	ldr	r3, [pc, #60]	; (80129ec <App_EventDisplay+0xd0>)
 80129ae:	2200      	movs	r2, #0
 80129b0:	601a      	str	r2, [r3, #0]
				SplashScreenActive = false;
 80129b2:	4b0b      	ldr	r3, [pc, #44]	; (80129e0 <App_EventDisplay+0xc4>)
 80129b4:	2200      	movs	r2, #0
 80129b6:	701a      	strb	r2, [r3, #0]
}
 80129b8:	e00d      	b.n	80129d6 <App_EventDisplay+0xba>
		ActiveDisplay_Event = &EventList[ApplyEventActive];
 80129ba:	88fb      	ldrh	r3, [r7, #6]
 80129bc:	224c      	movs	r2, #76	; 0x4c
 80129be:	fb02 f303 	mul.w	r3, r2, r3
 80129c2:	4a09      	ldr	r2, [pc, #36]	; (80129e8 <App_EventDisplay+0xcc>)
 80129c4:	4413      	add	r3, r2
 80129c6:	4a07      	ldr	r2, [pc, #28]	; (80129e4 <App_EventDisplay+0xc8>)
 80129c8:	6013      	str	r3, [r2, #0]
		SplashDuration = 0;
 80129ca:	4b08      	ldr	r3, [pc, #32]	; (80129ec <App_EventDisplay+0xd0>)
 80129cc:	2200      	movs	r2, #0
 80129ce:	601a      	str	r2, [r3, #0]
		SplashScreenActive = false;
 80129d0:	4b03      	ldr	r3, [pc, #12]	; (80129e0 <App_EventDisplay+0xc4>)
 80129d2:	2200      	movs	r2, #0
 80129d4:	701a      	strb	r2, [r3, #0]
}
 80129d6:	bf00      	nop
 80129d8:	3708      	adds	r7, #8
 80129da:	46bd      	mov	sp, r7
 80129dc:	bd80      	pop	{r7, pc}
 80129de:	bf00      	nop
 80129e0:	20020a08 	.word	0x20020a08
 80129e4:	20021390 	.word	0x20021390
 80129e8:	2002bd58 	.word	0x2002bd58
 80129ec:	20020a0c 	.word	0x20020a0c

080129f0 <App_EventApply>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventApply(uint16_t ApplyEventActive)
{
 80129f0:	b480      	push	{r7}
 80129f2:	b083      	sub	sp, #12
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	4603      	mov	r3, r0
 80129f8:	80fb      	strh	r3, [r7, #6]

	// ---- Check if the current event is not already processed , and that the event is not the EV_Empty (no event) ----
	if((!EventList[ApplyEventActive].Processed) && (ApplyEventActive != EV_Empty))
 80129fa:	88fb      	ldrh	r3, [r7, #6]
 80129fc:	4a15      	ldr	r2, [pc, #84]	; (8012a54 <App_EventApply+0x64>)
 80129fe:	214c      	movs	r1, #76	; 0x4c
 8012a00:	fb01 f303 	mul.w	r3, r1, r3
 8012a04:	4413      	add	r3, r2
 8012a06:	3330      	adds	r3, #48	; 0x30
 8012a08:	781b      	ldrb	r3, [r3, #0]
 8012a0a:	f083 0301 	eor.w	r3, r3, #1
 8012a0e:	b2db      	uxtb	r3, r3
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d018      	beq.n	8012a46 <App_EventApply+0x56>
 8012a14:	88fb      	ldrh	r3, [r7, #6]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d015      	beq.n	8012a46 <App_EventApply+0x56>
//			BuzzerFlags.BuzzerMode = EventList[ApplyEventActive].BuzzerMode;
//			BuzzerFlags.BuzzerUpdateLast = time_now();
//		}

		// ---- Clear previous active event processed flag ----
		Active_Event->Processed = false;
 8012a1a:	4b0f      	ldr	r3, [pc, #60]	; (8012a58 <App_EventApply+0x68>)
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	2200      	movs	r2, #0
 8012a20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

		// ---- Update System State Machine ----
		//System_State_Machine();

		// ---- Set current active event processed flag ----
		EventList[ApplyEventActive].Processed = true;
 8012a24:	88fb      	ldrh	r3, [r7, #6]
 8012a26:	4a0b      	ldr	r2, [pc, #44]	; (8012a54 <App_EventApply+0x64>)
 8012a28:	214c      	movs	r1, #76	; 0x4c
 8012a2a:	fb01 f303 	mul.w	r3, r1, r3
 8012a2e:	4413      	add	r3, r2
 8012a30:	3330      	adds	r3, #48	; 0x30
 8012a32:	2201      	movs	r2, #1
 8012a34:	701a      	strb	r2, [r3, #0]

		// ---- Point reference to the current active and display event -----
		Active_Event = &EventList[ApplyEventActive];
 8012a36:	88fb      	ldrh	r3, [r7, #6]
 8012a38:	224c      	movs	r2, #76	; 0x4c
 8012a3a:	fb02 f303 	mul.w	r3, r2, r3
 8012a3e:	4a05      	ldr	r2, [pc, #20]	; (8012a54 <App_EventApply+0x64>)
 8012a40:	4413      	add	r3, r2
 8012a42:	4a05      	ldr	r2, [pc, #20]	; (8012a58 <App_EventApply+0x68>)
 8012a44:	6013      	str	r3, [r2, #0]
	}

	// ---- Apply active event actions (most important one) ----
	// ---- TODO: Switching from warning to critical does not clear the processed flag ----
	//App_SystemControl_ApplyAction((uint8_t*) Active_Event);
}
 8012a46:	bf00      	nop
 8012a48:	370c      	adds	r7, #12
 8012a4a:	46bd      	mov	sp, r7
 8012a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a50:	4770      	bx	lr
 8012a52:	bf00      	nop
 8012a54:	2002bd58 	.word	0x2002bd58
 8012a58:	20021500 	.word	0x20021500

08012a5c <App_EventACK>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventACK (uint16_t AcknowledgeEventActive)
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	b083      	sub	sp, #12
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	4603      	mov	r3, r0
 8012a64:	80fb      	strh	r3, [r7, #6]
////		else
////			EventList[AcknowledgeEventActive].ACKReceived = false;
//
//	}

}
 8012a66:	bf00      	nop
 8012a68:	370c      	adds	r7, #12
 8012a6a:	46bd      	mov	sp, r7
 8012a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a70:	4770      	bx	lr
	...

08012a74 <App_EventSet>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventSet (uint16_t Event)
{
 8012a74:	b590      	push	{r4, r7, lr}
 8012a76:	b083      	sub	sp, #12
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	4603      	mov	r3, r0
 8012a7c:	80fb      	strh	r3, [r7, #6]
	//First see if the event is not already active
	if((!EventList[Event].EventActive) && (!EventList[Event].EventLogged))
 8012a7e:	88fb      	ldrh	r3, [r7, #6]
 8012a80:	4a25      	ldr	r2, [pc, #148]	; (8012b18 <App_EventSet+0xa4>)
 8012a82:	214c      	movs	r1, #76	; 0x4c
 8012a84:	fb01 f303 	mul.w	r3, r1, r3
 8012a88:	4413      	add	r3, r2
 8012a8a:	3304      	adds	r3, #4
 8012a8c:	781b      	ldrb	r3, [r3, #0]
 8012a8e:	f083 0301 	eor.w	r3, r3, #1
 8012a92:	b2db      	uxtb	r3, r3
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d03b      	beq.n	8012b10 <App_EventSet+0x9c>
 8012a98:	88fb      	ldrh	r3, [r7, #6]
 8012a9a:	4a1f      	ldr	r2, [pc, #124]	; (8012b18 <App_EventSet+0xa4>)
 8012a9c:	214c      	movs	r1, #76	; 0x4c
 8012a9e:	fb01 f303 	mul.w	r3, r1, r3
 8012aa2:	4413      	add	r3, r2
 8012aa4:	3331      	adds	r3, #49	; 0x31
 8012aa6:	781b      	ldrb	r3, [r3, #0]
 8012aa8:	f083 0301 	eor.w	r3, r3, #1
 8012aac:	b2db      	uxtb	r3, r3
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d02e      	beq.n	8012b10 <App_EventSet+0x9c>
	{
		//If not active, make active and give a time stamp
		EventList[Event].EventActive = true;
 8012ab2:	88fb      	ldrh	r3, [r7, #6]
 8012ab4:	4a18      	ldr	r2, [pc, #96]	; (8012b18 <App_EventSet+0xa4>)
 8012ab6:	214c      	movs	r1, #76	; 0x4c
 8012ab8:	fb01 f303 	mul.w	r3, r1, r3
 8012abc:	4413      	add	r3, r2
 8012abe:	3304      	adds	r3, #4
 8012ac0:	2201      	movs	r2, #1
 8012ac2:	701a      	strb	r2, [r3, #0]
		EventList[Event].ACKReceived = false;
 8012ac4:	88fb      	ldrh	r3, [r7, #6]
 8012ac6:	4a14      	ldr	r2, [pc, #80]	; (8012b18 <App_EventSet+0xa4>)
 8012ac8:	214c      	movs	r1, #76	; 0x4c
 8012aca:	fb01 f303 	mul.w	r3, r1, r3
 8012ace:	4413      	add	r3, r2
 8012ad0:	3334      	adds	r3, #52	; 0x34
 8012ad2:	2200      	movs	r2, #0
 8012ad4:	701a      	strb	r2, [r3, #0]
		EventList[Event].Processed = false;
 8012ad6:	88fb      	ldrh	r3, [r7, #6]
 8012ad8:	4a0f      	ldr	r2, [pc, #60]	; (8012b18 <App_EventSet+0xa4>)
 8012ada:	214c      	movs	r1, #76	; 0x4c
 8012adc:	fb01 f303 	mul.w	r3, r1, r3
 8012ae0:	4413      	add	r3, r2
 8012ae2:	3330      	adds	r3, #48	; 0x30
 8012ae4:	2200      	movs	r2, #0
 8012ae6:	701a      	strb	r2, [r3, #0]
		EventList[Event].TimeStampSystic = time_now();
 8012ae8:	88fc      	ldrh	r4, [r7, #6]
 8012aea:	f008 fed3 	bl	801b894 <time_now>
 8012aee:	4601      	mov	r1, r0
 8012af0:	4a09      	ldr	r2, [pc, #36]	; (8012b18 <App_EventSet+0xa4>)
 8012af2:	234c      	movs	r3, #76	; 0x4c
 8012af4:	fb03 f304 	mul.w	r3, r3, r4
 8012af8:	4413      	add	r3, r2
 8012afa:	3320      	adds	r3, #32
 8012afc:	6019      	str	r1, [r3, #0]

		EventList[Event].SplashActive = true;
 8012afe:	88fb      	ldrh	r3, [r7, #6]
 8012b00:	4a05      	ldr	r2, [pc, #20]	; (8012b18 <App_EventSet+0xa4>)
 8012b02:	214c      	movs	r1, #76	; 0x4c
 8012b04:	fb01 f303 	mul.w	r3, r1, r3
 8012b08:	4413      	add	r3, r2
 8012b0a:	333c      	adds	r3, #60	; 0x3c
 8012b0c:	2201      	movs	r2, #1
 8012b0e:	701a      	strb	r2, [r3, #0]
	}
}
 8012b10:	bf00      	nop
 8012b12:	370c      	adds	r7, #12
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd90      	pop	{r4, r7, pc}
 8012b18:	2002bd58 	.word	0x2002bd58

08012b1c <App_EventClear>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventClear (uint16_t Event)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b082      	sub	sp, #8
 8012b20:	af00      	add	r7, sp, #0
 8012b22:	4603      	mov	r3, r0
 8012b24:	80fb      	strh	r3, [r7, #6]
	EventList[Event].EventActive 		= false;
 8012b26:	88fb      	ldrh	r3, [r7, #6]
 8012b28:	4a1e      	ldr	r2, [pc, #120]	; (8012ba4 <App_EventClear+0x88>)
 8012b2a:	214c      	movs	r1, #76	; 0x4c
 8012b2c:	fb01 f303 	mul.w	r3, r1, r3
 8012b30:	4413      	add	r3, r2
 8012b32:	3304      	adds	r3, #4
 8012b34:	2200      	movs	r2, #0
 8012b36:	701a      	strb	r2, [r3, #0]
	EventList[Event].Processed 			= false;
 8012b38:	88fb      	ldrh	r3, [r7, #6]
 8012b3a:	4a1a      	ldr	r2, [pc, #104]	; (8012ba4 <App_EventClear+0x88>)
 8012b3c:	214c      	movs	r1, #76	; 0x4c
 8012b3e:	fb01 f303 	mul.w	r3, r1, r3
 8012b42:	4413      	add	r3, r2
 8012b44:	3330      	adds	r3, #48	; 0x30
 8012b46:	2200      	movs	r2, #0
 8012b48:	701a      	strb	r2, [r3, #0]
	EventList[Event].EventLogged 		= false;
 8012b4a:	88fb      	ldrh	r3, [r7, #6]
 8012b4c:	4a15      	ldr	r2, [pc, #84]	; (8012ba4 <App_EventClear+0x88>)
 8012b4e:	214c      	movs	r1, #76	; 0x4c
 8012b50:	fb01 f303 	mul.w	r3, r1, r3
 8012b54:	4413      	add	r3, r2
 8012b56:	3331      	adds	r3, #49	; 0x31
 8012b58:	2200      	movs	r2, #0
 8012b5a:	701a      	strb	r2, [r3, #0]
	EventList[Event].TimeStampSystic	= 0;
 8012b5c:	88fb      	ldrh	r3, [r7, #6]
 8012b5e:	4a11      	ldr	r2, [pc, #68]	; (8012ba4 <App_EventClear+0x88>)
 8012b60:	214c      	movs	r1, #76	; 0x4c
 8012b62:	fb01 f303 	mul.w	r3, r1, r3
 8012b66:	4413      	add	r3, r2
 8012b68:	3320      	adds	r3, #32
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	601a      	str	r2, [r3, #0]
	memset(EventList[Event].EventData, 0xFF, sizeof(EventList[Event].EventData));
 8012b6e:	88fb      	ldrh	r3, [r7, #6]
 8012b70:	224c      	movs	r2, #76	; 0x4c
 8012b72:	fb02 f303 	mul.w	r3, r2, r3
 8012b76:	3338      	adds	r3, #56	; 0x38
 8012b78:	4a0a      	ldr	r2, [pc, #40]	; (8012ba4 <App_EventClear+0x88>)
 8012b7a:	4413      	add	r3, r2
 8012b7c:	3307      	adds	r3, #7
 8012b7e:	2208      	movs	r2, #8
 8012b80:	21ff      	movs	r1, #255	; 0xff
 8012b82:	4618      	mov	r0, r3
 8012b84:	f009 ffe9 	bl	801cb5a <memset>

	EventList[Event].SplashActive		= false;
 8012b88:	88fb      	ldrh	r3, [r7, #6]
 8012b8a:	4a06      	ldr	r2, [pc, #24]	; (8012ba4 <App_EventClear+0x88>)
 8012b8c:	214c      	movs	r1, #76	; 0x4c
 8012b8e:	fb01 f303 	mul.w	r3, r1, r3
 8012b92:	4413      	add	r3, r2
 8012b94:	333c      	adds	r3, #60	; 0x3c
 8012b96:	2200      	movs	r2, #0
 8012b98:	701a      	strb	r2, [r3, #0]
}
 8012b9a:	bf00      	nop
 8012b9c:	3708      	adds	r7, #8
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}
 8012ba2:	bf00      	nop
 8012ba4:	2002bd58 	.word	0x2002bd58

08012ba8 <App_EventManageUpdates>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventManageUpdates(void)
{
 8012ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012bac:	b0cd      	sub	sp, #308	; 0x134
 8012bae:	af24      	add	r7, sp, #144	; 0x90
	// ---- Clear counters of event group lists ----
	for (uint8_t j = 1 ; j < evGroupSize; j++)
 8012bb0:	2301      	movs	r3, #1
 8012bb2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8012bb6:	e00e      	b.n	8012bd6 <App_EventManageUpdates+0x2e>
	{
		evGroups[j].evCounter = 0;
 8012bb8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8012bbc:	4a67      	ldr	r2, [pc, #412]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012bbe:	2198      	movs	r1, #152	; 0x98
 8012bc0:	fb01 f303 	mul.w	r3, r1, r3
 8012bc4:	4413      	add	r3, r2
 8012bc6:	3396      	adds	r3, #150	; 0x96
 8012bc8:	2200      	movs	r2, #0
 8012bca:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1 ; j < evGroupSize; j++)
 8012bcc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8012bd0:	3301      	adds	r3, #1
 8012bd2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8012bd6:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8012bda:	2b08      	cmp	r3, #8
 8012bdc:	d9ec      	bls.n	8012bb8 <App_EventManageUpdates+0x10>
	}

	// ---- Clear counters of event screen lists ----
	for (uint8_t j = 1 ; j < evScreenSize; j++)
 8012bde:	2301      	movs	r3, #1
 8012be0:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8012be4:	e00e      	b.n	8012c04 <App_EventManageUpdates+0x5c>
	{
		evScreen[j].evCounter = 0;
 8012be6:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8012bea:	4a5d      	ldr	r2, [pc, #372]	; (8012d60 <App_EventManageUpdates+0x1b8>)
 8012bec:	2198      	movs	r1, #152	; 0x98
 8012bee:	fb01 f303 	mul.w	r3, r1, r3
 8012bf2:	4413      	add	r3, r2
 8012bf4:	3396      	adds	r3, #150	; 0x96
 8012bf6:	2200      	movs	r2, #0
 8012bf8:	701a      	strb	r2, [r3, #0]
	for (uint8_t j = 1 ; j < evScreenSize; j++)
 8012bfa:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8012bfe:	3301      	adds	r3, #1
 8012c00:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8012c04:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8012c08:	2b06      	cmp	r3, #6
 8012c0a:	d9ec      	bls.n	8012be6 <App_EventManageUpdates+0x3e>
	}

	// ---- Reset all information in the lists ----
	memset(evGroups, 0, sizeof(evGroups));
 8012c0c:	f44f 62ab 	mov.w	r2, #1368	; 0x558
 8012c10:	2100      	movs	r1, #0
 8012c12:	4852      	ldr	r0, [pc, #328]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012c14:	f009 ffa1 	bl	801cb5a <memset>
	memset(evScreen, 0, sizeof(evScreen));
 8012c18:	f44f 6285 	mov.w	r2, #1064	; 0x428
 8012c1c:	2100      	movs	r1, #0
 8012c1e:	4850      	ldr	r0, [pc, #320]	; (8012d60 <App_EventManageUpdates+0x1b8>)
 8012c20:	f009 ff9b 	bl	801cb5a <memset>

	// ---- Create lists of different active events displayable events ----
	for (uint16_t i = 0; i < evSize; i++)
 8012c24:	2300      	movs	r3, #0
 8012c26:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8012c2a:	e080      	b.n	8012d2e <App_EventManageUpdates+0x186>
	{
		// ---- Update event group list status ----
		evGroups[EventList[i].EventCategory] = App_EventUpdate(evGroups[EventList[i].EventCategory], i);
 8012c2c:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012c30:	4a4c      	ldr	r2, [pc, #304]	; (8012d64 <App_EventManageUpdates+0x1bc>)
 8012c32:	214c      	movs	r1, #76	; 0x4c
 8012c34:	fb01 f303 	mul.w	r3, r1, r3
 8012c38:	4413      	add	r3, r2
 8012c3a:	881b      	ldrh	r3, [r3, #0]
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012c42:	4a48      	ldr	r2, [pc, #288]	; (8012d64 <App_EventManageUpdates+0x1bc>)
 8012c44:	214c      	movs	r1, #76	; 0x4c
 8012c46:	fb01 f303 	mul.w	r3, r1, r3
 8012c4a:	4413      	add	r3, r2
 8012c4c:	881b      	ldrh	r3, [r3, #0]
 8012c4e:	4619      	mov	r1, r3
 8012c50:	4a42      	ldr	r2, [pc, #264]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012c52:	2398      	movs	r3, #152	; 0x98
 8012c54:	fb03 f300 	mul.w	r3, r3, r0
 8012c58:	18d4      	adds	r4, r2, r3
 8012c5a:	463d      	mov	r5, r7
 8012c5c:	4a3f      	ldr	r2, [pc, #252]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012c5e:	2398      	movs	r3, #152	; 0x98
 8012c60:	fb03 f301 	mul.w	r3, r3, r1
 8012c64:	4413      	add	r3, r2
 8012c66:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8012c6a:	9223      	str	r2, [sp, #140]	; 0x8c
 8012c6c:	681a      	ldr	r2, [r3, #0]
 8012c6e:	f04f 0900 	mov.w	r9, #0
 8012c72:	4691      	mov	r9, r2
 8012c74:	685a      	ldr	r2, [r3, #4]
 8012c76:	f04f 0800 	mov.w	r8, #0
 8012c7a:	4690      	mov	r8, r2
 8012c7c:	689a      	ldr	r2, [r3, #8]
 8012c7e:	2600      	movs	r6, #0
 8012c80:	4616      	mov	r6, r2
 8012c82:	4668      	mov	r0, sp
 8012c84:	330c      	adds	r3, #12
 8012c86:	228c      	movs	r2, #140	; 0x8c
 8012c88:	4619      	mov	r1, r3
 8012c8a:	f009 ff5b 	bl	801cb44 <memcpy>
 8012c8e:	4649      	mov	r1, r9
 8012c90:	4642      	mov	r2, r8
 8012c92:	4633      	mov	r3, r6
 8012c94:	4628      	mov	r0, r5
 8012c96:	f000 f90b 	bl	8012eb0 <App_EventUpdate>
 8012c9a:	4620      	mov	r0, r4
 8012c9c:	463b      	mov	r3, r7
 8012c9e:	2298      	movs	r2, #152	; 0x98
 8012ca0:	4619      	mov	r1, r3
 8012ca2:	f009 ff4f 	bl	801cb44 <memcpy>
		evScreen[EventList[i].DispType] = App_EventUpdate(evScreen[EventList[i].DispType], i);
 8012ca6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012caa:	4a2e      	ldr	r2, [pc, #184]	; (8012d64 <App_EventManageUpdates+0x1bc>)
 8012cac:	214c      	movs	r1, #76	; 0x4c
 8012cae:	fb01 f303 	mul.w	r3, r1, r3
 8012cb2:	4413      	add	r3, r2
 8012cb4:	3336      	adds	r3, #54	; 0x36
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012cbe:	4a29      	ldr	r2, [pc, #164]	; (8012d64 <App_EventManageUpdates+0x1bc>)
 8012cc0:	214c      	movs	r1, #76	; 0x4c
 8012cc2:	fb01 f303 	mul.w	r3, r1, r3
 8012cc6:	4413      	add	r3, r2
 8012cc8:	3336      	adds	r3, #54	; 0x36
 8012cca:	781b      	ldrb	r3, [r3, #0]
 8012ccc:	4619      	mov	r1, r3
 8012cce:	4a24      	ldr	r2, [pc, #144]	; (8012d60 <App_EventManageUpdates+0x1b8>)
 8012cd0:	2398      	movs	r3, #152	; 0x98
 8012cd2:	fb03 f300 	mul.w	r3, r3, r0
 8012cd6:	18d4      	adds	r4, r2, r3
 8012cd8:	463d      	mov	r5, r7
 8012cda:	4a21      	ldr	r2, [pc, #132]	; (8012d60 <App_EventManageUpdates+0x1b8>)
 8012cdc:	2398      	movs	r3, #152	; 0x98
 8012cde:	fb03 f301 	mul.w	r3, r3, r1
 8012ce2:	4413      	add	r3, r2
 8012ce4:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8012ce8:	9223      	str	r2, [sp, #140]	; 0x8c
 8012cea:	681a      	ldr	r2, [r3, #0]
 8012cec:	f04f 0900 	mov.w	r9, #0
 8012cf0:	4691      	mov	r9, r2
 8012cf2:	685a      	ldr	r2, [r3, #4]
 8012cf4:	f04f 0800 	mov.w	r8, #0
 8012cf8:	4690      	mov	r8, r2
 8012cfa:	689a      	ldr	r2, [r3, #8]
 8012cfc:	2600      	movs	r6, #0
 8012cfe:	4616      	mov	r6, r2
 8012d00:	4668      	mov	r0, sp
 8012d02:	330c      	adds	r3, #12
 8012d04:	228c      	movs	r2, #140	; 0x8c
 8012d06:	4619      	mov	r1, r3
 8012d08:	f009 ff1c 	bl	801cb44 <memcpy>
 8012d0c:	4649      	mov	r1, r9
 8012d0e:	4642      	mov	r2, r8
 8012d10:	4633      	mov	r3, r6
 8012d12:	4628      	mov	r0, r5
 8012d14:	f000 f8cc 	bl	8012eb0 <App_EventUpdate>
 8012d18:	4620      	mov	r0, r4
 8012d1a:	463b      	mov	r3, r7
 8012d1c:	2298      	movs	r2, #152	; 0x98
 8012d1e:	4619      	mov	r1, r3
 8012d20:	f009 ff10 	bl	801cb44 <memcpy>
	for (uint16_t i = 0; i < evSize; i++)
 8012d24:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012d28:	3301      	adds	r3, #1
 8012d2a:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8012d2e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8012d32:	2bf9      	cmp	r3, #249	; 0xf9
 8012d34:	f67f af7a 	bls.w	8012c2c <App_EventManageUpdates+0x84>
	}

	// ---- Rearrange event lists so that events with more important actions are handled first per event group ----
	App_EventListSort(evGroups);
 8012d38:	4808      	ldr	r0, [pc, #32]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012d3a:	f000 f817 	bl	8012d6c <App_EventListSort>

	// ---- Make a copy of the active events for display purposes (avoid interrupting when counters = 0) ----
	memcpy(evMessages, evGroups, sizeof(evGroups));
 8012d3e:	4a0a      	ldr	r2, [pc, #40]	; (8012d68 <App_EventManageUpdates+0x1c0>)
 8012d40:	4b06      	ldr	r3, [pc, #24]	; (8012d5c <App_EventManageUpdates+0x1b4>)
 8012d42:	4610      	mov	r0, r2
 8012d44:	4619      	mov	r1, r3
 8012d46:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 8012d4a:	461a      	mov	r2, r3
 8012d4c:	f009 fefa 	bl	801cb44 <memcpy>
}
 8012d50:	bf00      	nop
 8012d52:	37a4      	adds	r7, #164	; 0xa4
 8012d54:	46bd      	mov	sp, r7
 8012d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d5a:	bf00      	nop
 8012d5c:	2002b2a8 	.word	0x2002b2a8
 8012d60:	20030790 	.word	0x20030790
 8012d64:	2002bd58 	.word	0x2002bd58
 8012d68:	2002b800 	.word	0x2002b800

08012d6c <App_EventListSort>:
 *Outputs:
 *---------
 * evList
 *-------------------------------------------------------------*/
void App_EventListSort (evList evGroups[])
{
 8012d6c:	b590      	push	{r4, r7, lr}
 8012d6e:	b085      	sub	sp, #20
 8012d70:	af00      	add	r7, sp, #0
 8012d72:	6078      	str	r0, [r7, #4]
	// ---- Create temporary values to sort the events in the groups ----
	uint8_t i, j, pass, hold_status = 0;
 8012d74:	2300      	movs	r3, #0
 8012d76:	733b      	strb	r3, [r7, #12]
	uint16_t hold_index = 0;
 8012d78:	2300      	movs	r3, #0
 8012d7a:	817b      	strh	r3, [r7, #10]

	// ---- Loop through all the groups ----
	for (j = 1; j < evGroupSize; j++)
 8012d7c:	2301      	movs	r3, #1
 8012d7e:	73bb      	strb	r3, [r7, #14]
 8012d80:	e08e      	b.n	8012ea0 <App_EventListSort+0x134>
	{
		// ---- Loop through all the events in the group ----
		for (pass = 0; pass < evListSize; pass++)
 8012d82:	2300      	movs	r3, #0
 8012d84:	737b      	strb	r3, [r7, #13]
 8012d86:	e084      	b.n	8012e92 <App_EventListSort+0x126>
		{
			// ---- Prioritize the events in the group according to the group ----
			for (i = 0; i < (evListSize - 1); i++)
 8012d88:	2300      	movs	r3, #0
 8012d8a:	73fb      	strb	r3, [r7, #15]
 8012d8c:	e07b      	b.n	8012e86 <App_EventListSort+0x11a>
			{
				// ---- Determine if the next event has a more important action than the current event ----
				if (App_EventDetermineMostImportantAction(evGroups[j].evIndex[i]) < App_EventDetermineMostImportantAction(evGroups[j].evIndex[i+1]))
 8012d8e:	7bbb      	ldrb	r3, [r7, #14]
 8012d90:	2298      	movs	r2, #152	; 0x98
 8012d92:	fb02 f303 	mul.w	r3, r2, r3
 8012d96:	687a      	ldr	r2, [r7, #4]
 8012d98:	4413      	add	r3, r2
 8012d9a:	7bfa      	ldrb	r2, [r7, #15]
 8012d9c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8012da0:	4618      	mov	r0, r3
 8012da2:	f7ff fccb 	bl	801273c <App_EventDetermineMostImportantAction>
 8012da6:	4603      	mov	r3, r0
 8012da8:	461c      	mov	r4, r3
 8012daa:	7bbb      	ldrb	r3, [r7, #14]
 8012dac:	2298      	movs	r2, #152	; 0x98
 8012dae:	fb02 f303 	mul.w	r3, r2, r3
 8012db2:	687a      	ldr	r2, [r7, #4]
 8012db4:	4413      	add	r3, r2
 8012db6:	7bfa      	ldrb	r2, [r7, #15]
 8012db8:	3201      	adds	r2, #1
 8012dba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8012dbe:	4618      	mov	r0, r3
 8012dc0:	f7ff fcbc 	bl	801273c <App_EventDetermineMostImportantAction>
 8012dc4:	4603      	mov	r3, r0
 8012dc6:	429c      	cmp	r4, r3
 8012dc8:	d25a      	bcs.n	8012e80 <App_EventListSort+0x114>
				{
					// ---- Switch positions of the two current indexes ----
					hold_index = evGroups[j].evIndex[i];
 8012dca:	7bbb      	ldrb	r3, [r7, #14]
 8012dcc:	2298      	movs	r2, #152	; 0x98
 8012dce:	fb02 f303 	mul.w	r3, r2, r3
 8012dd2:	687a      	ldr	r2, [r7, #4]
 8012dd4:	4413      	add	r3, r2
 8012dd6:	7bfa      	ldrb	r2, [r7, #15]
 8012dd8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8012ddc:	817b      	strh	r3, [r7, #10]
					hold_status = evGroups[j].evStatus[i];
 8012dde:	7bbb      	ldrb	r3, [r7, #14]
 8012de0:	2298      	movs	r2, #152	; 0x98
 8012de2:	fb02 f303 	mul.w	r3, r2, r3
 8012de6:	687a      	ldr	r2, [r7, #4]
 8012de8:	441a      	add	r2, r3
 8012dea:	7bfb      	ldrb	r3, [r7, #15]
 8012dec:	4413      	add	r3, r2
 8012dee:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8012df2:	733b      	strb	r3, [r7, #12]

					evGroups[j].evIndex[i] = evGroups[j].evIndex[i+1];
 8012df4:	7bbb      	ldrb	r3, [r7, #14]
 8012df6:	2298      	movs	r2, #152	; 0x98
 8012df8:	fb02 f303 	mul.w	r3, r2, r3
 8012dfc:	687a      	ldr	r2, [r7, #4]
 8012dfe:	4413      	add	r3, r2
 8012e00:	7bfa      	ldrb	r2, [r7, #15]
 8012e02:	7bb9      	ldrb	r1, [r7, #14]
 8012e04:	2098      	movs	r0, #152	; 0x98
 8012e06:	fb00 f101 	mul.w	r1, r0, r1
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	4401      	add	r1, r0
 8012e0e:	7bf8      	ldrb	r0, [r7, #15]
 8012e10:	3001      	adds	r0, #1
 8012e12:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 8012e16:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					evGroups[j].evStatus[i] = evGroups[j].evStatus[i+1];
 8012e1a:	7bbb      	ldrb	r3, [r7, #14]
 8012e1c:	2298      	movs	r2, #152	; 0x98
 8012e1e:	fb02 f303 	mul.w	r3, r2, r3
 8012e22:	687a      	ldr	r2, [r7, #4]
 8012e24:	441a      	add	r2, r3
 8012e26:	7bfb      	ldrb	r3, [r7, #15]
 8012e28:	7bb9      	ldrb	r1, [r7, #14]
 8012e2a:	2098      	movs	r0, #152	; 0x98
 8012e2c:	fb00 f101 	mul.w	r1, r0, r1
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	4408      	add	r0, r1
 8012e34:	7bf9      	ldrb	r1, [r7, #15]
 8012e36:	3101      	adds	r1, #1
 8012e38:	4401      	add	r1, r0
 8012e3a:	f891 1064 	ldrb.w	r1, [r1, #100]	; 0x64
 8012e3e:	4413      	add	r3, r2
 8012e40:	460a      	mov	r2, r1
 8012e42:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

					evGroups[j].evIndex[i+1] = hold_index;
 8012e46:	7bbb      	ldrb	r3, [r7, #14]
 8012e48:	2298      	movs	r2, #152	; 0x98
 8012e4a:	fb02 f303 	mul.w	r3, r2, r3
 8012e4e:	687a      	ldr	r2, [r7, #4]
 8012e50:	4413      	add	r3, r2
 8012e52:	7bfa      	ldrb	r2, [r7, #15]
 8012e54:	3201      	adds	r2, #1
 8012e56:	8979      	ldrh	r1, [r7, #10]
 8012e58:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					evGroups[j].evStatus[i+1] = hold_status;
 8012e5c:	7bbb      	ldrb	r3, [r7, #14]
 8012e5e:	2298      	movs	r2, #152	; 0x98
 8012e60:	fb02 f303 	mul.w	r3, r2, r3
 8012e64:	687a      	ldr	r2, [r7, #4]
 8012e66:	441a      	add	r2, r3
 8012e68:	7bfb      	ldrb	r3, [r7, #15]
 8012e6a:	3301      	adds	r3, #1
 8012e6c:	7b39      	ldrb	r1, [r7, #12]
 8012e6e:	2900      	cmp	r1, #0
 8012e70:	bf14      	ite	ne
 8012e72:	2101      	movne	r1, #1
 8012e74:	2100      	moveq	r1, #0
 8012e76:	b2c9      	uxtb	r1, r1
 8012e78:	4413      	add	r3, r2
 8012e7a:	460a      	mov	r2, r1
 8012e7c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			for (i = 0; i < (evListSize - 1); i++)
 8012e80:	7bfb      	ldrb	r3, [r7, #15]
 8012e82:	3301      	adds	r3, #1
 8012e84:	73fb      	strb	r3, [r7, #15]
 8012e86:	7bfb      	ldrb	r3, [r7, #15]
 8012e88:	2b30      	cmp	r3, #48	; 0x30
 8012e8a:	d980      	bls.n	8012d8e <App_EventListSort+0x22>
		for (pass = 0; pass < evListSize; pass++)
 8012e8c:	7b7b      	ldrb	r3, [r7, #13]
 8012e8e:	3301      	adds	r3, #1
 8012e90:	737b      	strb	r3, [r7, #13]
 8012e92:	7b7b      	ldrb	r3, [r7, #13]
 8012e94:	2b31      	cmp	r3, #49	; 0x31
 8012e96:	f67f af77 	bls.w	8012d88 <App_EventListSort+0x1c>
	for (j = 1; j < evGroupSize; j++)
 8012e9a:	7bbb      	ldrb	r3, [r7, #14]
 8012e9c:	3301      	adds	r3, #1
 8012e9e:	73bb      	strb	r3, [r7, #14]
 8012ea0:	7bbb      	ldrb	r3, [r7, #14]
 8012ea2:	2b08      	cmp	r3, #8
 8012ea4:	f67f af6d 	bls.w	8012d82 <App_EventListSort+0x16>
				}
			}
		}
	}
}
 8012ea8:	bf00      	nop
 8012eaa:	3714      	adds	r7, #20
 8012eac:	46bd      	mov	sp, r7
 8012eae:	bd90      	pop	{r4, r7, pc}

08012eb0 <App_EventUpdate>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
evList App_EventUpdate (evList evGroup, uint16_t evIndex)
{
 8012eb0:	b084      	sub	sp, #16
 8012eb2:	b580      	push	{r7, lr}
 8012eb4:	b0a6      	sub	sp, #152	; 0x98
 8012eb6:	af24      	add	r7, sp, #144	; 0x90
 8012eb8:	6078      	str	r0, [r7, #4]
 8012eba:	f107 0014 	add.w	r0, r7, #20
 8012ebe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (EventList[Input_01_On].EventActive)
 8012ec2:	4a3c      	ldr	r2, [pc, #240]	; (8012fb4 <App_EventUpdate+0x104>)
 8012ec4:	f641 33ec 	movw	r3, #7148	; 0x1bec
 8012ec8:	4413      	add	r3, r2
 8012eca:	781b      	ldrb	r3, [r3, #0]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d003      	beq.n	8012ed8 <App_EventUpdate+0x28>
	{
		evGroup.evCounter = evGroup.evCounter;
 8012ed0:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012ed4:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
	}
	if ((EventList[evIndex].EventActive) && (EventList[evIndex].DispType != Disp_None))
 8012ed8:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8012edc:	4a35      	ldr	r2, [pc, #212]	; (8012fb4 <App_EventUpdate+0x104>)
 8012ede:	214c      	movs	r1, #76	; 0x4c
 8012ee0:	fb01 f303 	mul.w	r3, r1, r3
 8012ee4:	4413      	add	r3, r2
 8012ee6:	3304      	adds	r3, #4
 8012ee8:	781b      	ldrb	r3, [r3, #0]
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d052      	beq.n	8012f94 <App_EventUpdate+0xe4>
 8012eee:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8012ef2:	4a30      	ldr	r2, [pc, #192]	; (8012fb4 <App_EventUpdate+0x104>)
 8012ef4:	214c      	movs	r1, #76	; 0x4c
 8012ef6:	fb01 f303 	mul.w	r3, r1, r3
 8012efa:	4413      	add	r3, r2
 8012efc:	3336      	adds	r3, #54	; 0x36
 8012efe:	781b      	ldrb	r3, [r3, #0]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d047      	beq.n	8012f94 <App_EventUpdate+0xe4>
	{
		if(evGroup.evCounter == 0)
 8012f04:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d117      	bne.n	8012f3c <App_EventUpdate+0x8c>
		{
			//This is the first entry
			evGroup.evIndex[evGroup.evCounter] = evIndex;
 8012f0c:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f10:	005b      	lsls	r3, r3, #1
 8012f12:	f107 0210 	add.w	r2, r7, #16
 8012f16:	4413      	add	r3, r2
 8012f18:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	; 0xac
 8012f1c:	809a      	strh	r2, [r3, #4]
			//Pass over the status of the actual event to the list item
			evGroup.evStatus[evGroup.evCounter] = true;
 8012f1e:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f22:	f107 0210 	add.w	r2, r7, #16
 8012f26:	4413      	add	r3, r2
 8012f28:	2201      	movs	r2, #1
 8012f2a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			//Update list counter
			evGroup.evCounter++;
 8012f2e:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f32:	3301      	adds	r3, #1
 8012f34:	b2db      	uxtb	r3, r3
 8012f36:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
 8012f3a:	e02b      	b.n	8012f94 <App_EventUpdate+0xe4>
		}
		else
		{
			if(!App_EventFindInList (evGroup, evIndex))
 8012f3c:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8012f40:	9322      	str	r3, [sp, #136]	; 0x88
 8012f42:	4668      	mov	r0, sp
 8012f44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012f48:	2288      	movs	r2, #136	; 0x88
 8012f4a:	4619      	mov	r1, r3
 8012f4c:	f009 fdfa 	bl	801cb44 <memcpy>
 8012f50:	f107 0314 	add.w	r3, r7, #20
 8012f54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012f56:	f000 f82f 	bl	8012fb8 <App_EventFindInList>
 8012f5a:	4603      	mov	r3, r0
 8012f5c:	f083 0301 	eor.w	r3, r3, #1
 8012f60:	b2db      	uxtb	r3, r3
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d016      	beq.n	8012f94 <App_EventUpdate+0xe4>
			{
				//add to list
				evGroup.evIndex[evGroup.evCounter] = evIndex;
 8012f66:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f6a:	005b      	lsls	r3, r3, #1
 8012f6c:	f107 0210 	add.w	r2, r7, #16
 8012f70:	4413      	add	r3, r2
 8012f72:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	; 0xac
 8012f76:	809a      	strh	r2, [r3, #4]
				//Pass over the status of the actual event to the list item
				evGroup.evStatus[evGroup.evCounter] = true;
 8012f78:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f7c:	f107 0210 	add.w	r2, r7, #16
 8012f80:	4413      	add	r3, r2
 8012f82:	2201      	movs	r2, #1
 8012f84:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				//Update list counter if actual event is active
				evGroup.evCounter++;
 8012f88:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 8012f8c:	3301      	adds	r3, #1
 8012f8e:	b2db      	uxtb	r3, r3
 8012f90:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
			}
		}
	}
	return evGroup;
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	4618      	mov	r0, r3
 8012f98:	f107 0314 	add.w	r3, r7, #20
 8012f9c:	2298      	movs	r2, #152	; 0x98
 8012f9e:	4619      	mov	r1, r3
 8012fa0:	f009 fdd0 	bl	801cb44 <memcpy>

}
 8012fa4:	6878      	ldr	r0, [r7, #4]
 8012fa6:	3708      	adds	r7, #8
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012fae:	b004      	add	sp, #16
 8012fb0:	4770      	bx	lr
 8012fb2:	bf00      	nop
 8012fb4:	2002bd58 	.word	0x2002bd58

08012fb8 <App_EventFindInList>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
bool App_EventFindInList (evList evGroup, uint16_t evIndex)
{
 8012fb8:	b084      	sub	sp, #16
 8012fba:	b580      	push	{r7, lr}
 8012fbc:	b082      	sub	sp, #8
 8012fbe:	af00      	add	r7, sp, #0
 8012fc0:	f107 0e10 	add.w	lr, r7, #16
 8012fc4:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}

	for(uint8_t j = 1; j < evGroup.evCounter; j++)
 8012fc8:	2301      	movs	r3, #1
 8012fca:	71fb      	strb	r3, [r7, #7]
 8012fcc:	e00d      	b.n	8012fea <App_EventFindInList+0x32>
	{
		if(evIndex == evGroup.evIndex[j])
 8012fce:	79fb      	ldrb	r3, [r7, #7]
 8012fd0:	f107 0210 	add.w	r2, r7, #16
 8012fd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012fd8:	f8b7 20a8 	ldrh.w	r2, [r7, #168]	; 0xa8
 8012fdc:	429a      	cmp	r2, r3
 8012fde:	d101      	bne.n	8012fe4 <App_EventFindInList+0x2c>
			return true;
 8012fe0:	2301      	movs	r3, #1
 8012fe2:	e008      	b.n	8012ff6 <App_EventFindInList+0x3e>
	for(uint8_t j = 1; j < evGroup.evCounter; j++)
 8012fe4:	79fb      	ldrb	r3, [r7, #7]
 8012fe6:	3301      	adds	r3, #1
 8012fe8:	71fb      	strb	r3, [r7, #7]
 8012fea:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8012fee:	79fa      	ldrb	r2, [r7, #7]
 8012ff0:	429a      	cmp	r2, r3
 8012ff2:	d3ec      	bcc.n	8012fce <App_EventFindInList+0x16>
	}

	return false;
 8012ff4:	2300      	movs	r3, #0
}
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	3708      	adds	r7, #8
 8012ffa:	46bd      	mov	sp, r7
 8012ffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013000:	b004      	add	sp, #16
 8013002:	4770      	bx	lr

08013004 <App_EventHandler>:
 *Outputs:
 *---------
 * None
 *-------------------------------------------------------------*/
void App_EventHandler (void)
{
 8013004:	b580      	push	{r7, lr}
 8013006:	af00      	add	r7, sp, #0
	switch(1)
	{
		// ---- Handle the railbound system control events ----
		default:

			App_Railbound_Events_Handler();
 8013008:	f000 f804 	bl	8013014 <App_Railbound_Events_Handler>

			break;
 801300c:	bf00      	nop
	}
}
 801300e:	bf00      	nop
 8013010:	bd80      	pop	{r7, pc}
	...

08013014 <App_Railbound_Events_Handler>:
	EventList[EV_User_ACK_CAS].BuzzerRequired = false;
	//EventList[EV_User_ACK_CAS].BuzzerMode = Buzz_Medium;
}

void App_Railbound_Events_Handler(void)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b082      	sub	sp, #8
 8013018:	af00      	add	r7, sp, #0
	uint8_t GenericEventData[8] = {0};
 801301a:	463b      	mov	r3, r7
 801301c:	2200      	movs	r2, #0
 801301e:	601a      	str	r2, [r3, #0]
 8013020:	605a      	str	r2, [r3, #4]

	if (Input_Flags.Button_1 == true)
 8013022:	4b13      	ldr	r3, [pc, #76]	; (8013070 <App_Railbound_Events_Handler+0x5c>)
 8013024:	785b      	ldrb	r3, [r3, #1]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d006      	beq.n	8013038 <App_Railbound_Events_Handler+0x24>
	{
		App_EventSet(Input_01_On);
 801302a:	205e      	movs	r0, #94	; 0x5e
 801302c:	f7ff fd22 	bl	8012a74 <App_EventSet>
		App_EventClear(Input_01_Off);
 8013030:	205f      	movs	r0, #95	; 0x5f
 8013032:	f7ff fd73 	bl	8012b1c <App_EventClear>
 8013036:	e005      	b.n	8013044 <App_Railbound_Events_Handler+0x30>
	}
	else
	{
		App_EventSet(Input_01_Off);
 8013038:	205f      	movs	r0, #95	; 0x5f
 801303a:	f7ff fd1b 	bl	8012a74 <App_EventSet>
		App_EventClear(Input_01_On);
 801303e:	205e      	movs	r0, #94	; 0x5e
 8013040:	f7ff fd6c 	bl	8012b1c <App_EventClear>
	}

	if (Input_Flags.Button_2 == true)
 8013044:	4b0a      	ldr	r3, [pc, #40]	; (8013070 <App_Railbound_Events_Handler+0x5c>)
 8013046:	789b      	ldrb	r3, [r3, #2]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d006      	beq.n	801305a <App_Railbound_Events_Handler+0x46>
	{
		App_EventSet(Input_02_On);
 801304c:	2060      	movs	r0, #96	; 0x60
 801304e:	f7ff fd11 	bl	8012a74 <App_EventSet>
		App_EventClear(Input_02_Off);
 8013052:	2061      	movs	r0, #97	; 0x61
 8013054:	f7ff fd62 	bl	8012b1c <App_EventClear>
//	else
//	{
//		App_EventClear(EV_User_ACK_CAS);
//	}

}
 8013058:	e005      	b.n	8013066 <App_Railbound_Events_Handler+0x52>
		App_EventSet(Input_02_Off);
 801305a:	2061      	movs	r0, #97	; 0x61
 801305c:	f7ff fd0a 	bl	8012a74 <App_EventSet>
		App_EventClear(Input_02_On);
 8013060:	2060      	movs	r0, #96	; 0x60
 8013062:	f7ff fd5b 	bl	8012b1c <App_EventClear>
}
 8013066:	bf00      	nop
 8013068:	3708      	adds	r7, #8
 801306a:	46bd      	mov	sp, r7
 801306c:	bd80      	pop	{r7, pc}
 801306e:	bf00      	nop
 8013070:	20021510 	.word	0x20021510

08013074 <HUB_2XX_Default>:
	memset(&HUB2XX_IO,0,sizeof(HUB2XX_IO_message));
	memset(&HUB2XX_ADC,0,sizeof(HUB2XX_ADC_message));
}
//Function to default all HUB2XX values
void HUB_2XX_Default(void)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	af00      	add	r7, sp, #0
	memset(&HUB2XX_handle,0,sizeof(HUB2XX_Handle));
 8013078:	2203      	movs	r2, #3
 801307a:	2100      	movs	r1, #0
 801307c:	4807      	ldr	r0, [pc, #28]	; (801309c <HUB_2XX_Default+0x28>)
 801307e:	f009 fd6c 	bl	801cb5a <memset>
	memset(&HUB2XX_IO,0,sizeof(HUB2XX_IO_message));
 8013082:	2208      	movs	r2, #8
 8013084:	2100      	movs	r1, #0
 8013086:	4806      	ldr	r0, [pc, #24]	; (80130a0 <HUB_2XX_Default+0x2c>)
 8013088:	f009 fd67 	bl	801cb5a <memset>
	memset(&HUB2XX_ADC,0,sizeof(HUB2XX_ADC_message));
 801308c:	2208      	movs	r2, #8
 801308e:	2100      	movs	r1, #0
 8013090:	4804      	ldr	r0, [pc, #16]	; (80130a4 <HUB_2XX_Default+0x30>)
 8013092:	f009 fd62 	bl	801cb5a <memset>
}
 8013096:	bf00      	nop
 8013098:	bd80      	pop	{r7, pc}
 801309a:	bf00      	nop
 801309c:	200215c8 	.word	0x200215c8
 80130a0:	20021508 	.word	0x20021508
 80130a4:	20020d14 	.word	0x20020d14

080130a8 <HUB_2XX_Handler>:
		HUB_control->Message_index = 0;

}

void HUB_2XX_Handler(void)
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	af00      	add	r7, sp, #0
	//If CAN IO message detected
	if(HUB2XX_handle.HUB2XX_Status.MOB1_Received & HUB2XX_handle.HUB2XX_Status.MOB2_Received)
 80130ac:	4b1a      	ldr	r3, [pc, #104]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130ae:	781b      	ldrb	r3, [r3, #0]
 80130b0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80130b4:	b2db      	uxtb	r3, r3
 80130b6:	461a      	mov	r2, r3
 80130b8:	4b17      	ldr	r3, [pc, #92]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130ba:	781b      	ldrb	r3, [r3, #0]
 80130bc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80130c0:	b2db      	uxtb	r3, r3
 80130c2:	4013      	ands	r3, r2
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d012      	beq.n	80130ee <HUB_2XX_Handler+0x46>
	{
		HUB2XX_handle.Comms_counter = 0;
 80130c8:	4b13      	ldr	r3, [pc, #76]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130ca:	2200      	movs	r2, #0
 80130cc:	705a      	strb	r2, [r3, #1]
		HUB2XX_handle.HUB2XX_Status.MOB1_Received = false; //restart wait
 80130ce:	4a12      	ldr	r2, [pc, #72]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130d0:	7813      	ldrb	r3, [r2, #0]
 80130d2:	f36f 0341 	bfc	r3, #1, #1
 80130d6:	7013      	strb	r3, [r2, #0]
		HUB2XX_handle.HUB2XX_Status.MOB2_Received = false; //restart wait
 80130d8:	4a0f      	ldr	r2, [pc, #60]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130da:	7813      	ldrb	r3, [r2, #0]
 80130dc:	f36f 0382 	bfc	r3, #2, #1
 80130e0:	7013      	strb	r3, [r2, #0]
		HUB2XX_handle.HUB2XX_Status.Connected = true;
 80130e2:	4a0d      	ldr	r2, [pc, #52]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130e4:	7813      	ldrb	r3, [r2, #0]
 80130e6:	f043 0301 	orr.w	r3, r3, #1
 80130ea:	7013      	strb	r3, [r2, #0]
	/**********************************************************************************************
	 * Note- MAXUSX does not send over CAN bus only Commander200 (To send only un-comment this part)
	 **********************************************************************************************/
	//Retransmit packet to CAN IO
	//Transmit_HUB_2XX_messages(&HUB2XX_handle);
}
 80130ec:	e011      	b.n	8013112 <HUB_2XX_Handler+0x6a>
		if(HUB2XX_handle.Comms_counter++ > HUB_Comms_count)
 80130ee:	4b0a      	ldr	r3, [pc, #40]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130f0:	785b      	ldrb	r3, [r3, #1]
 80130f2:	1c5a      	adds	r2, r3, #1
 80130f4:	b2d1      	uxtb	r1, r2
 80130f6:	4a08      	ldr	r2, [pc, #32]	; (8013118 <HUB_2XX_Handler+0x70>)
 80130f8:	7051      	strb	r1, [r2, #1]
 80130fa:	2b0a      	cmp	r3, #10
 80130fc:	d909      	bls.n	8013112 <HUB_2XX_Handler+0x6a>
			HUB2XX_handle.HUB2XX_Status.Connected = false;
 80130fe:	4a06      	ldr	r2, [pc, #24]	; (8013118 <HUB_2XX_Handler+0x70>)
 8013100:	7813      	ldrb	r3, [r2, #0]
 8013102:	f36f 0300 	bfc	r3, #0, #1
 8013106:	7013      	strb	r3, [r2, #0]
			HUB2XX_handle.Comms_counter = HUB_Comms_count;
 8013108:	4b03      	ldr	r3, [pc, #12]	; (8013118 <HUB_2XX_Handler+0x70>)
 801310a:	220a      	movs	r2, #10
 801310c:	705a      	strb	r2, [r3, #1]
			HUB_2XX_Default();
 801310e:	f7ff ffb1 	bl	8013074 <HUB_2XX_Default>
}
 8013112:	bf00      	nop
 8013114:	bd80      	pop	{r7, pc}
 8013116:	bf00      	nop
 8013118:	200215c8 	.word	0x200215c8

0801311c <CommsLost_to_default>:
	memset(&MY_CAN_MOB2,0,sizeof(MY_CAN_MOB2));
	memset(&MY_CAN_MOB3,0,sizeof(MY_CAN_MOB3));
}

void CommsLost_to_default(void)
{
 801311c:	b580      	push	{r7, lr}
 801311e:	af00      	add	r7, sp, #0
	memset(&ControllerCANInfo,0,sizeof(ControllerCANInfo));
 8013120:	2214      	movs	r2, #20
 8013122:	2100      	movs	r1, #0
 8013124:	480c      	ldr	r0, [pc, #48]	; (8013158 <CommsLost_to_default+0x3c>)
 8013126:	f009 fd18 	bl	801cb5a <memset>
	memset(&HostCANInfo,0,sizeof(HostCANInfo));
 801312a:	2208      	movs	r2, #8
 801312c:	2100      	movs	r1, #0
 801312e:	480b      	ldr	r0, [pc, #44]	; (801315c <CommsLost_to_default+0x40>)
 8013130:	f009 fd13 	bl	801cb5a <memset>
	memset(&MY_CAN_MOB1,0,sizeof(MY_CAN_MOB1));
 8013134:	2208      	movs	r2, #8
 8013136:	2100      	movs	r1, #0
 8013138:	4809      	ldr	r0, [pc, #36]	; (8013160 <CommsLost_to_default+0x44>)
 801313a:	f009 fd0e 	bl	801cb5a <memset>
	memset(&MY_CAN_MOB2,0,sizeof(MY_CAN_MOB2));
 801313e:	2208      	movs	r2, #8
 8013140:	2100      	movs	r1, #0
 8013142:	4808      	ldr	r0, [pc, #32]	; (8013164 <CommsLost_to_default+0x48>)
 8013144:	f009 fd09 	bl	801cb5a <memset>
	memset(&MY_CAN_MOB3,0,sizeof(MY_CAN_MOB3));
 8013148:	2202      	movs	r2, #2
 801314a:	2100      	movs	r1, #0
 801314c:	4806      	ldr	r0, [pc, #24]	; (8013168 <CommsLost_to_default+0x4c>)
 801314e:	f009 fd04 	bl	801cb5a <memset>
}
 8013152:	bf00      	nop
 8013154:	bd80      	pop	{r7, pc}
 8013156:	bf00      	nop
 8013158:	2002133c 	.word	0x2002133c
 801315c:	20021578 	.word	0x20021578
 8013160:	20021350 	.word	0x20021350
 8013164:	20020d38 	.word	0x20020d38
 8013168:	20021480 	.word	0x20021480

0801316c <Update_all_Controller_Data>:
	}
	return Message_used;
}
//Function to update CAN buffer to Controller variables
void Update_all_Controller_Data(void)
{
 801316c:	b580      	push	{r7, lr}
 801316e:	af00      	add	r7, sp, #0
	//Update data from controller
	//MOB1
	ControllerCANInfo.Error_Code 					= MY_CAN_MOB1.Error_code;
 8013170:	4b2e      	ldr	r3, [pc, #184]	; (801322c <Update_all_Controller_Data+0xc0>)
 8013172:	781a      	ldrb	r2, [r3, #0]
 8013174:	4b2e      	ldr	r3, [pc, #184]	; (8013230 <Update_all_Controller_Data+0xc4>)
 8013176:	701a      	strb	r2, [r3, #0]
	ControllerCANInfo.Fuel_level					= MY_CAN_MOB1.Fuel_level;
 8013178:	4b2c      	ldr	r3, [pc, #176]	; (801322c <Update_all_Controller_Data+0xc0>)
 801317a:	785a      	ldrb	r2, [r3, #1]
 801317c:	4b2c      	ldr	r3, [pc, #176]	; (8013230 <Update_all_Controller_Data+0xc4>)
 801317e:	705a      	strb	r2, [r3, #1]
	memcpy(&ControllerCANInfo.StatusFlags,			&MY_CAN_MOB1.Status_flags,sizeof(ControllerCANInfo.StatusFlags));
 8013180:	4b2a      	ldr	r3, [pc, #168]	; (801322c <Update_all_Controller_Data+0xc0>)
 8013182:	789a      	ldrb	r2, [r3, #2]
 8013184:	4b2a      	ldr	r3, [pc, #168]	; (8013230 <Update_all_Controller_Data+0xc4>)
 8013186:	709a      	strb	r2, [r3, #2]
	ControllerCANInfo.Parameter_index 				= MY_CAN_MOB1.Parameter_index;
 8013188:	4b28      	ldr	r3, [pc, #160]	; (801322c <Update_all_Controller_Data+0xc0>)
 801318a:	78da      	ldrb	r2, [r3, #3]
 801318c:	4b28      	ldr	r3, [pc, #160]	; (8013230 <Update_all_Controller_Data+0xc4>)
 801318e:	70da      	strb	r2, [r3, #3]
	memcpy(&ControllerCANInfo.SystemFlagsA,	 		&MY_CAN_MOB1.System_flags_A,sizeof(ControllerCANInfo.SystemFlagsA));
 8013190:	4b26      	ldr	r3, [pc, #152]	; (801322c <Update_all_Controller_Data+0xc0>)
 8013192:	791a      	ldrb	r2, [r3, #4]
 8013194:	4b26      	ldr	r3, [pc, #152]	; (8013230 <Update_all_Controller_Data+0xc4>)
 8013196:	711a      	strb	r2, [r3, #4]
	memcpy(&ControllerCANInfo.SystemFlagsB, 		&MY_CAN_MOB1.System_flags_B,sizeof(ControllerCANInfo.SystemFlagsB));
 8013198:	4b24      	ldr	r3, [pc, #144]	; (801322c <Update_all_Controller_Data+0xc0>)
 801319a:	795a      	ldrb	r2, [r3, #5]
 801319c:	4b24      	ldr	r3, [pc, #144]	; (8013230 <Update_all_Controller_Data+0xc4>)
 801319e:	715a      	strb	r2, [r3, #5]
	memcpy(&ControllerCANInfo.RelayFlags, 			&MY_CAN_MOB1.Relay_feedback,sizeof(ControllerCANInfo.RelayFlags));
 80131a0:	4b22      	ldr	r3, [pc, #136]	; (801322c <Update_all_Controller_Data+0xc0>)
 80131a2:	799a      	ldrb	r2, [r3, #6]
 80131a4:	4b22      	ldr	r3, [pc, #136]	; (8013230 <Update_all_Controller_Data+0xc4>)
 80131a6:	719a      	strb	r2, [r3, #6]
	ControllerCANInfo.SystemDirection 				= MY_CAN_MOB1.Direction;
 80131a8:	4b20      	ldr	r3, [pc, #128]	; (801322c <Update_all_Controller_Data+0xc0>)
 80131aa:	79da      	ldrb	r2, [r3, #7]
 80131ac:	4b20      	ldr	r3, [pc, #128]	; (8013230 <Update_all_Controller_Data+0xc4>)
 80131ae:	71da      	strb	r2, [r3, #7]

	//MOB2
	ControllerCANInfo.FilteredArmatureCurrent 		= Byte2Int(MY_CAN_MOB2.Armature_current_MSB,MY_CAN_MOB2.Armature_current_LSB);
 80131b0:	4b20      	ldr	r3, [pc, #128]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131b2:	785b      	ldrb	r3, [r3, #1]
 80131b4:	461a      	mov	r2, r3
 80131b6:	4b1f      	ldr	r3, [pc, #124]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131b8:	781b      	ldrb	r3, [r3, #0]
 80131ba:	4619      	mov	r1, r3
 80131bc:	4610      	mov	r0, r2
 80131be:	f008 f881 	bl	801b2c4 <Byte2Int>
 80131c2:	4603      	mov	r3, r0
 80131c4:	b29a      	uxth	r2, r3
 80131c6:	4b1a      	ldr	r3, [pc, #104]	; (8013230 <Update_all_Controller_Data+0xc4>)
 80131c8:	811a      	strh	r2, [r3, #8]
	ControllerCANInfo.FilteredStackVoltage 			= Byte2Int(MY_CAN_MOB2.Stack_voltage_MSB,MY_CAN_MOB2.Stack_voltage_LSB);
 80131ca:	4b1a      	ldr	r3, [pc, #104]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131cc:	78db      	ldrb	r3, [r3, #3]
 80131ce:	461a      	mov	r2, r3
 80131d0:	4b18      	ldr	r3, [pc, #96]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131d2:	789b      	ldrb	r3, [r3, #2]
 80131d4:	4619      	mov	r1, r3
 80131d6:	4610      	mov	r0, r2
 80131d8:	f008 f874 	bl	801b2c4 <Byte2Int>
 80131dc:	4603      	mov	r3, r0
 80131de:	b29a      	uxth	r2, r3
 80131e0:	4b13      	ldr	r3, [pc, #76]	; (8013230 <Update_all_Controller_Data+0xc4>)
 80131e2:	815a      	strh	r2, [r3, #10]
	ControllerCANInfo.Feedback_current_ref			= Byte2Int(MY_CAN_MOB2.Feedback_Current_ref_MSB,MY_CAN_MOB2.Feedback_Current_ref_LSB);
 80131e4:	4b13      	ldr	r3, [pc, #76]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131e6:	791b      	ldrb	r3, [r3, #4]
 80131e8:	461a      	mov	r2, r3
 80131ea:	4b12      	ldr	r3, [pc, #72]	; (8013234 <Update_all_Controller_Data+0xc8>)
 80131ec:	795b      	ldrb	r3, [r3, #5]
 80131ee:	4619      	mov	r1, r3
 80131f0:	4610      	mov	r0, r2
 80131f2:	f008 f867 	bl	801b2c4 <Byte2Int>
 80131f6:	4603      	mov	r3, r0
 80131f8:	b29a      	uxth	r2, r3
 80131fa:	4b0d      	ldr	r3, [pc, #52]	; (8013230 <Update_all_Controller_Data+0xc4>)
 80131fc:	819a      	strh	r2, [r3, #12]
	ControllerCANInfo.FilteredArmatureVoltage 		= Byte2Int(MY_CAN_MOB2.Armature_voltage_MSB,MY_CAN_MOB2.Armature_voltage_LSB);
 80131fe:	4b0d      	ldr	r3, [pc, #52]	; (8013234 <Update_all_Controller_Data+0xc8>)
 8013200:	79db      	ldrb	r3, [r3, #7]
 8013202:	461a      	mov	r2, r3
 8013204:	4b0b      	ldr	r3, [pc, #44]	; (8013234 <Update_all_Controller_Data+0xc8>)
 8013206:	799b      	ldrb	r3, [r3, #6]
 8013208:	4619      	mov	r1, r3
 801320a:	4610      	mov	r0, r2
 801320c:	f008 f85a 	bl	801b2c4 <Byte2Int>
 8013210:	4603      	mov	r3, r0
 8013212:	b29a      	uxth	r2, r3
 8013214:	4b06      	ldr	r3, [pc, #24]	; (8013230 <Update_all_Controller_Data+0xc4>)
 8013216:	81da      	strh	r2, [r3, #14]

	//MOB3
	ControllerCANInfo.Firmware_revision				= MY_CAN_MOB3.Firmware_revision;
 8013218:	4b07      	ldr	r3, [pc, #28]	; (8013238 <Update_all_Controller_Data+0xcc>)
 801321a:	781a      	ldrb	r2, [r3, #0]
 801321c:	4b04      	ldr	r3, [pc, #16]	; (8013230 <Update_all_Controller_Data+0xc4>)
 801321e:	741a      	strb	r2, [r3, #16]
	ControllerCANInfo.Controller_type				= MY_CAN_MOB3.Controller_type;
 8013220:	4b05      	ldr	r3, [pc, #20]	; (8013238 <Update_all_Controller_Data+0xcc>)
 8013222:	785a      	ldrb	r2, [r3, #1]
 8013224:	4b02      	ldr	r3, [pc, #8]	; (8013230 <Update_all_Controller_Data+0xc4>)
 8013226:	745a      	strb	r2, [r3, #17]

}
 8013228:	bf00      	nop
 801322a:	bd80      	pop	{r7, pc}
 801322c:	20021350 	.word	0x20021350
 8013230:	2002133c 	.word	0x2002133c
 8013234:	20020d38 	.word	0x20020d38
 8013238:	20021480 	.word	0x20021480

0801323c <Process_ICON3_messages>:

void Process_ICON3_messages(void)
{
 801323c:	b580      	push	{r7, lr}
 801323e:	af00      	add	r7, sp, #0
	//Test if all 3 CAN MODS were received
	if(ControllerCANInfo.Control_status.MOB1_received && ControllerCANInfo.Control_status.MOB2_received && ControllerCANInfo.Control_status.MOB3_received)
 8013240:	4b21      	ldr	r3, [pc, #132]	; (80132c8 <Process_ICON3_messages+0x8c>)
 8013242:	7c9b      	ldrb	r3, [r3, #18]
 8013244:	f003 0302 	and.w	r3, r3, #2
 8013248:	b2db      	uxtb	r3, r3
 801324a:	2b00      	cmp	r3, #0
 801324c:	d027      	beq.n	801329e <Process_ICON3_messages+0x62>
 801324e:	4b1e      	ldr	r3, [pc, #120]	; (80132c8 <Process_ICON3_messages+0x8c>)
 8013250:	7c9b      	ldrb	r3, [r3, #18]
 8013252:	f003 0304 	and.w	r3, r3, #4
 8013256:	b2db      	uxtb	r3, r3
 8013258:	2b00      	cmp	r3, #0
 801325a:	d020      	beq.n	801329e <Process_ICON3_messages+0x62>
 801325c:	4b1a      	ldr	r3, [pc, #104]	; (80132c8 <Process_ICON3_messages+0x8c>)
 801325e:	7c9b      	ldrb	r3, [r3, #18]
 8013260:	f003 0308 	and.w	r3, r3, #8
 8013264:	b2db      	uxtb	r3, r3
 8013266:	2b00      	cmp	r3, #0
 8013268:	d019      	beq.n	801329e <Process_ICON3_messages+0x62>
	{
		//Update all controller variables on the system
		Update_all_Controller_Data();
 801326a:	f7ff ff7f 	bl	801316c <Update_all_Controller_Data>
		//Clear all flags
		ControllerCANInfo.Control_status.COMMS_OK = true;
 801326e:	4a16      	ldr	r2, [pc, #88]	; (80132c8 <Process_ICON3_messages+0x8c>)
 8013270:	7c93      	ldrb	r3, [r2, #18]
 8013272:	f043 0301 	orr.w	r3, r3, #1
 8013276:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB1_received = false;
 8013278:	4a13      	ldr	r2, [pc, #76]	; (80132c8 <Process_ICON3_messages+0x8c>)
 801327a:	7c93      	ldrb	r3, [r2, #18]
 801327c:	f36f 0341 	bfc	r3, #1, #1
 8013280:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB2_received = false;
 8013282:	4a11      	ldr	r2, [pc, #68]	; (80132c8 <Process_ICON3_messages+0x8c>)
 8013284:	7c93      	ldrb	r3, [r2, #18]
 8013286:	f36f 0382 	bfc	r3, #2, #1
 801328a:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.Control_status.MOB3_received = false;
 801328c:	4a0e      	ldr	r2, [pc, #56]	; (80132c8 <Process_ICON3_messages+0x8c>)
 801328e:	7c93      	ldrb	r3, [r2, #18]
 8013290:	f36f 03c3 	bfc	r3, #3, #1
 8013294:	7493      	strb	r3, [r2, #18]
		ControllerCANInfo.CAN_comms_Counter = 0;
 8013296:	4b0c      	ldr	r3, [pc, #48]	; (80132c8 <Process_ICON3_messages+0x8c>)
 8013298:	2200      	movs	r2, #0
 801329a:	74da      	strb	r2, [r3, #19]
			ControllerCANInfo.Control_status.COMMS_OK = false;
			ControllerCANInfo.CAN_comms_Counter = Allowable_CAN_Loss_Count;
			CommsLost_to_default();		//clear all data of controller
		}
	}
}
 801329c:	e011      	b.n	80132c2 <Process_ICON3_messages+0x86>
		if(ControllerCANInfo.CAN_comms_Counter++ >= Allowable_CAN_Loss_Count)
 801329e:	4b0a      	ldr	r3, [pc, #40]	; (80132c8 <Process_ICON3_messages+0x8c>)
 80132a0:	7cdb      	ldrb	r3, [r3, #19]
 80132a2:	1c5a      	adds	r2, r3, #1
 80132a4:	b2d1      	uxtb	r1, r2
 80132a6:	4a08      	ldr	r2, [pc, #32]	; (80132c8 <Process_ICON3_messages+0x8c>)
 80132a8:	74d1      	strb	r1, [r2, #19]
 80132aa:	2b13      	cmp	r3, #19
 80132ac:	d909      	bls.n	80132c2 <Process_ICON3_messages+0x86>
			ControllerCANInfo.Control_status.COMMS_OK = false;
 80132ae:	4a06      	ldr	r2, [pc, #24]	; (80132c8 <Process_ICON3_messages+0x8c>)
 80132b0:	7c93      	ldrb	r3, [r2, #18]
 80132b2:	f36f 0300 	bfc	r3, #0, #1
 80132b6:	7493      	strb	r3, [r2, #18]
			ControllerCANInfo.CAN_comms_Counter = Allowable_CAN_Loss_Count;
 80132b8:	4b03      	ldr	r3, [pc, #12]	; (80132c8 <Process_ICON3_messages+0x8c>)
 80132ba:	2214      	movs	r2, #20
 80132bc:	74da      	strb	r2, [r3, #19]
			CommsLost_to_default();		//clear all data of controller
 80132be:	f7ff ff2d 	bl	801311c <CommsLost_to_default>
}
 80132c2:	bf00      	nop
 80132c4:	bd80      	pop	{r7, pc}
 80132c6:	bf00      	nop
 80132c8:	2002133c 	.word	0x2002133c

080132cc <NVIC_SystemReset>:
{
 80132cc:	b480      	push	{r7}
 80132ce:	af00      	add	r7, sp, #0
 80132d0:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80132d4:	4905      	ldr	r1, [pc, #20]	; (80132ec <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80132d6:	4b05      	ldr	r3, [pc, #20]	; (80132ec <NVIC_SystemReset+0x20>)
 80132d8:	68db      	ldr	r3, [r3, #12]
 80132da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80132de:	4b04      	ldr	r3, [pc, #16]	; (80132f0 <NVIC_SystemReset+0x24>)
 80132e0:	4313      	orrs	r3, r2
 80132e2:	60cb      	str	r3, [r1, #12]
 80132e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 80132e8:	bf00      	nop
    __NOP();
 80132ea:	e7fd      	b.n	80132e8 <NVIC_SystemReset+0x1c>
 80132ec:	e000ed00 	.word	0xe000ed00
 80132f0:	05fa0004 	.word	0x05fa0004

080132f4 <USB_User_File_Explorer>:
 * are the required images on the disc.
 * @param  None
 * @retval None
 * ===============================================*/
void USB_User_File_Explorer(void)
{
 80132f4:	b580      	push	{r7, lr}
 80132f6:	b082      	sub	sp, #8
 80132f8:	af02      	add	r7, sp, #8
	//Now check what type of file scan is required.


	/*UPDATE IMAGES*/
	if(USB_Flags.Image_Update_Requested)
 80132fa:	4b2c      	ldr	r3, [pc, #176]	; (80133ac <USB_User_File_Explorer+0xb8>)
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d050      	beq.n	80133a4 <USB_User_File_Explorer+0xb0>
	{

		TIM3_Stop();
 8013302:	f005 fbb5 	bl	8018a70 <TIM3_Stop>
		TIM4_Stop();
 8013306:	f005 fbc7 	bl	8018a98 <TIM4_Stop>


		//Link the latest attached USB device
		FATFS_LinkDriver(&USBH_Driver, Images_Dir);
 801330a:	4929      	ldr	r1, [pc, #164]	; (80133b0 <USB_User_File_Explorer+0xbc>)
 801330c:	4829      	ldr	r0, [pc, #164]	; (80133b4 <USB_User_File_Explorer+0xc0>)
 801330e:	f7fe fbed 	bl	8011aec <FATFS_LinkDriver>

		//check images, if count is OK, allow update, else show message and stop
		if(Explore_Disk_Images(Images_Dir))
 8013312:	4827      	ldr	r0, [pc, #156]	; (80133b0 <USB_User_File_Explorer+0xbc>)
 8013314:	f000 fad0 	bl	80138b8 <Explore_Disk_Images>
 8013318:	4603      	mov	r3, r0
 801331a:	2b00      	cmp	r3, #0
 801331c:	d038      	beq.n	8013390 <USB_User_File_Explorer+0x9c>
		{
			Update_Images_SM();
 801331e:	f000 f8dd 	bl	80134dc <Update_Images_SM>
			USB_Flags.Force_Disc_Remove = true;
 8013322:	4b22      	ldr	r3, [pc, #136]	; (80133ac <USB_User_File_Explorer+0xb8>)
 8013324:	2201      	movs	r2, #1
 8013326:	711a      	strb	r2, [r3, #4]
			USB_Flags.Image_Update_Requested = false;
 8013328:	4b20      	ldr	r3, [pc, #128]	; (80133ac <USB_User_File_Explorer+0xb8>)
 801332a:	2200      	movs	r2, #0
 801332c:	701a      	strb	r2, [r3, #0]

			//Unlink the USB device associated with the latest used directory
			FATFS_UnLinkDriver(Images_Dir);
 801332e:	4820      	ldr	r0, [pc, #128]	; (80133b0 <USB_User_File_Explorer+0xbc>)
 8013330:	f7fe fc24 	bl	8011b7c <FATFS_UnLinkDriver>

			TextToScreen_SML(0, 255, "Press any button to restart and continue.", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8013334:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013338:	9300      	str	r3, [sp, #0]
 801333a:	f04f 33ff 	mov.w	r3, #4294967295
 801333e:	4a1e      	ldr	r2, [pc, #120]	; (80133b8 <USB_User_File_Explorer+0xc4>)
 8013340:	21ff      	movs	r1, #255	; 0xff
 8013342:	2000      	movs	r0, #0
 8013344:	f7fe ff32 	bl	80121ac <TextToScreen_SML>

			IO_App_Read_Inputs();
 8013348:	f7fe fd68 	bl	8011e1c <IO_App_Read_Inputs>

			while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 801334c:	e001      	b.n	8013352 <USB_User_File_Explorer+0x5e>
			{
				IO_App_Read_Inputs();
 801334e:	f7fe fd65 	bl	8011e1c <IO_App_Read_Inputs>
			while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013352:	4b1a      	ldr	r3, [pc, #104]	; (80133bc <USB_User_File_Explorer+0xc8>)
 8013354:	785b      	ldrb	r3, [r3, #1]
 8013356:	f083 0301 	eor.w	r3, r3, #1
 801335a:	b2db      	uxtb	r3, r3
 801335c:	2b00      	cmp	r3, #0
 801335e:	d014      	beq.n	801338a <USB_User_File_Explorer+0x96>
 8013360:	4b16      	ldr	r3, [pc, #88]	; (80133bc <USB_User_File_Explorer+0xc8>)
 8013362:	789b      	ldrb	r3, [r3, #2]
 8013364:	f083 0301 	eor.w	r3, r3, #1
 8013368:	b2db      	uxtb	r3, r3
 801336a:	2b00      	cmp	r3, #0
 801336c:	d00d      	beq.n	801338a <USB_User_File_Explorer+0x96>
 801336e:	4b13      	ldr	r3, [pc, #76]	; (80133bc <USB_User_File_Explorer+0xc8>)
 8013370:	78db      	ldrb	r3, [r3, #3]
 8013372:	f083 0301 	eor.w	r3, r3, #1
 8013376:	b2db      	uxtb	r3, r3
 8013378:	2b00      	cmp	r3, #0
 801337a:	d006      	beq.n	801338a <USB_User_File_Explorer+0x96>
 801337c:	4b0f      	ldr	r3, [pc, #60]	; (80133bc <USB_User_File_Explorer+0xc8>)
 801337e:	791b      	ldrb	r3, [r3, #4]
 8013380:	f083 0301 	eor.w	r3, r3, #1
 8013384:	b2db      	uxtb	r3, r3
 8013386:	2b00      	cmp	r3, #0
 8013388:	d1e1      	bne.n	801334e <USB_User_File_Explorer+0x5a>
			}
NVIC_SystemReset();
 801338a:	f7ff ff9f 	bl	80132cc <NVIC_SystemReset>
			USB_Flags.Force_Disc_Remove = true;
			TIM3_Start();
			TIM4_Start();
		}
	}
}
 801338e:	e009      	b.n	80133a4 <USB_User_File_Explorer+0xb0>
			USB_Flags.Image_Update_Requested = false;
 8013390:	4b06      	ldr	r3, [pc, #24]	; (80133ac <USB_User_File_Explorer+0xb8>)
 8013392:	2200      	movs	r2, #0
 8013394:	701a      	strb	r2, [r3, #0]
			USB_Flags.Force_Disc_Remove = true;
 8013396:	4b05      	ldr	r3, [pc, #20]	; (80133ac <USB_User_File_Explorer+0xb8>)
 8013398:	2201      	movs	r2, #1
 801339a:	711a      	strb	r2, [r3, #4]
			TIM3_Start();
 801339c:	f005 fb72 	bl	8018a84 <TIM3_Start>
			TIM4_Start();
 80133a0:	f005 fb84 	bl	8018aac <TIM4_Start>
}
 80133a4:	bf00      	nop
 80133a6:	46bd      	mov	sp, r7
 80133a8:	bd80      	pop	{r7, pc}
 80133aa:	bf00      	nop
 80133ac:	20021430 	.word	0x20021430
 80133b0:	0801f784 	.word	0x0801f784
 80133b4:	080239f4 	.word	0x080239f4
 80133b8:	0801f798 	.word	0x0801f798
 80133bc:	20021510 	.word	0x20021510

080133c0 <App_USB_SM>:
 * Flash Disk is ready, start exploring Flash Disk.
 * @param  None
 * @retval None
 * ===============================================*/
void App_USB_SM(void)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	af00      	add	r7, sp, #0
	if(Appli_state == APPLICATION_READY)
 80133c4:	4b07      	ldr	r3, [pc, #28]	; (80133e4 <App_USB_SM+0x24>)
 80133c6:	781b      	ldrb	r3, [r3, #0]
 80133c8:	2b02      	cmp	r3, #2
 80133ca:	d105      	bne.n	80133d8 <App_USB_SM+0x18>
	{
		USB_Flags.USB_OK = true;
 80133cc:	4b06      	ldr	r3, [pc, #24]	; (80133e8 <App_USB_SM+0x28>)
 80133ce:	2201      	movs	r2, #1
 80133d0:	721a      	strb	r2, [r3, #8]
		USB_User_File_Explorer();
 80133d2:	f7ff ff8f 	bl	80132f4 <USB_User_File_Explorer>
	}
	else
		USB_Flags.USB_OK = false;
}
 80133d6:	e002      	b.n	80133de <App_USB_SM+0x1e>
		USB_Flags.USB_OK = false;
 80133d8:	4b03      	ldr	r3, [pc, #12]	; (80133e8 <App_USB_SM+0x28>)
 80133da:	2200      	movs	r2, #0
 80133dc:	721a      	strb	r2, [r3, #8]
}
 80133de:	bf00      	nop
 80133e0:	bd80      	pop	{r7, pc}
 80133e2:	bf00      	nop
 80133e4:	20020a4c 	.word	0x20020a4c
 80133e8:	20021430 	.word	0x20021430

080133ec <NVIC_SystemReset>:
{
 80133ec:	b480      	push	{r7}
 80133ee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80133f0:	f3bf 8f4f 	dsb	sy
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80133f4:	4905      	ldr	r1, [pc, #20]	; (801340c <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80133f6:	4b05      	ldr	r3, [pc, #20]	; (801340c <NVIC_SystemReset+0x20>)
 80133f8:	68db      	ldr	r3, [r3, #12]
 80133fa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80133fe:	4b04      	ldr	r3, [pc, #16]	; (8013410 <NVIC_SystemReset+0x24>)
 8013400:	4313      	orrs	r3, r2
 8013402:	60cb      	str	r3, [r1, #12]
 8013404:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 8013408:	bf00      	nop
    __NOP();
 801340a:	e7fd      	b.n	8013408 <NVIC_SystemReset+0x1c>
 801340c:	e000ed00 	.word	0xe000ed00
 8013410:	05fa0004 	.word	0x05fa0004

08013414 <Wait_Response_than_Restart>:
void Flash_Erase_Blocks (uint8_t Blocks);

//=== Functions ===

void Wait_Response_than_Restart(void)
{
 8013414:	b580      	push	{r7, lr}
 8013416:	af00      	add	r7, sp, #0
	while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 8013418:	e001      	b.n	801341e <Wait_Response_than_Restart+0xa>
	{
		IO_App_Read_Inputs();
 801341a:	f7fe fcff 	bl	8011e1c <IO_App_Read_Inputs>
	while((!Input_Flags.Button_1) && (!Input_Flags.Button_2)&& (!Input_Flags.Button_3)&& (!Input_Flags.Button_4))
 801341e:	4b10      	ldr	r3, [pc, #64]	; (8013460 <Wait_Response_than_Restart+0x4c>)
 8013420:	785b      	ldrb	r3, [r3, #1]
 8013422:	f083 0301 	eor.w	r3, r3, #1
 8013426:	b2db      	uxtb	r3, r3
 8013428:	2b00      	cmp	r3, #0
 801342a:	d014      	beq.n	8013456 <Wait_Response_than_Restart+0x42>
 801342c:	4b0c      	ldr	r3, [pc, #48]	; (8013460 <Wait_Response_than_Restart+0x4c>)
 801342e:	789b      	ldrb	r3, [r3, #2]
 8013430:	f083 0301 	eor.w	r3, r3, #1
 8013434:	b2db      	uxtb	r3, r3
 8013436:	2b00      	cmp	r3, #0
 8013438:	d00d      	beq.n	8013456 <Wait_Response_than_Restart+0x42>
 801343a:	4b09      	ldr	r3, [pc, #36]	; (8013460 <Wait_Response_than_Restart+0x4c>)
 801343c:	78db      	ldrb	r3, [r3, #3]
 801343e:	f083 0301 	eor.w	r3, r3, #1
 8013442:	b2db      	uxtb	r3, r3
 8013444:	2b00      	cmp	r3, #0
 8013446:	d006      	beq.n	8013456 <Wait_Response_than_Restart+0x42>
 8013448:	4b05      	ldr	r3, [pc, #20]	; (8013460 <Wait_Response_than_Restart+0x4c>)
 801344a:	791b      	ldrb	r3, [r3, #4]
 801344c:	f083 0301 	eor.w	r3, r3, #1
 8013450:	b2db      	uxtb	r3, r3
 8013452:	2b00      	cmp	r3, #0
 8013454:	d1e1      	bne.n	801341a <Wait_Response_than_Restart+0x6>
	}

	NVIC_SystemReset();
 8013456:	f7ff ffc9 	bl	80133ec <NVIC_SystemReset>
}
 801345a:	bf00      	nop
 801345c:	bd80      	pop	{r7, pc}
 801345e:	bf00      	nop
 8013460:	20021510 	.word	0x20021510

08013464 <Flash_Erase_Blocks>:
 * @brief  Erase blocks in Flash
 * @param  Blocks - number of blocks to be erased starting from block 0.
 * @retval None
  ===============================================*/
void Flash_Erase_Blocks (uint8_t blocks)
{
 8013464:	b580      	push	{r7, lr}
 8013466:	b094      	sub	sp, #80	; 0x50
 8013468:	af04      	add	r7, sp, #16
 801346a:	4603      	mov	r3, r0
 801346c:	71fb      	strb	r3, [r7, #7]
	char progress[50];
	uint32_t start_Addr;

	start_Addr = NOR_BLOCK_0;
 801346e:	2300      	movs	r3, #0
 8013470:	63fb      	str	r3, [r7, #60]	; 0x3c

	for(uint8_t i = 0; i < blocks; i++)
 8013472:	2300      	movs	r3, #0
 8013474:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8013478:	e023      	b.n	80134c2 <Flash_Erase_Blocks+0x5e>
	{

		sprintf(progress,"             Erasing Block %d / %d              ", i,blocks);
 801347a:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 801347e:	79fb      	ldrb	r3, [r7, #7]
 8013480:	f107 0008 	add.w	r0, r7, #8
 8013484:	4913      	ldr	r1, [pc, #76]	; (80134d4 <Flash_Erase_Blocks+0x70>)
 8013486:	f009 fb8d 	bl	801cba4 <sprintf>
		TextToScreen(0, 255, progress,CENTER_MODE , LCD_COLOR_WHITE,LCD_COLOR_BLACK,Text_Small);
 801348a:	f107 0208 	add.w	r2, r7, #8
 801348e:	2301      	movs	r3, #1
 8013490:	9302      	str	r3, [sp, #8]
 8013492:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013496:	9301      	str	r3, [sp, #4]
 8013498:	f04f 33ff 	mov.w	r3, #4294967295
 801349c:	9300      	str	r3, [sp, #0]
 801349e:	2301      	movs	r3, #1
 80134a0:	21ff      	movs	r1, #255	; 0xff
 80134a2:	2000      	movs	r0, #0
 80134a4:	f7fe fe40 	bl	8012128 <TextToScreen>
		S29GL01GS_EraseBlock(&S29GL01GS, start_Addr);
 80134a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80134aa:	480b      	ldr	r0, [pc, #44]	; (80134d8 <Flash_Erase_Blocks+0x74>)
 80134ac:	f004 fe0e 	bl	80180cc <S29GL01GS_EraseBlock>
		start_Addr += 0x20000;
 80134b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80134b2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80134b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(uint8_t i = 0; i < blocks; i++)
 80134b8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80134bc:	3301      	adds	r3, #1
 80134be:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80134c2:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80134c6:	79fb      	ldrb	r3, [r7, #7]
 80134c8:	429a      	cmp	r2, r3
 80134ca:	d3d6      	bcc.n	801347a <Flash_Erase_Blocks+0x16>
	}
}
 80134cc:	bf00      	nop
 80134ce:	3740      	adds	r7, #64	; 0x40
 80134d0:	46bd      	mov	sp, r7
 80134d2:	bd80      	pop	{r7, pc}
 80134d4:	0801f7c8 	.word	0x0801f7c8
 80134d8:	20031da4 	.word	0x20031da4

080134dc <Update_Images_SM>:
 * correct and wait for user input.
 * @param  None
 * @retval None
  ===============================================*/
void Update_Images_SM(void)
{
 80134dc:	b580      	push	{r7, lr}
 80134de:	b090      	sub	sp, #64	; 0x40
 80134e0:	af04      	add	r7, sp, #16
	uint8_t image_Count = 0;
 80134e2:	2300      	movs	r3, #0
 80134e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char Feedback_buf[30] = {0};
 80134e8:	1d3b      	adds	r3, r7, #4
 80134ea:	221e      	movs	r2, #30
 80134ec:	2100      	movs	r1, #0
 80134ee:	4618      	mov	r0, r3
 80134f0:	f009 fb33 	bl	801cb5a <memset>

	// === Validate and count number of images on Flash ===

	for(int i = 1; i <= Number_Of_Images; i++)
 80134f4:	2301      	movs	r3, #1
 80134f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80134f8:	e024      	b.n	8013544 <Update_Images_SM+0x68>
	{
		void *Image_Location = (void*)(Bank1_NOR1_ADDR + image[i].address);
 80134fa:	4ab3      	ldr	r2, [pc, #716]	; (80137c8 <Update_Images_SM+0x2ec>)
 80134fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134fe:	011b      	lsls	r3, r3, #4
 8013500:	4413      	add	r3, r2
 8013502:	3308      	adds	r3, #8
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 801350a:	627b      	str	r3, [r7, #36]	; 0x24

		if(BSP_LCD_ValidateBitmap(image[i].X_size, image[i].Y_size, Image_Location))
 801350c:	4aae      	ldr	r2, [pc, #696]	; (80137c8 <Update_Images_SM+0x2ec>)
 801350e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013510:	011b      	lsls	r3, r3, #4
 8013512:	4413      	add	r3, r2
 8013514:	3304      	adds	r3, #4
 8013516:	881b      	ldrh	r3, [r3, #0]
 8013518:	4618      	mov	r0, r3
 801351a:	4aab      	ldr	r2, [pc, #684]	; (80137c8 <Update_Images_SM+0x2ec>)
 801351c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801351e:	011b      	lsls	r3, r3, #4
 8013520:	4413      	add	r3, r2
 8013522:	3306      	adds	r3, #6
 8013524:	881b      	ldrh	r3, [r3, #0]
 8013526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013528:	4619      	mov	r1, r3
 801352a:	f002 fcf7 	bl	8015f1c <BSP_LCD_ValidateBitmap>
 801352e:	4603      	mov	r3, r0
 8013530:	2b00      	cmp	r3, #0
 8013532:	d004      	beq.n	801353e <Update_Images_SM+0x62>
		{
			image_Count++;
 8013534:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013538:	3301      	adds	r3, #1
 801353a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(int i = 1; i <= Number_Of_Images; i++)
 801353e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013540:	3301      	adds	r3, #1
 8013542:	62bb      	str	r3, [r7, #40]	; 0x28
 8013544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013546:	2b01      	cmp	r3, #1
 8013548:	ddd7      	ble.n	80134fa <Update_Images_SM+0x1e>
		}
	}

	BSP_LCD_Clear(LCD_COLOR_BLACK);
 801354a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 801354e:	f002 fb25 	bl	8015b9c <BSP_LCD_Clear>
	HAL_Delay(1);
 8013552:	2001      	movs	r0, #1
 8013554:	f7ed fd42 	bl	8000fdc <HAL_Delay>

	sprintf(Feedback_buf, "%d / %d images in flash", image_Count, Number_Of_Images);
 8013558:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801355c:	1d38      	adds	r0, r7, #4
 801355e:	2301      	movs	r3, #1
 8013560:	499a      	ldr	r1, [pc, #616]	; (80137cc <Update_Images_SM+0x2f0>)
 8013562:	f009 fb1f 	bl	801cba4 <sprintf>
	TextToScreen(0, 165, Feedback_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013566:	1d3a      	adds	r2, r7, #4
 8013568:	2301      	movs	r3, #1
 801356a:	9302      	str	r3, [sp, #8]
 801356c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013570:	9301      	str	r3, [sp, #4]
 8013572:	f04f 33ff 	mov.w	r3, #4294967295
 8013576:	9300      	str	r3, [sp, #0]
 8013578:	2301      	movs	r3, #1
 801357a:	21a5      	movs	r1, #165	; 0xa5
 801357c:	2000      	movs	r0, #0
 801357e:	f7fe fdd3 	bl	8012128 <TextToScreen>
	 * if flash image count is less than the total number
	 * image required on the unit and not equal to zero
	 * ask if the user wants to append the new images,
	 * erase and update all or restart.
	 * ================================================*/
	if((image_Count != Number_Of_Images) && (image_Count != 0))
 8013582:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013586:	2b01      	cmp	r3, #1
 8013588:	d05d      	beq.n	8013646 <Update_Images_SM+0x16a>
 801358a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801358e:	2b00      	cmp	r3, #0
 8013590:	d059      	beq.n	8013646 <Update_Images_SM+0x16a>
	{
		TextToScreen_SML(0, 255, "Append new images, or erase and update all? ", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8013592:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013596:	9300      	str	r3, [sp, #0]
 8013598:	f04f 33ff 	mov.w	r3, #4294967295
 801359c:	4a8c      	ldr	r2, [pc, #560]	; (80137d0 <Update_Images_SM+0x2f4>)
 801359e:	21ff      	movs	r1, #255	; 0xff
 80135a0:	2000      	movs	r0, #0
 80135a2:	f7fe fe03 	bl	80121ac <TextToScreen_SML>

		TextToScreen(BSP_LCD_X_Size-200,BSP_LCD_Y_Size-100,"APPEND >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 80135a6:	4b8b      	ldr	r3, [pc, #556]	; (80137d4 <Update_Images_SM+0x2f8>)
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	3bc8      	subs	r3, #200	; 0xc8
 80135ac:	4618      	mov	r0, r3
 80135ae:	4b8a      	ldr	r3, [pc, #552]	; (80137d8 <Update_Images_SM+0x2fc>)
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	3b64      	subs	r3, #100	; 0x64
 80135b4:	4619      	mov	r1, r3
 80135b6:	2303      	movs	r3, #3
 80135b8:	9302      	str	r3, [sp, #8]
 80135ba:	f04f 33ff 	mov.w	r3, #4294967295
 80135be:	9301      	str	r3, [sp, #4]
 80135c0:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80135c4:	9300      	str	r3, [sp, #0]
 80135c6:	2303      	movs	r3, #3
 80135c8:	4a84      	ldr	r2, [pc, #528]	; (80137dc <Update_Images_SM+0x300>)
 80135ca:	f7fe fdad 	bl	8012128 <TextToScreen>
		TextToScreen(BSP_LCD_X_Size-150,100,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 80135ce:	4b81      	ldr	r3, [pc, #516]	; (80137d4 <Update_Images_SM+0x2f8>)
 80135d0:	681b      	ldr	r3, [r3, #0]
 80135d2:	3b96      	subs	r3, #150	; 0x96
 80135d4:	4618      	mov	r0, r3
 80135d6:	2303      	movs	r3, #3
 80135d8:	9302      	str	r3, [sp, #8]
 80135da:	f04f 33ff 	mov.w	r3, #4294967295
 80135de:	9301      	str	r3, [sp, #4]
 80135e0:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80135e4:	9300      	str	r3, [sp, #0]
 80135e6:	2303      	movs	r3, #3
 80135e8:	4a7d      	ldr	r2, [pc, #500]	; (80137e0 <Update_Images_SM+0x304>)
 80135ea:	2164      	movs	r1, #100	; 0x64
 80135ec:	f7fe fd9c 	bl	8012128 <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 80135f0:	e001      	b.n	80135f6 <Update_Images_SM+0x11a>
		{
			IO_App_Read_Inputs();
 80135f2:	f7fe fc13 	bl	8011e1c <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 80135f6:	4b7b      	ldr	r3, [pc, #492]	; (80137e4 <Update_Images_SM+0x308>)
 80135f8:	785b      	ldrb	r3, [r3, #1]
 80135fa:	f083 0301 	eor.w	r3, r3, #1
 80135fe:	b2db      	uxtb	r3, r3
 8013600:	2b00      	cmp	r3, #0
 8013602:	d006      	beq.n	8013612 <Update_Images_SM+0x136>
 8013604:	4b77      	ldr	r3, [pc, #476]	; (80137e4 <Update_Images_SM+0x308>)
 8013606:	78db      	ldrb	r3, [r3, #3]
 8013608:	f083 0301 	eor.w	r3, r3, #1
 801360c:	b2db      	uxtb	r3, r3
 801360e:	2b00      	cmp	r3, #0
 8013610:	d1ef      	bne.n	80135f2 <Update_Images_SM+0x116>
		}

		if(Input_Flags.Button_1)
 8013612:	4b74      	ldr	r3, [pc, #464]	; (80137e4 <Update_Images_SM+0x308>)
 8013614:	785b      	ldrb	r3, [r3, #1]
 8013616:	2b00      	cmp	r3, #0
 8013618:	f000 809b 	beq.w	8013752 <Update_Images_SM+0x276>
		{
			TextToScreen(0, 225, "Erasing flash. . .", CENTER_MODE, LCD_COLOR_WHITE,LCD_COLOR_BLACK,Text_Small);
 801361c:	2301      	movs	r3, #1
 801361e:	9302      	str	r3, [sp, #8]
 8013620:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013624:	9301      	str	r3, [sp, #4]
 8013626:	f04f 33ff 	mov.w	r3, #4294967295
 801362a:	9300      	str	r3, [sp, #0]
 801362c:	2301      	movs	r3, #1
 801362e:	4a6e      	ldr	r2, [pc, #440]	; (80137e8 <Update_Images_SM+0x30c>)
 8013630:	21e1      	movs	r1, #225	; 0xe1
 8013632:	2000      	movs	r0, #0
 8013634:	f7fe fd78 	bl	8012128 <TextToScreen>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 8013638:	20c8      	movs	r0, #200	; 0xc8
 801363a:	f7ff ff13 	bl	8013464 <Flash_Erase_Blocks>
			image_Count = 0;
 801363e:	2300      	movs	r3, #0
 8013640:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(Input_Flags.Button_1)
 8013644:	e085      	b.n	8013752 <Update_Images_SM+0x276>
	/* =================================================
	 * if flash image count is less than the total number
	 * image required on the unit and equal to zero
	 * ask if the user erase and update all or restart.
	 * ================================================*/
	else if((image_Count != Number_Of_Images) && (image_Count == 0))
 8013646:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801364a:	2b01      	cmp	r3, #1
 801364c:	d065      	beq.n	801371a <Update_Images_SM+0x23e>
 801364e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013652:	2b00      	cmp	r3, #0
 8013654:	d161      	bne.n	801371a <Update_Images_SM+0x23e>
	{
		TextToScreen(0, 255, "Restart, or erase and update all? ",CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013656:	2301      	movs	r3, #1
 8013658:	9302      	str	r3, [sp, #8]
 801365a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801365e:	9301      	str	r3, [sp, #4]
 8013660:	f04f 33ff 	mov.w	r3, #4294967295
 8013664:	9300      	str	r3, [sp, #0]
 8013666:	2301      	movs	r3, #1
 8013668:	4a60      	ldr	r2, [pc, #384]	; (80137ec <Update_Images_SM+0x310>)
 801366a:	21ff      	movs	r1, #255	; 0xff
 801366c:	2000      	movs	r0, #0
 801366e:	f7fe fd5b 	bl	8012128 <TextToScreen>


		TextToScreen(BSP_LCD_X_Size-200,BSP_LCD_Y_Size-100," RESTART >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 8013672:	4b58      	ldr	r3, [pc, #352]	; (80137d4 <Update_Images_SM+0x2f8>)
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	3bc8      	subs	r3, #200	; 0xc8
 8013678:	4618      	mov	r0, r3
 801367a:	4b57      	ldr	r3, [pc, #348]	; (80137d8 <Update_Images_SM+0x2fc>)
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	3b64      	subs	r3, #100	; 0x64
 8013680:	4619      	mov	r1, r3
 8013682:	2303      	movs	r3, #3
 8013684:	9302      	str	r3, [sp, #8]
 8013686:	f04f 33ff 	mov.w	r3, #4294967295
 801368a:	9301      	str	r3, [sp, #4]
 801368c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013690:	9300      	str	r3, [sp, #0]
 8013692:	2303      	movs	r3, #3
 8013694:	4a56      	ldr	r2, [pc, #344]	; (80137f0 <Update_Images_SM+0x314>)
 8013696:	f7fe fd47 	bl	8012128 <TextToScreen>
		TextToScreen(BSP_LCD_X_Size-150,100,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 801369a:	4b4e      	ldr	r3, [pc, #312]	; (80137d4 <Update_Images_SM+0x2f8>)
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	3b96      	subs	r3, #150	; 0x96
 80136a0:	4618      	mov	r0, r3
 80136a2:	2303      	movs	r3, #3
 80136a4:	9302      	str	r3, [sp, #8]
 80136a6:	f04f 33ff 	mov.w	r3, #4294967295
 80136aa:	9301      	str	r3, [sp, #4]
 80136ac:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80136b0:	9300      	str	r3, [sp, #0]
 80136b2:	2303      	movs	r3, #3
 80136b4:	4a4a      	ldr	r2, [pc, #296]	; (80137e0 <Update_Images_SM+0x304>)
 80136b6:	2164      	movs	r1, #100	; 0x64
 80136b8:	f7fe fd36 	bl	8012128 <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 80136bc:	e001      	b.n	80136c2 <Update_Images_SM+0x1e6>
		{
			IO_App_Read_Inputs();
 80136be:	f7fe fbad 	bl	8011e1c <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 80136c2:	4b48      	ldr	r3, [pc, #288]	; (80137e4 <Update_Images_SM+0x308>)
 80136c4:	785b      	ldrb	r3, [r3, #1]
 80136c6:	f083 0301 	eor.w	r3, r3, #1
 80136ca:	b2db      	uxtb	r3, r3
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d006      	beq.n	80136de <Update_Images_SM+0x202>
 80136d0:	4b44      	ldr	r3, [pc, #272]	; (80137e4 <Update_Images_SM+0x308>)
 80136d2:	791b      	ldrb	r3, [r3, #4]
 80136d4:	f083 0301 	eor.w	r3, r3, #1
 80136d8:	b2db      	uxtb	r3, r3
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d1ef      	bne.n	80136be <Update_Images_SM+0x1e2>
		}

		if(Input_Flags.Button_1)
 80136de:	4b41      	ldr	r3, [pc, #260]	; (80137e4 <Update_Images_SM+0x308>)
 80136e0:	785b      	ldrb	r3, [r3, #1]
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d016      	beq.n	8013714 <Update_Images_SM+0x238>
		{
			TextToScreen_SML (0, 225, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 80136e6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80136ea:	9300      	str	r3, [sp, #0]
 80136ec:	f04f 33ff 	mov.w	r3, #4294967295
 80136f0:	4a40      	ldr	r2, [pc, #256]	; (80137f4 <Update_Images_SM+0x318>)
 80136f2:	21e1      	movs	r1, #225	; 0xe1
 80136f4:	2000      	movs	r0, #0
 80136f6:	f7fe fd59 	bl	80121ac <TextToScreen_SML>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 80136fa:	20c8      	movs	r0, #200	; 0xc8
 80136fc:	f7ff feb2 	bl	8013464 <Flash_Erase_Blocks>
			Image_Browser(Images_Dir, image_Count);
 8013700:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013704:	4619      	mov	r1, r3
 8013706:	483c      	ldr	r0, [pc, #240]	; (80137f8 <Update_Images_SM+0x31c>)
 8013708:	f000 f9b4 	bl	8013a74 <Image_Browser>
			image_Count = 0;
 801370c:	2300      	movs	r3, #0
 801370e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(Input_Flags.Button_1)
 8013712:	e01e      	b.n	8013752 <Update_Images_SM+0x276>
		}
		else
		{
			/* Software reset */
			NVIC_SystemReset();
 8013714:	f7ff fe6a 	bl	80133ec <NVIC_SystemReset>
		if(Input_Flags.Button_1)
 8013718:	e01b      	b.n	8013752 <Update_Images_SM+0x276>
	 * image required on the unit and equal to zero no
	 * images are required.
	 * ================================================*/
	else
	{
		TextToScreen_SML (0, 195, "No images are required                 ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 801371a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801371e:	9300      	str	r3, [sp, #0]
 8013720:	f04f 33ff 	mov.w	r3, #4294967295
 8013724:	4a35      	ldr	r2, [pc, #212]	; (80137fc <Update_Images_SM+0x320>)
 8013726:	21c3      	movs	r1, #195	; 0xc3
 8013728:	2000      	movs	r0, #0
 801372a:	f7fe fd3f 	bl	80121ac <TextToScreen_SML>
		TextToScreen_SML (0, 225, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 801372e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013732:	9300      	str	r3, [sp, #0]
 8013734:	f04f 33ff 	mov.w	r3, #4294967295
 8013738:	4a2e      	ldr	r2, [pc, #184]	; (80137f4 <Update_Images_SM+0x318>)
 801373a:	21e1      	movs	r1, #225	; 0xe1
 801373c:	2000      	movs	r0, #0
 801373e:	f7fe fd35 	bl	80121ac <TextToScreen_SML>

		//Erase blocks in flash
		Flash_Erase_Blocks(200);
 8013742:	20c8      	movs	r0, #200	; 0xc8
 8013744:	f7ff fe8e 	bl	8013464 <Flash_Erase_Blocks>
		image_Count = 0;
 8013748:	2300      	movs	r3, #0
 801374a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		Wait_Response_than_Restart();
 801374e:	f7ff fe61 	bl	8013414 <Wait_Response_than_Restart>
	}



	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8013752:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8013756:	f002 fa21 	bl	8015b9c <BSP_LCD_Clear>

	TextToScreen_SML (0, 255, "Updating Images!          ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 801375a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801375e:	9300      	str	r3, [sp, #0]
 8013760:	f04f 33ff 	mov.w	r3, #4294967295
 8013764:	4a26      	ldr	r2, [pc, #152]	; (8013800 <Update_Images_SM+0x324>)
 8013766:	21ff      	movs	r1, #255	; 0xff
 8013768:	2000      	movs	r0, #0
 801376a:	f7fe fd1f 	bl	80121ac <TextToScreen_SML>


	if(image_Count == Number_Of_Images)
 801376e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013772:	2b01      	cmp	r3, #1
 8013774:	f040 8094 	bne.w	80138a0 <Update_Images_SM+0x3c4>
	{
		TextToScreen_SML(0, 255, "Restart, or erase and update all? ", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 8013778:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801377c:	9300      	str	r3, [sp, #0]
 801377e:	f04f 33ff 	mov.w	r3, #4294967295
 8013782:	4a1a      	ldr	r2, [pc, #104]	; (80137ec <Update_Images_SM+0x310>)
 8013784:	21ff      	movs	r1, #255	; 0xff
 8013786:	2000      	movs	r0, #0
 8013788:	f7fe fd10 	bl	80121ac <TextToScreen_SML>

		TextToScreen(1,30,"< RESTART", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 801378c:	2303      	movs	r3, #3
 801378e:	9302      	str	r3, [sp, #8]
 8013790:	f04f 33ff 	mov.w	r3, #4294967295
 8013794:	9301      	str	r3, [sp, #4]
 8013796:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801379a:	9300      	str	r3, [sp, #0]
 801379c:	2303      	movs	r3, #3
 801379e:	4a19      	ldr	r2, [pc, #100]	; (8013804 <Update_Images_SM+0x328>)
 80137a0:	211e      	movs	r1, #30
 80137a2:	2001      	movs	r0, #1
 80137a4:	f7fe fcc0 	bl	8012128 <TextToScreen>
		TextToScreen(360,30,"ERASE >", LEFT_MODE, LCD_COLOR_BLACK, LCD_COLOR_WHITE, Text_Large);
 80137a8:	2303      	movs	r3, #3
 80137aa:	9302      	str	r3, [sp, #8]
 80137ac:	f04f 33ff 	mov.w	r3, #4294967295
 80137b0:	9301      	str	r3, [sp, #4]
 80137b2:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 80137b6:	9300      	str	r3, [sp, #0]
 80137b8:	2303      	movs	r3, #3
 80137ba:	4a09      	ldr	r2, [pc, #36]	; (80137e0 <Update_Images_SM+0x304>)
 80137bc:	211e      	movs	r1, #30
 80137be:	f44f 70b4 	mov.w	r0, #360	; 0x168
 80137c2:	f7fe fcb1 	bl	8012128 <TextToScreen>

		//wait for response
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 80137c6:	e021      	b.n	801380c <Update_Images_SM+0x330>
 80137c8:	080239d4 	.word	0x080239d4
 80137cc:	0801f7fc 	.word	0x0801f7fc
 80137d0:	0801f814 	.word	0x0801f814
 80137d4:	20021380 	.word	0x20021380
 80137d8:	20021408 	.word	0x20021408
 80137dc:	0801f844 	.word	0x0801f844
 80137e0:	0801f850 	.word	0x0801f850
 80137e4:	20021510 	.word	0x20021510
 80137e8:	0801f858 	.word	0x0801f858
 80137ec:	0801f86c 	.word	0x0801f86c
 80137f0:	0801f890 	.word	0x0801f890
 80137f4:	0801f89c 	.word	0x0801f89c
 80137f8:	0801f8c4 	.word	0x0801f8c4
 80137fc:	0801f8d8 	.word	0x0801f8d8
 8013800:	0801f900 	.word	0x0801f900
 8013804:	0801f91c 	.word	0x0801f91c
		{
			IO_App_Read_Inputs();
 8013808:	f7fe fb08 	bl	8011e1c <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_3))
 801380c:	4b26      	ldr	r3, [pc, #152]	; (80138a8 <Update_Images_SM+0x3cc>)
 801380e:	785b      	ldrb	r3, [r3, #1]
 8013810:	f083 0301 	eor.w	r3, r3, #1
 8013814:	b2db      	uxtb	r3, r3
 8013816:	2b00      	cmp	r3, #0
 8013818:	d006      	beq.n	8013828 <Update_Images_SM+0x34c>
 801381a:	4b23      	ldr	r3, [pc, #140]	; (80138a8 <Update_Images_SM+0x3cc>)
 801381c:	78db      	ldrb	r3, [r3, #3]
 801381e:	f083 0301 	eor.w	r3, r3, #1
 8013822:	b2db      	uxtb	r3, r3
 8013824:	2b00      	cmp	r3, #0
 8013826:	d1ef      	bne.n	8013808 <Update_Images_SM+0x32c>
		}

		if(Input_Flags.Button_1)
 8013828:	4b1f      	ldr	r3, [pc, #124]	; (80138a8 <Update_Images_SM+0x3cc>)
 801382a:	785b      	ldrb	r3, [r3, #1]
 801382c:	2b00      	cmp	r3, #0
 801382e:	d010      	beq.n	8013852 <Update_Images_SM+0x376>
		{
			TextToScreen_SML (0, 255, "Erasing flash. . .                     ",LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8013830:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013834:	9300      	str	r3, [sp, #0]
 8013836:	f04f 33ff 	mov.w	r3, #4294967295
 801383a:	4a1c      	ldr	r2, [pc, #112]	; (80138ac <Update_Images_SM+0x3d0>)
 801383c:	21ff      	movs	r1, #255	; 0xff
 801383e:	2000      	movs	r0, #0
 8013840:	f7fe fcb4 	bl	80121ac <TextToScreen_SML>

			//Erase blocks in flash
			Flash_Erase_Blocks(200);
 8013844:	20c8      	movs	r0, #200	; 0xc8
 8013846:	f7ff fe0d 	bl	8013464 <Flash_Erase_Blocks>

			image_Count = 0;
 801384a:	2300      	movs	r3, #0
 801384c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013850:	e001      	b.n	8013856 <Update_Images_SM+0x37a>
		}
		else
		{
			/* Software reset */
			NVIC_SystemReset();
 8013852:	f7ff fdcb 	bl	80133ec <NVIC_SystemReset>
		}
		Image_Browser(Images_Dir, image_Count);
 8013856:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801385a:	4619      	mov	r1, r3
 801385c:	4814      	ldr	r0, [pc, #80]	; (80138b0 <Update_Images_SM+0x3d4>)
 801385e:	f000 f909 	bl	8013a74 <Image_Browser>

		TextToScreen(0, 255, "Press any key to restart the unit. ",CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Large);
 8013862:	2303      	movs	r3, #3
 8013864:	9302      	str	r3, [sp, #8]
 8013866:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801386a:	9301      	str	r3, [sp, #4]
 801386c:	f04f 33ff 	mov.w	r3, #4294967295
 8013870:	9300      	str	r3, [sp, #0]
 8013872:	2301      	movs	r3, #1
 8013874:	4a0f      	ldr	r2, [pc, #60]	; (80138b4 <Update_Images_SM+0x3d8>)
 8013876:	21ff      	movs	r1, #255	; 0xff
 8013878:	2000      	movs	r0, #0
 801387a:	f7fe fc55 	bl	8012128 <TextToScreen>

		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 801387e:	e001      	b.n	8013884 <Update_Images_SM+0x3a8>
		{
			IO_App_Read_Inputs();
 8013880:	f7fe facc 	bl	8011e1c <IO_App_Read_Inputs>
		while((!Input_Flags.Button_1) && (!Input_Flags.Button_4))
 8013884:	4b08      	ldr	r3, [pc, #32]	; (80138a8 <Update_Images_SM+0x3cc>)
 8013886:	785b      	ldrb	r3, [r3, #1]
 8013888:	f083 0301 	eor.w	r3, r3, #1
 801388c:	b2db      	uxtb	r3, r3
 801388e:	2b00      	cmp	r3, #0
 8013890:	d006      	beq.n	80138a0 <Update_Images_SM+0x3c4>
 8013892:	4b05      	ldr	r3, [pc, #20]	; (80138a8 <Update_Images_SM+0x3cc>)
 8013894:	791b      	ldrb	r3, [r3, #4]
 8013896:	f083 0301 	eor.w	r3, r3, #1
 801389a:	b2db      	uxtb	r3, r3
 801389c:	2b00      	cmp	r3, #0
 801389e:	d1ef      	bne.n	8013880 <Update_Images_SM+0x3a4>
	}
	else
	{

	}
}
 80138a0:	bf00      	nop
 80138a2:	3730      	adds	r7, #48	; 0x30
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}
 80138a8:	20021510 	.word	0x20021510
 80138ac:	0801f89c 	.word	0x0801f89c
 80138b0:	0801f8c4 	.word	0x0801f8c4
 80138b4:	0801f928 	.word	0x0801f928

080138b8 <Explore_Disk_Images>:
 * @brief  explore disk content
 * @param  path: pointer to root path
 * @retval None
  ===============================================*/
bool Explore_Disk_Images(char* path)
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	f5ad 7d5a 	sub.w	sp, sp, #872	; 0x368
 80138be:	af00      	add	r7, sp, #0
 80138c0:	1d3b      	adds	r3, r7, #4
 80138c2:	6018      	str	r0, [r3, #0]
	FRESULT res;
	FILINFO fno;
	FATFS mynewdiskFatFs;
	char *fn;

	fn = fno.fname;
 80138c4:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80138c8:	3316      	adds	r3, #22
 80138ca:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360

	int i = 0;
 80138ce:	2300      	movs	r3, #0
 80138d0:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364

	uint8_t String50[] = "       ";
 80138d4:	f107 0308 	add.w	r3, r7, #8
 80138d8:	4a62      	ldr	r2, [pc, #392]	; (8013a64 <Explore_Disk_Images+0x1ac>)
 80138da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80138de:	e883 0003 	stmia.w	r3, {r0, r1}


	Flash_Disk_ImageCount = 0;
 80138e2:	4b61      	ldr	r3, [pc, #388]	; (8013a68 <Explore_Disk_Images+0x1b0>)
 80138e4:	2200      	movs	r2, #0
 80138e6:	701a      	strb	r2, [r3, #0]

	//Mount the USB device
	res = f_mount(&mynewdiskFatFs, (TCHAR const*)path, 1);
 80138e8:	1d3b      	adds	r3, r7, #4
 80138ea:	f107 0010 	add.w	r0, r7, #16
 80138ee:	2201      	movs	r2, #1
 80138f0:	6819      	ldr	r1, [r3, #0]
 80138f2:	f7fd f9e5 	bl	8010cc0 <f_mount>
 80138f6:	4603      	mov	r3, r0
 80138f8:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
	//Open the Images Directory
	res = f_opendir(&dir, (TCHAR const*)path);
 80138fc:	1d3b      	adds	r3, r7, #4
 80138fe:	6819      	ldr	r1, [r3, #0]
 8013900:	485a      	ldr	r0, [pc, #360]	; (8013a6c <Explore_Disk_Images+0x1b4>)
 8013902:	f7fd ffd1 	bl	80118a8 <f_opendir>
 8013906:	4603      	mov	r3, r0
 8013908:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
	if (res == FR_OK)
 801390c:	f897 335f 	ldrb.w	r3, [r7, #863]	; 0x35f
 8013910:	2b00      	cmp	r3, #0
 8013912:	f040 809a 	bne.w	8013a4a <Explore_Disk_Images+0x192>
	{
		while(hUsbHostFS.device.is_connected == 1)
 8013916:	e091      	b.n	8013a3c <Explore_Disk_Images+0x184>
		{
			//Read the Images Directory
			res = f_readdir(&dir, &fno);
 8013918:	f507 7311 	add.w	r3, r7, #580	; 0x244
 801391c:	4619      	mov	r1, r3
 801391e:	4853      	ldr	r0, [pc, #332]	; (8013a6c <Explore_Disk_Images+0x1b4>)
 8013920:	f7fe f85b 	bl	80119da <f_readdir>
 8013924:	4603      	mov	r3, r0
 8013926:	f887 335f 	strb.w	r3, [r7, #863]	; 0x35f
			if (res != FR_OK || fno.fname[0] == 0)
 801392a:	f897 335f 	ldrb.w	r3, [r7, #863]	; 0x35f
 801392e:	2b00      	cmp	r3, #0
 8013930:	f040 808b 	bne.w	8013a4a <Explore_Disk_Images+0x192>
 8013934:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8013938:	7d9b      	ldrb	r3, [r3, #22]
 801393a:	2b00      	cmp	r3, #0
 801393c:	f000 8085 	beq.w	8013a4a <Explore_Disk_Images+0x192>
			{
				break;
			}
			if (fno.fname[0] == '.')
 8013940:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8013944:	7d9b      	ldrb	r3, [r3, #22]
 8013946:	2b2e      	cmp	r3, #46	; 0x2e
 8013948:	d100      	bne.n	801394c <Explore_Disk_Images+0x94>
			{
				continue;
 801394a:	e077      	b.n	8013a3c <Explore_Disk_Images+0x184>
			}
			//#if _USE_LFN
			//			fn = *fno.lfname ? fno.lfname : fno.fname;
			//#else
			fn = fno.fname;
 801394c:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8013950:	3316      	adds	r3, #22
 8013952:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
			//#endif
			/* Print Image File Names (*.bmp) to screen */
			for (i = 0; i < 7; i++)	//
 8013956:	2300      	movs	r3, #0
 8013958:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 801395c:	e031      	b.n	80139c2 <Explore_Disk_Images+0x10a>
			{
				if (((fn[i] >= 0x2E) && (fn[i] <= 0x7A)) || (fn[i] == 0x20))		// '.' <= fn[i] <= 'z' || ' '
 801395e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013962:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 8013966:	4413      	add	r3, r2
 8013968:	781b      	ldrb	r3, [r3, #0]
 801396a:	2b2d      	cmp	r3, #45	; 0x2d
 801396c:	d907      	bls.n	801397e <Explore_Disk_Images+0xc6>
 801396e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013972:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 8013976:	4413      	add	r3, r2
 8013978:	781b      	ldrb	r3, [r3, #0]
 801397a:	2b7a      	cmp	r3, #122	; 0x7a
 801397c:	d907      	bls.n	801398e <Explore_Disk_Images+0xd6>
 801397e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013982:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 8013986:	4413      	add	r3, r2
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	2b20      	cmp	r3, #32
 801398c:	d10d      	bne.n	80139aa <Explore_Disk_Images+0xf2>
				{
					String50[i] = (uint8_t) fn[i];
 801398e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013992:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 8013996:	4413      	add	r3, r2
 8013998:	7819      	ldrb	r1, [r3, #0]
 801399a:	f107 0208 	add.w	r2, r7, #8
 801399e:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80139a2:	4413      	add	r3, r2
 80139a4:	460a      	mov	r2, r1
 80139a6:	701a      	strb	r2, [r3, #0]
 80139a8:	e006      	b.n	80139b8 <Explore_Disk_Images+0x100>
				}
				else
				{
					String50[i] = 0x20;
 80139aa:	f107 0208 	add.w	r2, r7, #8
 80139ae:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80139b2:	4413      	add	r3, r2
 80139b4:	2220      	movs	r2, #32
 80139b6:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < 7; i++)	//
 80139b8:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80139bc:	3301      	adds	r3, #1
 80139be:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 80139c2:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 80139c6:	2b06      	cmp	r3, #6
 80139c8:	ddc9      	ble.n	801395e <Explore_Disk_Images+0xa6>
				}
			}

			if((fno.fattrib & AM_MASK) == AM_DIR) {}
 80139ca:	f507 7311 	add.w	r3, r7, #580	; 0x244
 80139ce:	7a1b      	ldrb	r3, [r3, #8]
 80139d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80139d4:	2b10      	cmp	r3, #16
 80139d6:	d031      	beq.n	8013a3c <Explore_Disk_Images+0x184>
			else
			{
				for (i = 0; i < Number_Of_Images; i++)
 80139d8:	2300      	movs	r3, #0
 80139da:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 80139de:	e029      	b.n	8013a34 <Explore_Disk_Images+0x17c>
				{
					if (((String50[4] == 'b') && (String50[5] == 'm') && (String50[6] == 'p')) || ((String50[4] == 'B') && (String50[5] == 'M') && (String50[6] == 'P')))
 80139e0:	f107 0308 	add.w	r3, r7, #8
 80139e4:	791b      	ldrb	r3, [r3, #4]
 80139e6:	2b62      	cmp	r3, #98	; 0x62
 80139e8:	d109      	bne.n	80139fe <Explore_Disk_Images+0x146>
 80139ea:	f107 0308 	add.w	r3, r7, #8
 80139ee:	795b      	ldrb	r3, [r3, #5]
 80139f0:	2b6d      	cmp	r3, #109	; 0x6d
 80139f2:	d104      	bne.n	80139fe <Explore_Disk_Images+0x146>
 80139f4:	f107 0308 	add.w	r3, r7, #8
 80139f8:	799b      	ldrb	r3, [r3, #6]
 80139fa:	2b70      	cmp	r3, #112	; 0x70
 80139fc:	d00e      	beq.n	8013a1c <Explore_Disk_Images+0x164>
 80139fe:	f107 0308 	add.w	r3, r7, #8
 8013a02:	791b      	ldrb	r3, [r3, #4]
 8013a04:	2b42      	cmp	r3, #66	; 0x42
 8013a06:	d110      	bne.n	8013a2a <Explore_Disk_Images+0x172>
 8013a08:	f107 0308 	add.w	r3, r7, #8
 8013a0c:	795b      	ldrb	r3, [r3, #5]
 8013a0e:	2b4d      	cmp	r3, #77	; 0x4d
 8013a10:	d10b      	bne.n	8013a2a <Explore_Disk_Images+0x172>
 8013a12:	f107 0308 	add.w	r3, r7, #8
 8013a16:	799b      	ldrb	r3, [r3, #6]
 8013a18:	2b50      	cmp	r3, #80	; 0x50
 8013a1a:	d106      	bne.n	8013a2a <Explore_Disk_Images+0x172>
					{
						Flash_Disk_ImageCount++;
 8013a1c:	4b12      	ldr	r3, [pc, #72]	; (8013a68 <Explore_Disk_Images+0x1b0>)
 8013a1e:	781b      	ldrb	r3, [r3, #0]
 8013a20:	3301      	adds	r3, #1
 8013a22:	b2da      	uxtb	r2, r3
 8013a24:	4b10      	ldr	r3, [pc, #64]	; (8013a68 <Explore_Disk_Images+0x1b0>)
 8013a26:	701a      	strb	r2, [r3, #0]
						break;
 8013a28:	e008      	b.n	8013a3c <Explore_Disk_Images+0x184>
				for (i = 0; i < Number_Of_Images; i++)
 8013a2a:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013a2e:	3301      	adds	r3, #1
 8013a30:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8013a34:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	ddd1      	ble.n	80139e0 <Explore_Disk_Images+0x128>
		while(hUsbHostFS.device.is_connected == 1)
 8013a3c:	4b0c      	ldr	r3, [pc, #48]	; (8013a70 <Explore_Disk_Images+0x1b8>)
 8013a3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8013a42:	b2db      	uxtb	r3, r3
 8013a44:	2b01      	cmp	r3, #1
 8013a46:	f43f af67 	beq.w	8013918 <Explore_Disk_Images+0x60>
	{

	}

	//now check if image count was OK
	if(Flash_Disk_ImageCount == Number_Of_Images)
 8013a4a:	4b07      	ldr	r3, [pc, #28]	; (8013a68 <Explore_Disk_Images+0x1b0>)
 8013a4c:	781b      	ldrb	r3, [r3, #0]
 8013a4e:	2b01      	cmp	r3, #1
 8013a50:	d101      	bne.n	8013a56 <Explore_Disk_Images+0x19e>
		return true;
 8013a52:	2301      	movs	r3, #1
 8013a54:	e000      	b.n	8013a58 <Explore_Disk_Images+0x1a0>
	else
		return false;
 8013a56:	2300      	movs	r3, #0
}
 8013a58:	4618      	mov	r0, r3
 8013a5a:	f507 775a 	add.w	r7, r7, #872	; 0x368
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bd80      	pop	{r7, pc}
 8013a62:	bf00      	nop
 8013a64:	0801f94c 	.word	0x0801f94c
 8013a68:	20020a10 	.word	0x20020a10
 8013a6c:	20030ee8 	.word	0x20030ee8
 8013a70:	200315d4 	.word	0x200315d4

08013a74 <Image_Browser>:
 * @brief  Browse Images on disk
 * @param  path: pointer to root path
 * @retval None
  ===============================================*/
uint8_t Image_Browser (char* path, uint8_t image_Count)
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	f5ad 7d5e 	sub.w	sp, sp, #888	; 0x378
 8013a7a:	af02      	add	r7, sp, #8
 8013a7c:	1d3b      	adds	r3, r7, #4
 8013a7e:	6018      	str	r0, [r3, #0]
 8013a80:	460a      	mov	r2, r1
 8013a82:	1cfb      	adds	r3, r7, #3
 8013a84:	701a      	strb	r2, [r3, #0]
	FRESULT res;
	uint8_t ret = 1;
 8013a86:	2301      	movs	r3, #1
 8013a88:	f887 336f 	strb.w	r3, [r7, #879]	; 0x36f
	FILINFO fno;
	FATFS mynewdiskFatFs;
	char *fn;
	uint8_t my_breaker = 0;
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	f887 336e 	strb.w	r3, [r7, #878]	; 0x36e
	//	fno.lfsize = sizeof(lfn);
	//#endif


	//Mount the USB device
	res = f_mount(&mynewdiskFatFs, (TCHAR const*)path, 1);
 8013a92:	1d3b      	adds	r3, r7, #4
 8013a94:	f107 0014 	add.w	r0, r7, #20
 8013a98:	2201      	movs	r2, #1
 8013a9a:	6819      	ldr	r1, [r3, #0]
 8013a9c:	f7fd f910 	bl	8010cc0 <f_mount>
 8013aa0:	4603      	mov	r3, r0
 8013aa2:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
	res = f_opendir(&dir, path);
 8013aa6:	1d3b      	adds	r3, r7, #4
 8013aa8:	6819      	ldr	r1, [r3, #0]
 8013aaa:	4886      	ldr	r0, [pc, #536]	; (8013cc4 <Image_Browser+0x250>)
 8013aac:	f7fd fefc 	bl	80118a8 <f_opendir>
 8013ab0:	4603      	mov	r3, r0
 8013ab2:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
	if (res == FR_OK)
 8013ab6:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8013aba:	2b00      	cmp	r3, #0
 8013abc:	f040 80f4 	bne.w	8013ca8 <Image_Browser+0x234>
	{
		for (;;)
		{
			res = f_readdir(&dir, &fno);
 8013ac0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8013ac4:	4619      	mov	r1, r3
 8013ac6:	487f      	ldr	r0, [pc, #508]	; (8013cc4 <Image_Browser+0x250>)
 8013ac8:	f7fd ff87 	bl	80119da <f_readdir>
 8013acc:	4603      	mov	r3, r0
 8013ace:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
			if (res != FR_OK || fno.fname[0] == 0 || my_breaker == 1)
 8013ad2:	f897 3367 	ldrb.w	r3, [r7, #871]	; 0x367
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	f040 80e6 	bne.w	8013ca8 <Image_Browser+0x234>
 8013adc:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8013ae0:	7d9b      	ldrb	r3, [r3, #22]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	f000 80e0 	beq.w	8013ca8 <Image_Browser+0x234>
 8013ae8:	f897 336e 	ldrb.w	r3, [r7, #878]	; 0x36e
 8013aec:	2b01      	cmp	r3, #1
 8013aee:	f000 80db 	beq.w	8013ca8 <Image_Browser+0x234>
				break;
			if (fno.fname[0] == '.')
 8013af2:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8013af6:	7d9b      	ldrb	r3, [r3, #22]
 8013af8:	2b2e      	cmp	r3, #46	; 0x2e
 8013afa:	f000 80d1 	beq.w	8013ca0 <Image_Browser+0x22c>
				continue;
			//#if _USE_LFN
			//			fn = *fno.lfname ? fno.lfname : fno.fname;
			//#else
			fn = fno.fname;
 8013afe:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8013b02:	3316      	adds	r3, #22
 8013b04:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
			//#endif
			if (fno.fattrib & AM_DIR)
 8013b08:	f507 7312 	add.w	r3, r7, #584	; 0x248
 8013b0c:	7a1b      	ldrb	r3, [r3, #8]
 8013b0e:	f003 0310 	and.w	r3, r3, #16
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	f040 80c6 	bne.w	8013ca4 <Image_Browser+0x230>
			{
				continue;
			}
			else
			{
				char Image_name[7] = {0};
 8013b18:	f107 030c 	add.w	r3, r7, #12
 8013b1c:	461a      	mov	r2, r3
 8013b1e:	2300      	movs	r3, #0
 8013b20:	6013      	str	r3, [r2, #0]
 8013b22:	f8c2 3003 	str.w	r3, [r2, #3]

				Image_name[3] = '.';
 8013b26:	f107 030c 	add.w	r3, r7, #12
 8013b2a:	222e      	movs	r2, #46	; 0x2e
 8013b2c:	70da      	strb	r2, [r3, #3]
				Image_name[4] = 'b';
 8013b2e:	f107 030c 	add.w	r3, r7, #12
 8013b32:	2262      	movs	r2, #98	; 0x62
 8013b34:	711a      	strb	r2, [r3, #4]
				Image_name[5] = 'm';
 8013b36:	f107 030c 	add.w	r3, r7, #12
 8013b3a:	226d      	movs	r2, #109	; 0x6d
 8013b3c:	715a      	strb	r2, [r3, #5]
				Image_name[6] = 'p';
 8013b3e:	f107 030c 	add.w	r3, r7, #12
 8013b42:	2270      	movs	r2, #112	; 0x70
 8013b44:	719a      	strb	r2, [r3, #6]
				fn[3] = '.';
 8013b46:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b4a:	3303      	adds	r3, #3
 8013b4c:	222e      	movs	r2, #46	; 0x2e
 8013b4e:	701a      	strb	r2, [r3, #0]
				fn[4] = 'b';
 8013b50:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b54:	3304      	adds	r3, #4
 8013b56:	2262      	movs	r2, #98	; 0x62
 8013b58:	701a      	strb	r2, [r3, #0]
				fn[5] = 'm';
 8013b5a:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b5e:	3305      	adds	r3, #5
 8013b60:	226d      	movs	r2, #109	; 0x6d
 8013b62:	701a      	strb	r2, [r3, #0]
				fn[6] = 'p';
 8013b64:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b68:	3306      	adds	r3, #6
 8013b6a:	2270      	movs	r2, #112	; 0x70
 8013b6c:	701a      	strb	r2, [r3, #0]
				fn[8] = 0x00;
 8013b6e:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b72:	3308      	adds	r3, #8
 8013b74:	2200      	movs	r2, #0
 8013b76:	701a      	strb	r2, [r3, #0]
				fn[9] = 0x00;
 8013b78:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b7c:	3309      	adds	r3, #9
 8013b7e:	2200      	movs	r2, #0
 8013b80:	701a      	strb	r2, [r3, #0]
				fn[10] = 0x00;
 8013b82:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b86:	330a      	adds	r3, #10
 8013b88:	2200      	movs	r2, #0
 8013b8a:	701a      	strb	r2, [r3, #0]
				fn[11] = 0x00;
 8013b8c:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b90:	330b      	adds	r3, #11
 8013b92:	2200      	movs	r2, #0
 8013b94:	701a      	strb	r2, [r3, #0]
				fn[12] = 0x00;
 8013b96:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013b9a:	330c      	adds	r3, #12
 8013b9c:	2200      	movs	r2, #0
 8013b9e:	701a      	strb	r2, [r3, #0]
				fn[13] = 0x00;
 8013ba0:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013ba4:	330d      	adds	r3, #13
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	701a      	strb	r2, [r3, #0]
				fn[14] = 0x00;
 8013baa:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013bae:	330e      	adds	r3, #14
 8013bb0:	2200      	movs	r2, #0
 8013bb2:	701a      	strb	r2, [r3, #0]
				fn[15] = 0x00;
 8013bb4:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013bb8:	330f      	adds	r3, #15
 8013bba:	2200      	movs	r2, #0
 8013bbc:	701a      	strb	r2, [r3, #0]
				fn[16] = 0x00;
 8013bbe:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013bc2:	3310      	adds	r3, #16
 8013bc4:	2200      	movs	r2, #0
 8013bc6:	701a      	strb	r2, [r3, #0]
				fn[17] = 0x00;
 8013bc8:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013bcc:	3311      	adds	r3, #17
 8013bce:	2200      	movs	r2, #0
 8013bd0:	701a      	strb	r2, [r3, #0]
				fn[18] = 0x00;
 8013bd2:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013bd6:	3312      	adds	r3, #18
 8013bd8:	2200      	movs	r2, #0
 8013bda:	701a      	strb	r2, [r3, #0]

				for(int k = image_Count; k <= Number_Of_Images; k++)
 8013bdc:	1cfb      	adds	r3, r7, #3
 8013bde:	781b      	ldrb	r3, [r3, #0]
 8013be0:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 8013be4:	e046      	b.n	8013c74 <Image_Browser+0x200>
				{
					//Convert image number to name
					Bin2BCD(k, Image_name, 3);
 8013be6:	f107 030c 	add.w	r3, r7, #12
 8013bea:	2203      	movs	r2, #3
 8013bec:	4619      	mov	r1, r3
 8013bee:	f8d7 0368 	ldr.w	r0, [r7, #872]	; 0x368
 8013bf2:	f007 fab9 	bl	801b168 <Bin2BCD>

					//Make file name
					fn[0] = Image_name[0];
 8013bf6:	f107 030c 	add.w	r3, r7, #12
 8013bfa:	781a      	ldrb	r2, [r3, #0]
 8013bfc:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013c00:	701a      	strb	r2, [r3, #0]
					fn[1] = Image_name[1];
 8013c02:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013c06:	3301      	adds	r3, #1
 8013c08:	f107 020c 	add.w	r2, r7, #12
 8013c0c:	7852      	ldrb	r2, [r2, #1]
 8013c0e:	701a      	strb	r2, [r3, #0]
					fn[2] = Image_name[2];
 8013c10:	f8d7 3360 	ldr.w	r3, [r7, #864]	; 0x360
 8013c14:	3302      	adds	r3, #2
 8013c16:	f107 020c 	add.w	r2, r7, #12
 8013c1a:	7892      	ldrb	r2, [r2, #2]
 8013c1c:	701a      	strb	r2, [r3, #0]

					sprintf(_image_Number, "Loading Image %d of %d     ", k,Number_Of_Images);
 8013c1e:	2301      	movs	r3, #1
 8013c20:	f8d7 2368 	ldr.w	r2, [r7, #872]	; 0x368
 8013c24:	4928      	ldr	r1, [pc, #160]	; (8013cc8 <Image_Browser+0x254>)
 8013c26:	4829      	ldr	r0, [pc, #164]	; (8013ccc <Image_Browser+0x258>)
 8013c28:	f008 ffbc 	bl	801cba4 <sprintf>
					TextToScreen_SML (300, 255,_image_Number,LCD_COLOR_WHITE,LCD_COLOR_BLACK);
 8013c2c:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013c30:	9300      	str	r3, [sp, #0]
 8013c32:	f04f 33ff 	mov.w	r3, #4294967295
 8013c36:	4a25      	ldr	r2, [pc, #148]	; (8013ccc <Image_Browser+0x258>)
 8013c38:	21ff      	movs	r1, #255	; 0xff
 8013c3a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8013c3e:	f7fe fab5 	bl	80121ac <TextToScreen_SML>


					//Do image
					Store_Image(fn, k);
 8013c42:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8013c46:	b29b      	uxth	r3, r3
 8013c48:	4619      	mov	r1, r3
 8013c4a:	f8d7 0360 	ldr.w	r0, [r7, #864]	; 0x360
 8013c4e:	f000 f83f 	bl	8013cd0 <Store_Image>
					BSP_LCD_Clear(LCD_COLOR_BLACK);
 8013c52:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8013c56:	f001 ffa1 	bl	8015b9c <BSP_LCD_Clear>
					App_printImg(0,0,k);
 8013c5a:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8013c5e:	b29b      	uxth	r3, r3
 8013c60:	461a      	mov	r2, r3
 8013c62:	2100      	movs	r1, #0
 8013c64:	2000      	movs	r0, #0
 8013c66:	f002 f93b 	bl	8015ee0 <App_printImg>
				for(int k = image_Count; k <= Number_Of_Images; k++)
 8013c6a:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8013c6e:	3301      	adds	r3, #1
 8013c70:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
 8013c74:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8013c78:	2b01      	cmp	r3, #1
 8013c7a:	ddb4      	ble.n	8013be6 <Image_Browser+0x172>
				}

				//Add delay so that the last loaded image can be seen
				Delay(1000);
 8013c7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8013c80:	f007 fde4 	bl	801b84c <Delay>
				BSP_LCD_Clear(LCD_COLOR_BLACK); //clear last images before returning to the menu
 8013c84:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8013c88:	f001 ff88 	bl	8015b9c <BSP_LCD_Clear>

				ret = 0;
 8013c8c:	2300      	movs	r3, #0
 8013c8e:	f887 336f 	strb.w	r3, [r7, #879]	; 0x36f
				res = 0;
 8013c92:	2300      	movs	r3, #0
 8013c94:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367
				my_breaker = 1;
 8013c98:	2301      	movs	r3, #1
 8013c9a:	f887 336e 	strb.w	r3, [r7, #878]	; 0x36e
 8013c9e:	e70f      	b.n	8013ac0 <Image_Browser+0x4c>
				continue;
 8013ca0:	bf00      	nop
 8013ca2:	e70d      	b.n	8013ac0 <Image_Browser+0x4c>
				continue;
 8013ca4:	bf00      	nop
			res = f_readdir(&dir, &fno);
 8013ca6:	e70b      	b.n	8013ac0 <Image_Browser+0x4c>
			}
		}
	}

	res = f_closedir(&dir);
 8013ca8:	4806      	ldr	r0, [pc, #24]	; (8013cc4 <Image_Browser+0x250>)
 8013caa:	f7fd fe70 	bl	801198e <f_closedir>
 8013cae:	4603      	mov	r3, r0
 8013cb0:	f887 3367 	strb.w	r3, [r7, #871]	; 0x367

	return ret;
 8013cb4:	f897 336f 	ldrb.w	r3, [r7, #879]	; 0x36f
}
 8013cb8:	4618      	mov	r0, r3
 8013cba:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8013cbe:	46bd      	mov	sp, r7
 8013cc0:	bd80      	pop	{r7, pc}
 8013cc2:	bf00      	nop
 8013cc4:	20030ee8 	.word	0x20030ee8
 8013cc8:	0801f954 	.word	0x0801f954
 8013ccc:	20020a14 	.word	0x20020a14

08013cd0 <Store_Image>:
 * @param fileName: File name of image
 * @param imageNumber: Number of image to be display
 * @retval None
  ===============================================*/
void Store_Image(char *fileName, uint16_t imageNumber)
{
 8013cd0:	b5b0      	push	{r4, r5, r7, lr}
 8013cd2:	b090      	sub	sp, #64	; 0x40
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	6078      	str	r0, [r7, #4]
 8013cd8:	460b      	mov	r3, r1
 8013cda:	807b      	strh	r3, [r7, #2]

	char fileDir[50] = {0};
 8013cdc:	f107 030c 	add.w	r3, r7, #12
 8013ce0:	2232      	movs	r2, #50	; 0x32
 8013ce2:	2100      	movs	r1, #0
 8013ce4:	4618      	mov	r0, r3
 8013ce6:	f008 ff38 	bl	801cb5a <memset>

	//String operations to add directory to the file name
	strcpy(fileDir, Images_Dir);
 8013cea:	f107 030c 	add.w	r3, r7, #12
 8013cee:	4a18      	ldr	r2, [pc, #96]	; (8013d50 <Store_Image+0x80>)
 8013cf0:	461c      	mov	r4, r3
 8013cf2:	4615      	mov	r5, r2
 8013cf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013cf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013cf8:	682b      	ldr	r3, [r5, #0]
 8013cfa:	6023      	str	r3, [r4, #0]
	strcat(fileDir, "/");
 8013cfc:	f107 030c 	add.w	r3, r7, #12
 8013d00:	4618      	mov	r0, r3
 8013d02:	f7ec fa9d 	bl	8000240 <strlen>
 8013d06:	4603      	mov	r3, r0
 8013d08:	461a      	mov	r2, r3
 8013d0a:	f107 030c 	add.w	r3, r7, #12
 8013d0e:	4413      	add	r3, r2
 8013d10:	4910      	ldr	r1, [pc, #64]	; (8013d54 <Store_Image+0x84>)
 8013d12:	461a      	mov	r2, r3
 8013d14:	460b      	mov	r3, r1
 8013d16:	881b      	ldrh	r3, [r3, #0]
 8013d18:	8013      	strh	r3, [r2, #0]
	strcat(fileDir,fileName);
 8013d1a:	f107 030c 	add.w	r3, r7, #12
 8013d1e:	6879      	ldr	r1, [r7, #4]
 8013d20:	4618      	mov	r0, r3
 8013d22:	f008 ff63 	bl	801cbec <strcat>

	//Open image file
	if(f_open(&file, fileDir, FA_OPEN_EXISTING | FA_READ) == FR_OK)
 8013d26:	f107 030c 	add.w	r3, r7, #12
 8013d2a:	2201      	movs	r2, #1
 8013d2c:	4619      	mov	r1, r3
 8013d2e:	480a      	ldr	r0, [pc, #40]	; (8013d58 <Store_Image+0x88>)
 8013d30:	f7fd f80c 	bl	8010d4c <f_open>
 8013d34:	4603      	mov	r3, r0
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d103      	bne.n	8013d42 <Store_Image+0x72>
	{
		//Load image data into internal flash memory
		Image_to_Flash(imageNumber);
 8013d3a:	887b      	ldrh	r3, [r7, #2]
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	f000 f80d 	bl	8013d5c <Image_to_Flash>
	}

	f_close(&file);
 8013d42:	4805      	ldr	r0, [pc, #20]	; (8013d58 <Store_Image+0x88>)
 8013d44:	f7fd fb7d 	bl	8011442 <f_close>
}
 8013d48:	bf00      	nop
 8013d4a:	3740      	adds	r7, #64	; 0x40
 8013d4c:	46bd      	mov	sp, r7
 8013d4e:	bdb0      	pop	{r4, r5, r7, pc}
 8013d50:	0801f8c4 	.word	0x0801f8c4
 8013d54:	0801f970 	.word	0x0801f970
 8013d58:	20030cb8 	.word	0x20030cb8

08013d5c <Image_to_Flash>:
 * @brief Store and Display BMP image
 * @param Address: Block in NOR Flash to save image to
 * @retval None
  ===============================================*/
void Image_to_Flash(uint16_t image_index)
{
 8013d5c:	b590      	push	{r4, r7, lr}
 8013d5e:	b0e7      	sub	sp, #412	; 0x19c
 8013d60:	af04      	add	r7, sp, #16
 8013d62:	4602      	mov	r2, r0
 8013d64:	1dbb      	adds	r3, r7, #6
 8013d66:	801a      	strh	r2, [r3, #0]

	uint16_t i = 0, j = 0;
 8013d68:	2300      	movs	r3, #0
 8013d6a:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 8013d6e:	2300      	movs	r3, #0
 8013d70:	f8a7 3184 	strh.w	r3, [r7, #388]	; 0x184
	uint16_t numOfReadBytes = 0;
 8013d74:	2300      	movs	r3, #0
 8013d76:	f8a7 3170 	strh.w	r3, [r7, #368]	; 0x170
	FRESULT res;
	uint16_t dataBuf[IMAGE_BUFFER_SIZE/2] = {0};
 8013d7a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8013d7e:	4618      	mov	r0, r3
 8013d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013d84:	461a      	mov	r2, r3
 8013d86:	2100      	movs	r1, #0
 8013d88:	f008 fee7 	bl	801cb5a <memset>

	uint32_t address = image[image_index].address;
 8013d8c:	1dbb      	adds	r3, r7, #6
 8013d8e:	881b      	ldrh	r3, [r3, #0]
 8013d90:	4a73      	ldr	r2, [pc, #460]	; (8013f60 <Image_to_Flash+0x204>)
 8013d92:	011b      	lsls	r3, r3, #4
 8013d94:	4413      	add	r3, r2
 8013d96:	3308      	adds	r3, #8
 8013d98:	681b      	ldr	r3, [r3, #0]
 8013d9a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	uint16_t WRcount = 0;
 8013d9e:	2300      	movs	r3, #0
 8013da0:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e

	int Total_Count = image[image_index].size/IMAGE_BUFFER_SIZE;
 8013da4:	1dbb      	adds	r3, r7, #6
 8013da6:	881b      	ldrh	r3, [r3, #0]
 8013da8:	4a6d      	ldr	r2, [pc, #436]	; (8013f60 <Image_to_Flash+0x204>)
 8013daa:	011b      	lsls	r3, r3, #4
 8013dac:	4413      	add	r3, r2
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	0a1b      	lsrs	r3, r3, #8
 8013db2:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
	char Feedback_buf[50] = {0};
 8013db6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8013dba:	4618      	mov	r0, r3
 8013dbc:	2332      	movs	r3, #50	; 0x32
 8013dbe:	461a      	mov	r2, r3
 8013dc0:	2100      	movs	r1, #0
 8013dc2:	f008 feca 	bl	801cb5a <memset>
	sprintf(Feedback_buf, "Number: %d Width: %d pixels Height: %d pixels)",image_index ,image[image_index].X_size , image[image_index].Y_size);
 8013dc6:	1dbb      	adds	r3, r7, #6
 8013dc8:	8819      	ldrh	r1, [r3, #0]
 8013dca:	1dbb      	adds	r3, r7, #6
 8013dcc:	881b      	ldrh	r3, [r3, #0]
 8013dce:	4a64      	ldr	r2, [pc, #400]	; (8013f60 <Image_to_Flash+0x204>)
 8013dd0:	011b      	lsls	r3, r3, #4
 8013dd2:	4413      	add	r3, r2
 8013dd4:	3304      	adds	r3, #4
 8013dd6:	881b      	ldrh	r3, [r3, #0]
 8013dd8:	461c      	mov	r4, r3
 8013dda:	1dbb      	adds	r3, r7, #6
 8013ddc:	881b      	ldrh	r3, [r3, #0]
 8013dde:	4a60      	ldr	r2, [pc, #384]	; (8013f60 <Image_to_Flash+0x204>)
 8013de0:	011b      	lsls	r3, r3, #4
 8013de2:	4413      	add	r3, r2
 8013de4:	3306      	adds	r3, #6
 8013de6:	881b      	ldrh	r3, [r3, #0]
 8013de8:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8013dec:	9300      	str	r3, [sp, #0]
 8013dee:	4623      	mov	r3, r4
 8013df0:	460a      	mov	r2, r1
 8013df2:	495c      	ldr	r1, [pc, #368]	; (8013f64 <Image_to_Flash+0x208>)
 8013df4:	f008 fed6 	bl	801cba4 <sprintf>
	TextToScreen(0, 100, Feedback_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013df8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8013dfc:	2301      	movs	r3, #1
 8013dfe:	9302      	str	r3, [sp, #8]
 8013e00:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013e04:	9301      	str	r3, [sp, #4]
 8013e06:	f04f 33ff 	mov.w	r3, #4294967295
 8013e0a:	9300      	str	r3, [sp, #0]
 8013e0c:	2301      	movs	r3, #1
 8013e0e:	2164      	movs	r1, #100	; 0x64
 8013e10:	2000      	movs	r0, #0
 8013e12:	f7fe f989 	bl	8012128 <TextToScreen>

	/* Bypass Bitmap header  - Bytes */
	res = f_lseek(&file, 0);			//66
 8013e16:	2100      	movs	r1, #0
 8013e18:	4853      	ldr	r0, [pc, #332]	; (8013f68 <Image_to_Flash+0x20c>)
 8013e1a:	f7fd fb3c 	bl	8011496 <f_lseek>
 8013e1e:	4603      	mov	r3, r0
 8013e20:	f887 3173 	strb.w	r3, [r7, #371]	; 0x173
	int count = 0;
 8013e24:	2300      	movs	r3, #0
 8013e26:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	if(res == FR_OK)
 8013e2a:	f897 3173 	ldrb.w	r3, [r7, #371]	; 0x173
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	f040 8090 	bne.w	8013f54 <Image_to_Flash+0x1f8>
	{
		while (hUsbHostFS.device.is_connected == 1)
 8013e34:	e087      	b.n	8013f46 <Image_to_Flash+0x1ea>
		{
			res = f_read(&file, Image_Buf, IMAGE_BUFFER_SIZE, (void *)&numOfReadBytes);
 8013e36:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8013e3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013e3e:	494b      	ldr	r1, [pc, #300]	; (8013f6c <Image_to_Flash+0x210>)
 8013e40:	4849      	ldr	r0, [pc, #292]	; (8013f68 <Image_to_Flash+0x20c>)
 8013e42:	f7fd f941 	bl	80110c8 <f_read>
 8013e46:	4603      	mov	r3, r0
 8013e48:	f887 3173 	strb.w	r3, [r7, #371]	; 0x173

			if((numOfReadBytes == 0) || (res != FR_OK)) /*EOF or Error*/
 8013e4c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	; 0x170
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d07f      	beq.n	8013f54 <Image_to_Flash+0x1f8>
 8013e54:	f897 3173 	ldrb.w	r3, [r7, #371]	; 0x173
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	d17b      	bne.n	8013f54 <Image_to_Flash+0x1f8>
			{
				//Done loading image
				break;
			}

			char Count_buf[50] = {0};
 8013e5c:	f107 0308 	add.w	r3, r7, #8
 8013e60:	4618      	mov	r0, r3
 8013e62:	2332      	movs	r3, #50	; 0x32
 8013e64:	461a      	mov	r2, r3
 8013e66:	2100      	movs	r1, #0
 8013e68:	f008 fe77 	bl	801cb5a <memset>

			for(i = 0 ; i < IMAGE_BUFFER_SIZE; i+= 2)
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 8013e72:	e01c      	b.n	8013eae <Image_to_Flash+0x152>
			{
				dataBuf[i/2] = ((uint16_t)Image_Buf[i+1] << 8) + ((uint16_t)Image_Buf[i]);
 8013e74:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8013e78:	085b      	lsrs	r3, r3, #1
 8013e7a:	b29b      	uxth	r3, r3
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8013e82:	3301      	adds	r3, #1
 8013e84:	4a39      	ldr	r2, [pc, #228]	; (8013f6c <Image_to_Flash+0x210>)
 8013e86:	5cd3      	ldrb	r3, [r2, r3]
 8013e88:	b29b      	uxth	r3, r3
 8013e8a:	021b      	lsls	r3, r3, #8
 8013e8c:	b29a      	uxth	r2, r3
 8013e8e:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8013e92:	4936      	ldr	r1, [pc, #216]	; (8013f6c <Image_to_Flash+0x210>)
 8013e94:	5ccb      	ldrb	r3, [r1, r3]
 8013e96:	b29b      	uxth	r3, r3
 8013e98:	4413      	add	r3, r2
 8013e9a:	b29a      	uxth	r2, r3
 8013e9c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8013ea0:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
			for(i = 0 ; i < IMAGE_BUFFER_SIZE; i+= 2)
 8013ea4:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8013ea8:	3302      	adds	r3, #2
 8013eaa:	f8a7 3186 	strh.w	r3, [r7, #390]	; 0x186
 8013eae:	f8b7 3186 	ldrh.w	r3, [r7, #390]	; 0x186
 8013eb2:	2bff      	cmp	r3, #255	; 0xff
 8013eb4:	d9de      	bls.n	8013e74 <Image_to_Flash+0x118>
			}


			sprintf(Count_buf, "(%d / %d)", (int)((float)count/(float)Total_Count*100), 100);
 8013eb6:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8013eba:	ee07 3a90 	vmov	s15, r3
 8013ebe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013ec2:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8013ec6:	ee07 3a90 	vmov	s15, r3
 8013eca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013ece:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013ed2:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8013f70 <Image_to_Flash+0x214>
 8013ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013eda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013ede:	f107 0008 	add.w	r0, r7, #8
 8013ee2:	2364      	movs	r3, #100	; 0x64
 8013ee4:	ee17 2a90 	vmov	r2, s15
 8013ee8:	4922      	ldr	r1, [pc, #136]	; (8013f74 <Image_to_Flash+0x218>)
 8013eea:	f008 fe5b 	bl	801cba4 <sprintf>
			TextToScreen(0, 160, Count_buf, CENTER_MODE, LCD_COLOR_WHITE, LCD_COLOR_BLACK, Text_Small);
 8013eee:	f107 0208 	add.w	r2, r7, #8
 8013ef2:	2301      	movs	r3, #1
 8013ef4:	9302      	str	r3, [sp, #8]
 8013ef6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8013efa:	9301      	str	r3, [sp, #4]
 8013efc:	f04f 33ff 	mov.w	r3, #4294967295
 8013f00:	9300      	str	r3, [sp, #0]
 8013f02:	2301      	movs	r3, #1
 8013f04:	21a0      	movs	r1, #160	; 0xa0
 8013f06:	2000      	movs	r0, #0
 8013f08:	f7fe f90e 	bl	8012128 <TextToScreen>

			count ++;
 8013f0c:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 8013f10:	3301      	adds	r3, #1
 8013f12:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
			S29GL01GS_WriteBuffer(&S29GL01GS, dataBuf, address, IMAGE_BUFFER_SIZE / 2);
 8013f16:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8013f1a:	2380      	movs	r3, #128	; 0x80
 8013f1c:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
 8013f20:	4815      	ldr	r0, [pc, #84]	; (8013f78 <Image_to_Flash+0x21c>)
 8013f22:	f004 f915 	bl	8018150 <S29GL01GS_WriteBuffer>
			address += (IMAGE_BUFFER_SIZE); 	//NOR  note: * 2 was corrected
 8013f26:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8013f2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8013f2e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
			j++;
 8013f32:	f8b7 3184 	ldrh.w	r3, [r7, #388]	; 0x184
 8013f36:	3301      	adds	r3, #1
 8013f38:	f8a7 3184 	strh.w	r3, [r7, #388]	; 0x184
			WRcount++;
 8013f3c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	; 0x17e
 8013f40:	3301      	adds	r3, #1
 8013f42:	f8a7 317e 	strh.w	r3, [r7, #382]	; 0x17e
		while (hUsbHostFS.device.is_connected == 1)
 8013f46:	4b0d      	ldr	r3, [pc, #52]	; (8013f7c <Image_to_Flash+0x220>)
 8013f48:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8013f4c:	b2db      	uxtb	r3, r3
 8013f4e:	2b01      	cmp	r3, #1
 8013f50:	f43f af71 	beq.w	8013e36 <Image_to_Flash+0xda>
		}
	}
}
 8013f54:	bf00      	nop
 8013f56:	f507 77c6 	add.w	r7, r7, #396	; 0x18c
 8013f5a:	46bd      	mov	sp, r7
 8013f5c:	bd90      	pop	{r4, r7, pc}
 8013f5e:	bf00      	nop
 8013f60:	080239d4 	.word	0x080239d4
 8013f64:	0801f974 	.word	0x0801f974
 8013f68:	20030cb8 	.word	0x20030cb8
 8013f6c:	20030bb8 	.word	0x20030bb8
 8013f70:	42c80000 	.word	0x42c80000
 8013f74:	0801f9a4 	.word	0x0801f9a4
 8013f78:	20031da4 	.word	0x20031da4
 8013f7c:	200315d4 	.word	0x200315d4

08013f80 <MX_CAN1_Init>:

/* USER CODE END 0 */

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8013f80:	b580      	push	{r7, lr}
 8013f82:	af00      	add	r7, sp, #0
  HAL_CAN_DeInit(&hcan1);
 8013f84:	4831      	ldr	r0, [pc, #196]	; (801404c <MX_CAN1_Init+0xcc>)
 8013f86:	f7ed f947 	bl	8001218 <HAL_CAN_DeInit>
  //HAL_CAN_MspInit(&hcan1);

  hcan1.Instance = CAN1;
 8013f8a:	4b30      	ldr	r3, [pc, #192]	; (801404c <MX_CAN1_Init+0xcc>)
 8013f8c:	4a30      	ldr	r2, [pc, #192]	; (8014050 <MX_CAN1_Init+0xd0>)
 8013f8e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 8013f90:	4b2e      	ldr	r3, [pc, #184]	; (801404c <MX_CAN1_Init+0xcc>)
 8013f92:	220e      	movs	r2, #14
 8013f94:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8013f96:	4b2d      	ldr	r3, [pc, #180]	; (801404c <MX_CAN1_Init+0xcc>)
 8013f98:	2200      	movs	r2, #0
 8013f9a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8013f9c:	4b2b      	ldr	r3, [pc, #172]	; (801404c <MX_CAN1_Init+0xcc>)
 8013f9e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013fa2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 8013fa4:	4b29      	ldr	r3, [pc, #164]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fa6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8013faa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8013fac:	4b27      	ldr	r3, [pc, #156]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8013fb2:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8013fb4:	4b25      	ldr	r3, [pc, #148]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8013fba:	4b24      	ldr	r3, [pc, #144]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fbc:	2200      	movs	r2, #0
 8013fbe:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8013fc0:	4b22      	ldr	r3, [pc, #136]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8013fc6:	4b21      	ldr	r3, [pc, #132]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fc8:	2200      	movs	r2, #0
 8013fca:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8013fcc:	4b1f      	ldr	r3, [pc, #124]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fce:	2200      	movs	r2, #0
 8013fd0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8013fd2:	4b1e      	ldr	r3, [pc, #120]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fd4:	2201      	movs	r2, #1
 8013fd6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8013fd8:	481c      	ldr	r0, [pc, #112]	; (801404c <MX_CAN1_Init+0xcc>)
 8013fda:	f7ed f821 	bl	8001020 <HAL_CAN_Init>
 8013fde:	4603      	mov	r3, r0
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d003      	beq.n	8013fec <MX_CAN1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8013fe4:	214f      	movs	r1, #79	; 0x4f
 8013fe6:	481b      	ldr	r0, [pc, #108]	; (8014054 <MX_CAN1_Init+0xd4>)
 8013fe8:	f007 fa5a 	bl	801b4a0 <_Error_Handler>
  }

  //Deactivate Filter
  CAN1_Filters.FilterIdHigh = 0x0000;
 8013fec:	4b1a      	ldr	r3, [pc, #104]	; (8014058 <MX_CAN1_Init+0xd8>)
 8013fee:	2200      	movs	r2, #0
 8013ff0:	601a      	str	r2, [r3, #0]
  CAN1_Filters.FilterIdLow = 0x0000;
 8013ff2:	4b19      	ldr	r3, [pc, #100]	; (8014058 <MX_CAN1_Init+0xd8>)
 8013ff4:	2200      	movs	r2, #0
 8013ff6:	605a      	str	r2, [r3, #4]
  CAN1_Filters.FilterMaskIdHigh = 0x0000;
 8013ff8:	4b17      	ldr	r3, [pc, #92]	; (8014058 <MX_CAN1_Init+0xd8>)
 8013ffa:	2200      	movs	r2, #0
 8013ffc:	609a      	str	r2, [r3, #8]
  CAN1_Filters.FilterMaskIdLow = 0x0000;
 8013ffe:	4b16      	ldr	r3, [pc, #88]	; (8014058 <MX_CAN1_Init+0xd8>)
 8014000:	2200      	movs	r2, #0
 8014002:	60da      	str	r2, [r3, #12]
  CAN1_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8014004:	4b14      	ldr	r3, [pc, #80]	; (8014058 <MX_CAN1_Init+0xd8>)
 8014006:	2200      	movs	r2, #0
 8014008:	611a      	str	r2, [r3, #16]
  CAN1_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 801400a:	4b13      	ldr	r3, [pc, #76]	; (8014058 <MX_CAN1_Init+0xd8>)
 801400c:	2200      	movs	r2, #0
 801400e:	619a      	str	r2, [r3, #24]
  CAN1_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 8014010:	4b11      	ldr	r3, [pc, #68]	; (8014058 <MX_CAN1_Init+0xd8>)
 8014012:	2201      	movs	r2, #1
 8014014:	61da      	str	r2, [r3, #28]
  CAN1_Filters.FilterBank = 0;
 8014016:	4b10      	ldr	r3, [pc, #64]	; (8014058 <MX_CAN1_Init+0xd8>)
 8014018:	2200      	movs	r2, #0
 801401a:	615a      	str	r2, [r3, #20]
  CAN1_Filters.FilterActivation = ENABLE;
 801401c:	4b0e      	ldr	r3, [pc, #56]	; (8014058 <MX_CAN1_Init+0xd8>)
 801401e:	2201      	movs	r2, #1
 8014020:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan1, &CAN1_Filters);
 8014022:	490d      	ldr	r1, [pc, #52]	; (8014058 <MX_CAN1_Init+0xd8>)
 8014024:	4809      	ldr	r0, [pc, #36]	; (801404c <MX_CAN1_Init+0xcc>)
 8014026:	f7ed f91b 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN1 RX interrupt
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 801402a:	2200      	movs	r2, #0
 801402c:	2100      	movs	r1, #0
 801402e:	2014      	movs	r0, #20
 8014030:	f7ed fdf9 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8014034:	2014      	movs	r0, #20
 8014036:	f7ed fe12 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 801403a:	2102      	movs	r1, #2
 801403c:	4803      	ldr	r0, [pc, #12]	; (801404c <MX_CAN1_Init+0xcc>)
 801403e:	f7ed fa8e 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN1
  HAL_CAN_Start(&hcan1);
 8014042:	4802      	ldr	r0, [pc, #8]	; (801404c <MX_CAN1_Init+0xcc>)
 8014044:	f7ed f9fa 	bl	800143c <HAL_CAN_Start>

}
 8014048:	bf00      	nop
 801404a:	bd80      	pop	{r7, pc}
 801404c:	2002158c 	.word	0x2002158c
 8014050:	40006400 	.word	0x40006400
 8014054:	0801f9b0 	.word	0x0801f9b0
 8014058:	20021484 	.word	0x20021484

0801405c <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	af00      	add	r7, sp, #0

  HAL_CAN_DeInit(&hcan2);
 8014060:	4831      	ldr	r0, [pc, #196]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014062:	f7ed f8d9 	bl	8001218 <HAL_CAN_DeInit>

  hcan2.Instance = CAN2;
 8014066:	4b30      	ldr	r3, [pc, #192]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014068:	4a30      	ldr	r2, [pc, #192]	; (801412c <MX_CAN2_Init+0xd0>)
 801406a:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 14;
 801406c:	4b2e      	ldr	r3, [pc, #184]	; (8014128 <MX_CAN2_Init+0xcc>)
 801406e:	220e      	movs	r2, #14
 8014070:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8014072:	4b2d      	ldr	r3, [pc, #180]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014074:	2200      	movs	r2, #0
 8014076:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8014078:	4b2b      	ldr	r3, [pc, #172]	; (8014128 <MX_CAN2_Init+0xcc>)
 801407a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801407e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 8014080:	4b29      	ldr	r3, [pc, #164]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014082:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8014086:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 8014088:	4b27      	ldr	r3, [pc, #156]	; (8014128 <MX_CAN2_Init+0xcc>)
 801408a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801408e:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8014090:	4b25      	ldr	r3, [pc, #148]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014092:	2200      	movs	r2, #0
 8014094:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8014096:	4b24      	ldr	r3, [pc, #144]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014098:	2200      	movs	r2, #0
 801409a:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 801409c:	4b22      	ldr	r3, [pc, #136]	; (8014128 <MX_CAN2_Init+0xcc>)
 801409e:	2200      	movs	r2, #0
 80140a0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80140a2:	4b21      	ldr	r3, [pc, #132]	; (8014128 <MX_CAN2_Init+0xcc>)
 80140a4:	2200      	movs	r2, #0
 80140a6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80140a8:	4b1f      	ldr	r3, [pc, #124]	; (8014128 <MX_CAN2_Init+0xcc>)
 80140aa:	2200      	movs	r2, #0
 80140ac:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 80140ae:	4b1e      	ldr	r3, [pc, #120]	; (8014128 <MX_CAN2_Init+0xcc>)
 80140b0:	2201      	movs	r2, #1
 80140b2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80140b4:	481c      	ldr	r0, [pc, #112]	; (8014128 <MX_CAN2_Init+0xcc>)
 80140b6:	f7ec ffb3 	bl	8001020 <HAL_CAN_Init>
 80140ba:	4603      	mov	r3, r0
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d003      	beq.n	80140c8 <MX_CAN2_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80140c0:	217b      	movs	r1, #123	; 0x7b
 80140c2:	481b      	ldr	r0, [pc, #108]	; (8014130 <MX_CAN2_Init+0xd4>)
 80140c4:	f007 f9ec 	bl	801b4a0 <_Error_Handler>
  }
  //Set filter
  CAN2_Filters.FilterIdHigh = 0x0000;
 80140c8:	4b1a      	ldr	r3, [pc, #104]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140ca:	2200      	movs	r2, #0
 80140cc:	601a      	str	r2, [r3, #0]
  CAN2_Filters.FilterIdLow = 0x0000;
 80140ce:	4b19      	ldr	r3, [pc, #100]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140d0:	2200      	movs	r2, #0
 80140d2:	605a      	str	r2, [r3, #4]
  CAN2_Filters.FilterMaskIdHigh = 0x0000;
 80140d4:	4b17      	ldr	r3, [pc, #92]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140d6:	2200      	movs	r2, #0
 80140d8:	609a      	str	r2, [r3, #8]
  CAN2_Filters.FilterMaskIdLow = 0x0000;
 80140da:	4b16      	ldr	r3, [pc, #88]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140dc:	2200      	movs	r2, #0
 80140de:	60da      	str	r2, [r3, #12]
  CAN2_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80140e0:	4b14      	ldr	r3, [pc, #80]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140e2:	2200      	movs	r2, #0
 80140e4:	611a      	str	r2, [r3, #16]
  CAN2_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 80140e6:	4b13      	ldr	r3, [pc, #76]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140e8:	2200      	movs	r2, #0
 80140ea:	619a      	str	r2, [r3, #24]
  CAN2_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 80140ec:	4b11      	ldr	r3, [pc, #68]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140ee:	2201      	movs	r2, #1
 80140f0:	61da      	str	r2, [r3, #28]
  CAN2_Filters.FilterBank = 7;
 80140f2:	4b10      	ldr	r3, [pc, #64]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140f4:	2207      	movs	r2, #7
 80140f6:	615a      	str	r2, [r3, #20]
  CAN2_Filters.FilterActivation = ENABLE;
 80140f8:	4b0e      	ldr	r3, [pc, #56]	; (8014134 <MX_CAN2_Init+0xd8>)
 80140fa:	2201      	movs	r2, #1
 80140fc:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan2, &CAN2_Filters);
 80140fe:	490d      	ldr	r1, [pc, #52]	; (8014134 <MX_CAN2_Init+0xd8>)
 8014100:	4809      	ldr	r0, [pc, #36]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014102:	f7ed f8ad 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN2 RX interrupt
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8014106:	2200      	movs	r2, #0
 8014108:	2100      	movs	r1, #0
 801410a:	2040      	movs	r0, #64	; 0x40
 801410c:	f7ed fd8b 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8014110:	2040      	movs	r0, #64	; 0x40
 8014112:	f7ed fda4 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8014116:	2102      	movs	r1, #2
 8014118:	4803      	ldr	r0, [pc, #12]	; (8014128 <MX_CAN2_Init+0xcc>)
 801411a:	f7ed fa20 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN2
  HAL_CAN_Start(&hcan2);
 801411e:	4802      	ldr	r0, [pc, #8]	; (8014128 <MX_CAN2_Init+0xcc>)
 8014120:	f7ed f98c 	bl	800143c <HAL_CAN_Start>
}
 8014124:	bf00      	nop
 8014126:	bd80      	pop	{r7, pc}
 8014128:	200213dc 	.word	0x200213dc
 801412c:	40006800 	.word	0x40006800
 8014130:	0801f9b0 	.word	0x0801f9b0
 8014134:	20021358 	.word	0x20021358

08014138 <HAL_CAN_MspInit>:
//static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8014138:	b580      	push	{r7, lr}
 801413a:	b08a      	sub	sp, #40	; 0x28
 801413c:	af00      	add	r7, sp, #0
 801413e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8014140:	687b      	ldr	r3, [r7, #4]
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	4a3c      	ldr	r2, [pc, #240]	; (8014238 <HAL_CAN_MspInit+0x100>)
 8014146:	4293      	cmp	r3, r2
 8014148:	d12e      	bne.n	80141a8 <HAL_CAN_MspInit+0x70>

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
//    HAL_RCC_CAN1_CLK_ENABLED++;
//    if(HAL_RCC_CAN1_CLK_ENABLED==1){
      __HAL_RCC_CAN1_CLK_ENABLE();
 801414a:	4a3c      	ldr	r2, [pc, #240]	; (801423c <HAL_CAN_MspInit+0x104>)
 801414c:	4b3b      	ldr	r3, [pc, #236]	; (801423c <HAL_CAN_MspInit+0x104>)
 801414e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014150:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8014154:	6413      	str	r3, [r2, #64]	; 0x40
 8014156:	4b39      	ldr	r3, [pc, #228]	; (801423c <HAL_CAN_MspInit+0x104>)
 8014158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801415a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801415e:	613b      	str	r3, [r7, #16]
 8014160:	693b      	ldr	r3, [r7, #16]
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8014162:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8014166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014168:	2302      	movs	r3, #2
 801416a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801416c:	2300      	movs	r3, #0
 801416e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014170:	2303      	movs	r3, #3
 8014172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8014174:	2309      	movs	r3, #9
 8014176:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8014178:	f107 0314 	add.w	r3, r7, #20
 801417c:	4619      	mov	r1, r3
 801417e:	4830      	ldr	r0, [pc, #192]	; (8014240 <HAL_CAN_MspInit+0x108>)
 8014180:	f7ef f89a 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8014184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801418a:	2302      	movs	r3, #2
 801418c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801418e:	2300      	movs	r3, #0
 8014190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014192:	2303      	movs	r3, #3
 8014194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8014196:	2309      	movs	r3, #9
 8014198:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801419a:	f107 0314 	add.w	r3, r7, #20
 801419e:	4619      	mov	r1, r3
 80141a0:	4828      	ldr	r0, [pc, #160]	; (8014244 <HAL_CAN_MspInit+0x10c>)
 80141a2:	f7ef f889 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 80141a6:	e043      	b.n	8014230 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN2)
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	4a26      	ldr	r2, [pc, #152]	; (8014248 <HAL_CAN_MspInit+0x110>)
 80141ae:	4293      	cmp	r3, r2
 80141b0:	d11c      	bne.n	80141ec <HAL_CAN_MspInit+0xb4>
      __HAL_RCC_CAN2_CLK_ENABLE();
 80141b2:	4a22      	ldr	r2, [pc, #136]	; (801423c <HAL_CAN_MspInit+0x104>)
 80141b4:	4b21      	ldr	r3, [pc, #132]	; (801423c <HAL_CAN_MspInit+0x104>)
 80141b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80141bc:	6413      	str	r3, [r2, #64]	; 0x40
 80141be:	4b1f      	ldr	r3, [pc, #124]	; (801423c <HAL_CAN_MspInit+0x104>)
 80141c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80141c6:	60fb      	str	r3, [r7, #12]
 80141c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80141ca:	2360      	movs	r3, #96	; 0x60
 80141cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80141ce:	2302      	movs	r3, #2
 80141d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80141d2:	2300      	movs	r3, #0
 80141d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80141d6:	2303      	movs	r3, #3
 80141d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80141da:	2309      	movs	r3, #9
 80141dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80141de:	f107 0314 	add.w	r3, r7, #20
 80141e2:	4619      	mov	r1, r3
 80141e4:	4817      	ldr	r0, [pc, #92]	; (8014244 <HAL_CAN_MspInit+0x10c>)
 80141e6:	f7ef f867 	bl	80032b8 <HAL_GPIO_Init>
}
 80141ea:	e021      	b.n	8014230 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN3)
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	4a16      	ldr	r2, [pc, #88]	; (801424c <HAL_CAN_MspInit+0x114>)
 80141f2:	4293      	cmp	r3, r2
 80141f4:	d11c      	bne.n	8014230 <HAL_CAN_MspInit+0xf8>
      __HAL_RCC_CAN3_CLK_ENABLE();
 80141f6:	4a11      	ldr	r2, [pc, #68]	; (801423c <HAL_CAN_MspInit+0x104>)
 80141f8:	4b10      	ldr	r3, [pc, #64]	; (801423c <HAL_CAN_MspInit+0x104>)
 80141fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80141fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8014200:	6413      	str	r3, [r2, #64]	; 0x40
 8014202:	4b0e      	ldr	r3, [pc, #56]	; (801423c <HAL_CAN_MspInit+0x104>)
 8014204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014206:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801420a:	60bb      	str	r3, [r7, #8]
 801420c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 801420e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8014212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014214:	2302      	movs	r3, #2
 8014216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014218:	2300      	movs	r3, #0
 801421a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801421c:	2303      	movs	r3, #3
 801421e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8014220:	230b      	movs	r3, #11
 8014222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014224:	f107 0314 	add.w	r3, r7, #20
 8014228:	4619      	mov	r1, r3
 801422a:	4809      	ldr	r0, [pc, #36]	; (8014250 <HAL_CAN_MspInit+0x118>)
 801422c:	f7ef f844 	bl	80032b8 <HAL_GPIO_Init>
}
 8014230:	bf00      	nop
 8014232:	3728      	adds	r7, #40	; 0x28
 8014234:	46bd      	mov	sp, r7
 8014236:	bd80      	pop	{r7, pc}
 8014238:	40006400 	.word	0x40006400
 801423c:	40023800 	.word	0x40023800
 8014240:	40021c00 	.word	0x40021c00
 8014244:	40020400 	.word	0x40020400
 8014248:	40006800 	.word	0x40006800
 801424c:	40003400 	.word	0x40003400
 8014250:	40020000 	.word	0x40020000

08014254 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8014254:	b580      	push	{r7, lr}
 8014256:	b082      	sub	sp, #8
 8014258:	af00      	add	r7, sp, #0
 801425a:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	681b      	ldr	r3, [r3, #0]
 8014260:	4a1b      	ldr	r2, [pc, #108]	; (80142d0 <HAL_CAN_MspDeInit+0x7c>)
 8014262:	4293      	cmp	r3, r2
 8014264:	d110      	bne.n	8014288 <HAL_CAN_MspDeInit+0x34>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8014266:	4a1b      	ldr	r2, [pc, #108]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 8014268:	4b1a      	ldr	r3, [pc, #104]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 801426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801426c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8014270:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_14);
 8014272:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8014276:	4818      	ldr	r0, [pc, #96]	; (80142d8 <HAL_CAN_MspDeInit+0x84>)
 8014278:	f7ef f9c8 	bl	800360c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 801427c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014280:	4816      	ldr	r0, [pc, #88]	; (80142dc <HAL_CAN_MspDeInit+0x88>)
 8014282:	f7ef f9c3 	bl	800360c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN3_MspDeInit 1 */

  /* USER CODE END CAN3_MspDeInit 1 */
  }
} 
 8014286:	e01f      	b.n	80142c8 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN2)
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	4a14      	ldr	r2, [pc, #80]	; (80142e0 <HAL_CAN_MspDeInit+0x8c>)
 801428e:	4293      	cmp	r3, r2
 8014290:	d10a      	bne.n	80142a8 <HAL_CAN_MspDeInit+0x54>
      __HAL_RCC_CAN2_CLK_DISABLE();
 8014292:	4a10      	ldr	r2, [pc, #64]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 8014294:	4b0f      	ldr	r3, [pc, #60]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 8014296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014298:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801429c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 801429e:	2160      	movs	r1, #96	; 0x60
 80142a0:	480e      	ldr	r0, [pc, #56]	; (80142dc <HAL_CAN_MspDeInit+0x88>)
 80142a2:	f7ef f9b3 	bl	800360c <HAL_GPIO_DeInit>
} 
 80142a6:	e00f      	b.n	80142c8 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN3)
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	681b      	ldr	r3, [r3, #0]
 80142ac:	4a0d      	ldr	r2, [pc, #52]	; (80142e4 <HAL_CAN_MspDeInit+0x90>)
 80142ae:	4293      	cmp	r3, r2
 80142b0:	d10a      	bne.n	80142c8 <HAL_CAN_MspDeInit+0x74>
      __HAL_RCC_CAN3_CLK_DISABLE();
 80142b2:	4a08      	ldr	r2, [pc, #32]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 80142b4:	4b07      	ldr	r3, [pc, #28]	; (80142d4 <HAL_CAN_MspDeInit+0x80>)
 80142b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80142b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80142bc:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_15);
 80142be:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 80142c2:	4809      	ldr	r0, [pc, #36]	; (80142e8 <HAL_CAN_MspDeInit+0x94>)
 80142c4:	f7ef f9a2 	bl	800360c <HAL_GPIO_DeInit>
} 
 80142c8:	bf00      	nop
 80142ca:	3708      	adds	r7, #8
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	40006400 	.word	0x40006400
 80142d4:	40023800 	.word	0x40023800
 80142d8:	40021c00 	.word	0x40021c00
 80142dc:	40020400 	.word	0x40020400
 80142e0:	40006800 	.word	0x40006800
 80142e4:	40003400 	.word	0x40003400
 80142e8:	40020000 	.word	0x40020000

080142ec <HAL_DMA2D_MspInit>:
  }

}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 80142ec:	b480      	push	{r7}
 80142ee:	b085      	sub	sp, #20
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	681b      	ldr	r3, [r3, #0]
 80142f8:	4a0a      	ldr	r2, [pc, #40]	; (8014324 <HAL_DMA2D_MspInit+0x38>)
 80142fa:	4293      	cmp	r3, r2
 80142fc:	d10b      	bne.n	8014316 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80142fe:	4a0a      	ldr	r2, [pc, #40]	; (8014328 <HAL_DMA2D_MspInit+0x3c>)
 8014300:	4b09      	ldr	r3, [pc, #36]	; (8014328 <HAL_DMA2D_MspInit+0x3c>)
 8014302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014304:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8014308:	6313      	str	r3, [r2, #48]	; 0x30
 801430a:	4b07      	ldr	r3, [pc, #28]	; (8014328 <HAL_DMA2D_MspInit+0x3c>)
 801430c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801430e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014312:	60fb      	str	r3, [r7, #12]
 8014314:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8014316:	bf00      	nop
 8014318:	3714      	adds	r7, #20
 801431a:	46bd      	mov	sp, r7
 801431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014320:	4770      	bx	lr
 8014322:	bf00      	nop
 8014324:	4002b000 	.word	0x4002b000
 8014328:	40023800 	.word	0x40023800

0801432c <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 801432c:	b580      	push	{r7, lr}
 801432e:	b084      	sub	sp, #16
 8014330:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 0 */

	/* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
	DSI_PLLInitTypeDef dsiPllInit;

	uint32_t laneByteClk_kHz = 0;
 8014332:	2300      	movs	r3, #0
 8014334:	60fb      	str	r3, [r7, #12]

	hdsi.Instance = DSI;
 8014336:	4b1e      	ldr	r3, [pc, #120]	; (80143b0 <MX_DSIHOST_DSI_Init+0x84>)
 8014338:	4a1e      	ldr	r2, [pc, #120]	; (80143b4 <MX_DSIHOST_DSI_Init+0x88>)
 801433a:	601a      	str	r2, [r3, #0]

	//HAL_DSI_DeInit(&(hdsi));

	dsiPllInit.PLLNDIV  = 100;
 801433c:	2364      	movs	r3, #100	; 0x64
 801433e:	603b      	str	r3, [r7, #0]
	dsiPllInit.PLLIDF   = 5;
 8014340:	2305      	movs	r3, #5
 8014342:	607b      	str	r3, [r7, #4]
	dsiPllInit.PLLODF  = 1;
 8014344:	2301      	movs	r3, #1
 8014346:	60bb      	str	r3, [r7, #8]
	laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8014348:	f24f 4324 	movw	r3, #62500	; 0xf424
 801434c:	60fb      	str	r3, [r7, #12]

	/* Set number of Lanes */
	hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 801434e:	4b18      	ldr	r3, [pc, #96]	; (80143b0 <MX_DSIHOST_DSI_Init+0x84>)
 8014350:	2201      	movs	r2, #1
 8014352:	60da      	str	r2, [r3, #12]

	/* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
	hdsi.Init.TXEscapeCkdiv = laneByteClk_kHz/15625;
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	4a18      	ldr	r2, [pc, #96]	; (80143b8 <MX_DSIHOST_DSI_Init+0x8c>)
 8014358:	fba2 2303 	umull	r2, r3, r2, r3
 801435c:	0b1b      	lsrs	r3, r3, #12
 801435e:	4a14      	ldr	r2, [pc, #80]	; (80143b0 <MX_DSIHOST_DSI_Init+0x84>)
 8014360:	6093      	str	r3, [r2, #8]

	if (HAL_DSI_Init(&(hdsi), &(dsiPllInit)))
 8014362:	463b      	mov	r3, r7
 8014364:	4619      	mov	r1, r3
 8014366:	4812      	ldr	r0, [pc, #72]	; (80143b0 <MX_DSIHOST_DSI_Init+0x84>)
 8014368:	f7ee fc08 	bl	8002b7c <HAL_DSI_Init>
 801436c:	4603      	mov	r3, r0
 801436e:	2b00      	cmp	r3, #0
 8014370:	d003      	beq.n	801437a <MX_DSIHOST_DSI_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 8014372:	2157      	movs	r1, #87	; 0x57
 8014374:	4811      	ldr	r0, [pc, #68]	; (80143bc <MX_DSIHOST_DSI_Init+0x90>)
 8014376:	f007 f893 	bl	801b4a0 <_Error_Handler>
	}
	  /* Configure the D-PHY Timings */
	  dsiPhyInit.ClockLaneHS2LPTime = 0x14;
 801437a:	4b11      	ldr	r3, [pc, #68]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 801437c:	2214      	movs	r2, #20
 801437e:	601a      	str	r2, [r3, #0]
	  dsiPhyInit.ClockLaneLP2HSTime = 0x14;
 8014380:	4b0f      	ldr	r3, [pc, #60]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 8014382:	2214      	movs	r2, #20
 8014384:	605a      	str	r2, [r3, #4]
	  dsiPhyInit.DataLaneHS2LPTime = 0x0A;
 8014386:	4b0e      	ldr	r3, [pc, #56]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 8014388:	220a      	movs	r2, #10
 801438a:	609a      	str	r2, [r3, #8]
	  dsiPhyInit.DataLaneLP2HSTime = 0x0A;
 801438c:	4b0c      	ldr	r3, [pc, #48]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 801438e:	220a      	movs	r2, #10
 8014390:	60da      	str	r2, [r3, #12]
	  dsiPhyInit.DataLaneMaxReadTime = 0x00;
 8014392:	4b0b      	ldr	r3, [pc, #44]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 8014394:	2200      	movs	r2, #0
 8014396:	611a      	str	r2, [r3, #16]
	  dsiPhyInit.StopWaitTime = 0x0;
 8014398:	4b09      	ldr	r3, [pc, #36]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 801439a:	2200      	movs	r2, #0
 801439c:	615a      	str	r2, [r3, #20]
	  HAL_DSI_ConfigPhyTimer(&hdsi, &dsiPhyInit);
 801439e:	4908      	ldr	r1, [pc, #32]	; (80143c0 <MX_DSIHOST_DSI_Init+0x94>)
 80143a0:	4803      	ldr	r0, [pc, #12]	; (80143b0 <MX_DSIHOST_DSI_Init+0x84>)
 80143a2:	f7ee fef5 	bl	8003190 <HAL_DSI_ConfigPhyTimer>
	/* USER CODE END 0 */
}
 80143a6:	bf00      	nop
 80143a8:	3710      	adds	r7, #16
 80143aa:	46bd      	mov	sp, r7
 80143ac:	bd80      	pop	{r7, pc}
 80143ae:	bf00      	nop
 80143b0:	20030f20 	.word	0x20030f20
 80143b4:	40016c00 	.word	0x40016c00
 80143b8:	431bde83 	.word	0x431bde83
 80143bc:	0801f9c4 	.word	0x0801f9c4
 80143c0:	20030f3c 	.word	0x20030f3c

080143c4 <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 80143c4:	b480      	push	{r7}
 80143c6:	b085      	sub	sp, #20
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	6078      	str	r0, [r7, #4]

	if(dsiHandle->Instance==DSI)
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	4a0a      	ldr	r2, [pc, #40]	; (80143fc <HAL_DSI_MspInit+0x38>)
 80143d2:	4293      	cmp	r3, r2
 80143d4:	d10b      	bne.n	80143ee <HAL_DSI_MspInit+0x2a>
	{
		/* USER CODE BEGIN DSI_MspInit 0 */

		/* USER CODE END DSI_MspInit 0 */
		/* DSI clock enable */
		__HAL_RCC_DSI_CLK_ENABLE();
 80143d6:	4a0a      	ldr	r2, [pc, #40]	; (8014400 <HAL_DSI_MspInit+0x3c>)
 80143d8:	4b09      	ldr	r3, [pc, #36]	; (8014400 <HAL_DSI_MspInit+0x3c>)
 80143da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80143dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80143e0:	6453      	str	r3, [r2, #68]	; 0x44
 80143e2:	4b07      	ldr	r3, [pc, #28]	; (8014400 <HAL_DSI_MspInit+0x3c>)
 80143e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80143e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80143ea:	60fb      	str	r3, [r7, #12]
 80143ec:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN DSI_MspInit 1 */

		/* USER CODE END DSI_MspInit 1 */
	}
}
 80143ee:	bf00      	nop
 80143f0:	3714      	adds	r7, #20
 80143f2:	46bd      	mov	sp, r7
 80143f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143f8:	4770      	bx	lr
 80143fa:	bf00      	nop
 80143fc:	40016c00 	.word	0x40016c00
 8014400:	40023800 	.word	0x40023800

08014404 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8014404:	b580      	push	{r7, lr}
 8014406:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8014408:	4904      	ldr	r1, [pc, #16]	; (801441c <MX_FATFS_Init+0x18>)
 801440a:	4805      	ldr	r0, [pc, #20]	; (8014420 <MX_FATFS_Init+0x1c>)
 801440c:	f7fd fb6e 	bl	8011aec <FATFS_LinkDriver>
 8014410:	4603      	mov	r3, r0
 8014412:	461a      	mov	r2, r3
 8014414:	4b03      	ldr	r3, [pc, #12]	; (8014424 <MX_FATFS_Init+0x20>)
 8014416:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8014418:	bf00      	nop
 801441a:	bd80      	pop	{r7, pc}
 801441c:	20030f54 	.word	0x20030f54
 8014420:	080239f4 	.word	0x080239f4
 8014424:	200313bc 	.word	0x200313bc

08014428 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8014428:	b480      	push	{r7}
 801442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801442c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 801442e:	4618      	mov	r0, r3
 8014430:	46bd      	mov	sp, r7
 8014432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014436:	4770      	bx	lr

08014438 <MX_FMC_Init>:
NOR_HandleTypeDef hnor1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8014438:	b480      	push	{r7}
 801443a:	af00      	add	r7, sp, #0
	//  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
	//  {
	//    _Error_Handler(__FILE__, __LINE__);
	//  }

}
 801443c:	bf00      	nop
 801443e:	46bd      	mov	sp, r7
 8014440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014444:	4770      	bx	lr
	...

08014448 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8014448:	b580      	push	{r7, lr}
 801444a:	b08a      	sub	sp, #40	; 0x28
 801444c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FMC_MspInit 0 */

	GPIO_InitTypeDef gpio_init_structure;

	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 801444e:	4a4a      	ldr	r2, [pc, #296]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014450:	4b49      	ldr	r3, [pc, #292]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014454:	f043 0301 	orr.w	r3, r3, #1
 8014458:	6393      	str	r3, [r2, #56]	; 0x38
 801445a:	4b47      	ldr	r3, [pc, #284]	; (8014578 <HAL_FMC_MspInit+0x130>)
 801445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801445e:	f003 0301 	and.w	r3, r3, #1
 8014462:	613b      	str	r3, [r7, #16]
 8014464:	693b      	ldr	r3, [r7, #16]

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8014466:	4a44      	ldr	r2, [pc, #272]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014468:	4b43      	ldr	r3, [pc, #268]	; (8014578 <HAL_FMC_MspInit+0x130>)
 801446a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801446c:	f043 0308 	orr.w	r3, r3, #8
 8014470:	6313      	str	r3, [r2, #48]	; 0x30
 8014472:	4b41      	ldr	r3, [pc, #260]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014476:	f003 0308 	and.w	r3, r3, #8
 801447a:	60fb      	str	r3, [r7, #12]
 801447c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 801447e:	4a3e      	ldr	r2, [pc, #248]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014480:	4b3d      	ldr	r3, [pc, #244]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014484:	f043 0310 	orr.w	r3, r3, #16
 8014488:	6313      	str	r3, [r2, #48]	; 0x30
 801448a:	4b3b      	ldr	r3, [pc, #236]	; (8014578 <HAL_FMC_MspInit+0x130>)
 801448c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801448e:	f003 0310 	and.w	r3, r3, #16
 8014492:	60bb      	str	r3, [r7, #8]
 8014494:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8014496:	4a38      	ldr	r2, [pc, #224]	; (8014578 <HAL_FMC_MspInit+0x130>)
 8014498:	4b37      	ldr	r3, [pc, #220]	; (8014578 <HAL_FMC_MspInit+0x130>)
 801449a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801449c:	f043 0320 	orr.w	r3, r3, #32
 80144a0:	6313      	str	r3, [r2, #48]	; 0x30
 80144a2:	4b35      	ldr	r3, [pc, #212]	; (8014578 <HAL_FMC_MspInit+0x130>)
 80144a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80144a6:	f003 0320 	and.w	r3, r3, #32
 80144aa:	607b      	str	r3, [r7, #4]
 80144ac:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80144ae:	4a32      	ldr	r2, [pc, #200]	; (8014578 <HAL_FMC_MspInit+0x130>)
 80144b0:	4b31      	ldr	r3, [pc, #196]	; (8014578 <HAL_FMC_MspInit+0x130>)
 80144b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80144b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80144b8:	6313      	str	r3, [r2, #48]	; 0x30
 80144ba:	4b2f      	ldr	r3, [pc, #188]	; (8014578 <HAL_FMC_MspInit+0x130>)
 80144bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80144be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80144c2:	603b      	str	r3, [r7, #0]
 80144c4:	683b      	ldr	r3, [r7, #0]
	   +---------------------+
	 */

	/* GPIOC configuration */

	gpio_init_structure.Pin = GPIO_PIN_8;
 80144c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80144ca:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80144cc:	2302      	movs	r3, #2
 80144ce:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull = GPIO_NOPULL;
 80144d0:	2300      	movs	r3, #0
 80144d2:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80144d4:	2303      	movs	r3, #3
 80144d6:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF9_FMC;
 80144d8:	2309      	movs	r3, #9
 80144da:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 80144dc:	f107 0314 	add.w	r3, r7, #20
 80144e0:	4619      	mov	r1, r3
 80144e2:	4826      	ldr	r0, [pc, #152]	; (801457c <HAL_FMC_MspInit+0x134>)
 80144e4:	f7ee fee8 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOD configuration */
	gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80144e8:	2301      	movs	r3, #1
 80144ea:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 80144ec:	2300      	movs	r3, #0
 80144ee:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80144f0:	2302      	movs	r3, #2
 80144f2:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pin 	  = GPIO_PIN_2 | GPIO_PIN_3 ;
 80144f4:	230c      	movs	r3, #12
 80144f6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80144f8:	f107 0314 	add.w	r3, r7, #20
 80144fc:	4619      	mov	r1, r3
 80144fe:	4820      	ldr	r0, [pc, #128]	; (8014580 <HAL_FMC_MspInit+0x138>)
 8014500:	f7ee feda 	bl	80032b8 <HAL_GPIO_Init>

	gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8014504:	2302      	movs	r3, #2
 8014506:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 8014508:	2300      	movs	r3, #0
 801450a:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 801450c:	2303      	movs	r3, #3
 801450e:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8014510:	230c      	movs	r3, #12
 8014512:	627b      	str	r3, [r7, #36]	; 0x24

	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_4  |\
 8014514:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8014518:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_8  | GPIO_PIN_9  |\
								GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
								GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 |\
								GPIO_PIN_6  | GPIO_PIN_7;
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 801451a:	f107 0314 	add.w	r3, r7, #20
 801451e:	4619      	mov	r1, r3
 8014520:	4817      	ldr	r0, [pc, #92]	; (8014580 <HAL_FMC_MspInit+0x138>)
 8014522:	f7ee fec9 	bl	80032b8 <HAL_GPIO_Init>


	gpio_init_structure.Pin   = GPIO_PIN_4 ;
 8014526:	2310      	movs	r3, #16
 8014528:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 801452a:	2300      	movs	r3, #0
 801452c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 801452e:	f107 0314 	add.w	r3, r7, #20
 8014532:	4619      	mov	r1, r3
 8014534:	4812      	ldr	r0, [pc, #72]	; (8014580 <HAL_FMC_MspInit+0x138>)
 8014536:	f7ee febf 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOE configuration */
	gpio_init_structure.Pin   = GPIO_PIN_2  | GPIO_PIN_3  | GPIO_PIN_4  |\
 801453a:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 801453e:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_6  |	GPIO_PIN_7  |\
								GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |\
								GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |\
								GPIO_PIN_14 | GPIO_PIN_15;
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8014540:	f107 0314 	add.w	r3, r7, #20
 8014544:	4619      	mov	r1, r3
 8014546:	480f      	ldr	r0, [pc, #60]	; (8014584 <HAL_FMC_MspInit+0x13c>)
 8014548:	f7ee feb6 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOF configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2  |\
 801454c:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8014550:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  | GPIO_PIN_5  |\
								GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
								GPIO_PIN_15;
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8014552:	f107 0314 	add.w	r3, r7, #20
 8014556:	4619      	mov	r1, r3
 8014558:	480b      	ldr	r0, [pc, #44]	; (8014588 <HAL_FMC_MspInit+0x140>)
 801455a:	f7ee fead 	bl	80032b8 <HAL_GPIO_Init>

	/* GPIOG configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2 |\
 801455e:	f246 033f 	movw	r3, #24639	; 0x603f
 8014562:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  |	GPIO_PIN_5 |\
								GPIO_PIN_13 | GPIO_PIN_14;
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8014564:	f107 0314 	add.w	r3, r7, #20
 8014568:	4619      	mov	r1, r3
 801456a:	4808      	ldr	r0, [pc, #32]	; (801458c <HAL_FMC_MspInit+0x144>)
 801456c:	f7ee fea4 	bl	80032b8 <HAL_GPIO_Init>


	//  /* USER CODE BEGIN FMC_MspInit 1 */
	//
	//  /* USER CODE END FMC_MspInit 1 */
}
 8014570:	bf00      	nop
 8014572:	3728      	adds	r7, #40	; 0x28
 8014574:	46bd      	mov	sp, r7
 8014576:	bd80      	pop	{r7, pc}
 8014578:	40023800 	.word	0x40023800
 801457c:	40020800 	.word	0x40020800
 8014580:	40020c00 	.word	0x40020c00
 8014584:	40021000 	.word	0x40021000
 8014588:	40021400 	.word	0x40021400
 801458c:	40021800 	.word	0x40021800

08014590 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 8014590:	b580      	push	{r7, lr}
 8014592:	b082      	sub	sp, #8
 8014594:	af00      	add	r7, sp, #0
 8014596:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspInit 0 */

	/* USER CODE END NOR_MspInit 0 */
	HAL_FMC_MspInit();
 8014598:	f7ff ff56 	bl	8014448 <HAL_FMC_MspInit>
	/* USER CODE BEGIN NOR_MspInit 1 */

	/* USER CODE END NOR_MspInit 1 */
}
 801459c:	bf00      	nop
 801459e:	3708      	adds	r7, #8
 80145a0:	46bd      	mov	sp, r7
 80145a2:	bd80      	pop	{r7, pc}

080145a4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b082      	sub	sp, #8
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspInit 0 */

	/* USER CODE END SRAM_MspInit 0 */
	HAL_FMC_MspInit();
 80145ac:	f7ff ff4c 	bl	8014448 <HAL_FMC_MspInit>
	/* USER CODE BEGIN SRAM_MspInit 1 */

	/* USER CODE END SRAM_MspInit 1 */
}
 80145b0:	bf00      	nop
 80145b2:	3708      	adds	r7, #8
 80145b4:	46bd      	mov	sp, r7
 80145b6:	bd80      	pop	{r7, pc}

080145b8 <HAL_FMC_MspDeInit>:

static uint32_t FMC_DeInitialized = 0;

static void HAL_FMC_MspDeInit(void){
 80145b8:	b580      	push	{r7, lr}
 80145ba:	af00      	add	r7, sp, #0
   +---------------------+

	 */

	/* USER CODE END FMC_MspDeInit 0 */
	if (FMC_DeInitialized) {
 80145bc:	4b14      	ldr	r3, [pc, #80]	; (8014610 <HAL_FMC_MspDeInit+0x58>)
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d122      	bne.n	801460a <HAL_FMC_MspDeInit+0x52>
		return;
	}
	FMC_DeInitialized = 1;
 80145c4:	4b12      	ldr	r3, [pc, #72]	; (8014610 <HAL_FMC_MspDeInit+0x58>)
 80145c6:	2201      	movs	r2, #1
 80145c8:	601a      	str	r2, [r3, #0]
	/* Peripheral clock enable */
	__HAL_RCC_FMC_CLK_DISABLE();
 80145ca:	4a12      	ldr	r2, [pc, #72]	; (8014614 <HAL_FMC_MspDeInit+0x5c>)
 80145cc:	4b11      	ldr	r3, [pc, #68]	; (8014614 <HAL_FMC_MspDeInit+0x5c>)
 80145ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80145d0:	f023 0301 	bic.w	r3, r3, #1
 80145d4:	6393      	str	r3, [r2, #56]	; 0x38


	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80145d6:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 80145da:	480f      	ldr	r0, [pc, #60]	; (8014618 <HAL_FMC_MspDeInit+0x60>)
 80145dc:	f7ef f816 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
			|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80145e0:	f24f 013f 	movw	r1, #61503	; 0xf03f
 80145e4:	480d      	ldr	r0, [pc, #52]	; (801461c <HAL_FMC_MspDeInit+0x64>)
 80145e6:	f7ef f811 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80145ea:	f246 013f 	movw	r1, #24639	; 0x603f
 80145ee:	480c      	ldr	r0, [pc, #48]	; (8014620 <HAL_FMC_MspDeInit+0x68>)
 80145f0:	f7ef f80c 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_14);

	HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80145f4:	f64f 71f3 	movw	r1, #65523	; 0xfff3
 80145f8:	480a      	ldr	r0, [pc, #40]	; (8014624 <HAL_FMC_MspDeInit+0x6c>)
 80145fa:	f7ef f807 	bl	800360c <HAL_GPIO_DeInit>
			|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
			|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
			|GPIO_PIN_6|GPIO_PIN_7);

	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 80145fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8014602:	4809      	ldr	r0, [pc, #36]	; (8014628 <HAL_FMC_MspDeInit+0x70>)
 8014604:	f7ef f802 	bl	800360c <HAL_GPIO_DeInit>
 8014608:	e000      	b.n	801460c <HAL_FMC_MspDeInit+0x54>
		return;
 801460a:	bf00      	nop

	/* USER CODE BEGIN FMC_MspDeInit 1 */

	/* USER CODE END FMC_MspDeInit 1 */
}
 801460c:	bd80      	pop	{r7, pc}
 801460e:	bf00      	nop
 8014610:	20020a48 	.word	0x20020a48
 8014614:	40023800 	.word	0x40023800
 8014618:	40021000 	.word	0x40021000
 801461c:	40021400 	.word	0x40021400
 8014620:	40021800 	.word	0x40021800
 8014624:	40020c00 	.word	0x40020c00
 8014628:	40020800 	.word	0x40020800

0801462c <HAL_NOR_MspDeInit>:

void HAL_NOR_MspDeInit(NOR_HandleTypeDef* norHandle){
 801462c:	b580      	push	{r7, lr}
 801462e:	b082      	sub	sp, #8
 8014630:	af00      	add	r7, sp, #0
 8014632:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspDeInit 0 */

	/* USER CODE END NOR_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 8014634:	f7ff ffc0 	bl	80145b8 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN NOR_MspDeInit 1 */

	/* USER CODE END NOR_MspDeInit 1 */
}
 8014638:	bf00      	nop
 801463a:	3708      	adds	r7, #8
 801463c:	46bd      	mov	sp, r7
 801463e:	bd80      	pop	{r7, pc}

08014640 <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 8014640:	b580      	push	{r7, lr}
 8014642:	b082      	sub	sp, #8
 8014644:	af00      	add	r7, sp, #0
 8014646:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspDeInit 0 */

	/* USER CODE END SRAM_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 8014648:	f7ff ffb6 	bl	80145b8 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN SRAM_MspDeInit 1 */

	/* USER CODE END SRAM_MspDeInit 1 */
}
 801464c:	bf00      	nop
 801464e:	3708      	adds	r7, #8
 8014650:	46bd      	mov	sp, r7
 8014652:	bd80      	pop	{r7, pc}

08014654 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8014654:	b580      	push	{r7, lr}
 8014656:	b090      	sub	sp, #64	; 0x40
 8014658:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801465a:	4ab0      	ldr	r2, [pc, #704]	; (801491c <MX_GPIO_Init+0x2c8>)
 801465c:	4baf      	ldr	r3, [pc, #700]	; (801491c <MX_GPIO_Init+0x2c8>)
 801465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014660:	f043 0310 	orr.w	r3, r3, #16
 8014664:	6313      	str	r3, [r2, #48]	; 0x30
 8014666:	4bad      	ldr	r3, [pc, #692]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801466a:	f003 0310 	and.w	r3, r3, #16
 801466e:	62bb      	str	r3, [r7, #40]	; 0x28
 8014670:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8014672:	4aaa      	ldr	r2, [pc, #680]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014674:	4ba9      	ldr	r3, [pc, #676]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801467c:	6313      	str	r3, [r2, #48]	; 0x30
 801467e:	4ba7      	ldr	r3, [pc, #668]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014686:	627b      	str	r3, [r7, #36]	; 0x24
 8014688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801468a:	4aa4      	ldr	r2, [pc, #656]	; (801491c <MX_GPIO_Init+0x2c8>)
 801468c:	4ba3      	ldr	r3, [pc, #652]	; (801491c <MX_GPIO_Init+0x2c8>)
 801468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014690:	f043 0304 	orr.w	r3, r3, #4
 8014694:	6313      	str	r3, [r2, #48]	; 0x30
 8014696:	4ba1      	ldr	r3, [pc, #644]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801469a:	f003 0304 	and.w	r3, r3, #4
 801469e:	623b      	str	r3, [r7, #32]
 80146a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80146a2:	4a9e      	ldr	r2, [pc, #632]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146a4:	4b9d      	ldr	r3, [pc, #628]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146a8:	f043 0320 	orr.w	r3, r3, #32
 80146ac:	6313      	str	r3, [r2, #48]	; 0x30
 80146ae:	4b9b      	ldr	r3, [pc, #620]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146b2:	f003 0320 	and.w	r3, r3, #32
 80146b6:	61fb      	str	r3, [r7, #28]
 80146b8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80146ba:	4a98      	ldr	r2, [pc, #608]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146bc:	4b97      	ldr	r3, [pc, #604]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80146c4:	6313      	str	r3, [r2, #48]	; 0x30
 80146c6:	4b95      	ldr	r3, [pc, #596]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80146ce:	61bb      	str	r3, [r7, #24]
 80146d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80146d2:	4a92      	ldr	r2, [pc, #584]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146d4:	4b91      	ldr	r3, [pc, #580]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146d8:	f043 0301 	orr.w	r3, r3, #1
 80146dc:	6313      	str	r3, [r2, #48]	; 0x30
 80146de:	4b8f      	ldr	r3, [pc, #572]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146e2:	f003 0301 	and.w	r3, r3, #1
 80146e6:	617b      	str	r3, [r7, #20]
 80146e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80146ea:	4a8c      	ldr	r2, [pc, #560]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146ec:	4b8b      	ldr	r3, [pc, #556]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146f0:	f043 0302 	orr.w	r3, r3, #2
 80146f4:	6313      	str	r3, [r2, #48]	; 0x30
 80146f6:	4b89      	ldr	r3, [pc, #548]	; (801491c <MX_GPIO_Init+0x2c8>)
 80146f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80146fa:	f003 0302 	and.w	r3, r3, #2
 80146fe:	613b      	str	r3, [r7, #16]
 8014700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8014702:	4a86      	ldr	r2, [pc, #536]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014704:	4b85      	ldr	r3, [pc, #532]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014708:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801470c:	6313      	str	r3, [r2, #48]	; 0x30
 801470e:	4b83      	ldr	r3, [pc, #524]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014712:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8014716:	60fb      	str	r3, [r7, #12]
 8014718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 801471a:	4a80      	ldr	r2, [pc, #512]	; (801491c <MX_GPIO_Init+0x2c8>)
 801471c:	4b7f      	ldr	r3, [pc, #508]	; (801491c <MX_GPIO_Init+0x2c8>)
 801471e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014724:	6313      	str	r3, [r2, #48]	; 0x30
 8014726:	4b7d      	ldr	r3, [pc, #500]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801472a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801472e:	60bb      	str	r3, [r7, #8]
 8014730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8014732:	4a7a      	ldr	r2, [pc, #488]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014734:	4b79      	ldr	r3, [pc, #484]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014738:	f043 0308 	orr.w	r3, r3, #8
 801473c:	6313      	str	r3, [r2, #48]	; 0x30
 801473e:	4b77      	ldr	r3, [pc, #476]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014742:	f003 0308 	and.w	r3, r3, #8
 8014746:	607b      	str	r3, [r7, #4]
 8014748:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 801474a:	4a74      	ldr	r2, [pc, #464]	; (801491c <MX_GPIO_Init+0x2c8>)
 801474c:	4b73      	ldr	r3, [pc, #460]	; (801491c <MX_GPIO_Init+0x2c8>)
 801474e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014750:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8014754:	6313      	str	r3, [r2, #48]	; 0x30
 8014756:	4b71      	ldr	r3, [pc, #452]	; (801491c <MX_GPIO_Init+0x2c8>)
 8014758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801475a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801475e:	603b      	str	r3, [r7, #0]
 8014760:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 8014762:	2200      	movs	r2, #0
 8014764:	f24a 210d 	movw	r1, #41485	; 0xa20d
 8014768:	486d      	ldr	r0, [pc, #436]	; (8014920 <MX_GPIO_Init+0x2cc>)
 801476a:	f7ef f873 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 801476e:	2200      	movs	r2, #0
 8014770:	f24f 0101 	movw	r1, #61441	; 0xf001
 8014774:	486b      	ldr	r0, [pc, #428]	; (8014924 <MX_GPIO_Init+0x2d0>)
 8014776:	f7ef f86d 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7, GPIO_PIN_RESET);
 801477a:	2200      	movs	r2, #0
 801477c:	2187      	movs	r1, #135	; 0x87
 801477e:	486a      	ldr	r0, [pc, #424]	; (8014928 <MX_GPIO_Init+0x2d4>)
 8014780:	f7ef f868 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8014784:	2200      	movs	r2, #0
 8014786:	f24f 013f 	movw	r1, #61503	; 0xf03f
 801478a:	4868      	ldr	r0, [pc, #416]	; (801492c <MX_GPIO_Init+0x2d8>)
 801478c:	f7ef f862 	bl	8003854 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8014790:	2200      	movs	r2, #0
 8014792:	210c      	movs	r1, #12
 8014794:	4866      	ldr	r0, [pc, #408]	; (8014930 <MX_GPIO_Init+0x2dc>)
 8014796:	f7ef f85d 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 801479a:	2200      	movs	r2, #0
 801479c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80147a0:	4864      	ldr	r0, [pc, #400]	; (8014934 <MX_GPIO_Init+0x2e0>)
 80147a2:	f7ef f857 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80147a6:	2200      	movs	r2, #0
 80147a8:	21e0      	movs	r1, #224	; 0xe0
 80147aa:	4863      	ldr	r0, [pc, #396]	; (8014938 <MX_GPIO_Init+0x2e4>)
 80147ac:	f7ef f852 	bl	8003854 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI8 PI10 PI11 PI4 
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4 
 80147b0:	f44f 635f 	mov.w	r3, #3568	; 0xdf0
 80147b4:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80147b6:	2300      	movs	r3, #0
 80147b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147ba:	2300      	movs	r3, #0
 80147bc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80147be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80147c2:	4619      	mov	r1, r3
 80147c4:	4857      	ldr	r0, [pc, #348]	; (8014924 <MX_GPIO_Init+0x2d0>)
 80147c6:	f7ee fd77 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 PC0 PC2 
                           PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 80147ca:	f24a 230d 	movw	r3, #41485	; 0xa20d
 80147ce:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80147d0:	2301      	movs	r3, #1
 80147d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147d4:	2300      	movs	r3, #0
 80147d6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80147d8:	2300      	movs	r3, #0
 80147da:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80147dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80147e0:	4619      	mov	r1, r3
 80147e2:	484f      	ldr	r0, [pc, #316]	; (8014920 <MX_GPIO_Init+0x2cc>)
 80147e4:	f7ee fd68 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80147e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80147ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80147ee:	2300      	movs	r3, #0
 80147f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80147f2:	2300      	movs	r3, #0
 80147f4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80147f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80147fa:	4619      	mov	r1, r3
 80147fc:	4848      	ldr	r0, [pc, #288]	; (8014920 <MX_GPIO_Init+0x2cc>)
 80147fe:	f7ee fd5b 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 
                           PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 8014802:	f24f 0301 	movw	r3, #61441	; 0xf001
 8014806:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8014808:	2301      	movs	r3, #1
 801480a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801480c:	2300      	movs	r3, #0
 801480e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014810:	2300      	movs	r3, #0
 8014812:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8014814:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014818:	4619      	mov	r1, r3
 801481a:	4842      	ldr	r0, [pc, #264]	; (8014924 <MX_GPIO_Init+0x2d0>)
 801481c:	f7ee fd4c 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 PH8 PH9 
                           PH10 PH11 PH12 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9 
 8014820:	f649 730c 	movw	r3, #40716	; 0x9f0c
 8014824:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014826:	2300      	movs	r3, #0
 8014828:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801482a:	2300      	movs	r3, #0
 801482c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801482e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014832:	4619      	mov	r1, r3
 8014834:	4841      	ldr	r0, [pc, #260]	; (801493c <MX_GPIO_Init+0x2e8>)
 8014836:	f7ee fd3f 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 801483a:	2387      	movs	r3, #135	; 0x87
 801483c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801483e:	2301      	movs	r3, #1
 8014840:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014842:	2300      	movs	r3, #0
 8014844:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014846:	2300      	movs	r3, #0
 8014848:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801484a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801484e:	4619      	mov	r1, r3
 8014850:	4835      	ldr	r0, [pc, #212]	; (8014928 <MX_GPIO_Init+0x2d4>)
 8014852:	f7ee fd31 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3 
                           PJ4 PJ5 PJ12 PJ13 
                           PJ14 PJ15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8014856:	f24f 033f 	movw	r3, #61503	; 0xf03f
 801485a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801485c:	2301      	movs	r3, #1
 801485e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014860:	2300      	movs	r3, #0
 8014862:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014864:	2300      	movs	r3, #0
 8014866:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8014868:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801486c:	4619      	mov	r1, r3
 801486e:	482f      	ldr	r0, [pc, #188]	; (801492c <MX_GPIO_Init+0x2d8>)
 8014870:	f7ee fd22 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG7 PG8 PG9 
                           PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8014874:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8014878:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801487a:	2300      	movs	r3, #0
 801487c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801487e:	2300      	movs	r3, #0
 8014880:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8014882:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014886:	4619      	mov	r1, r3
 8014888:	482a      	ldr	r0, [pc, #168]	; (8014934 <MX_GPIO_Init+0x2e0>)
 801488a:	f7ee fd15 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 801488e:	230c      	movs	r3, #12
 8014890:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8014892:	2301      	movs	r3, #1
 8014894:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014896:	2300      	movs	r3, #0
 8014898:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801489a:	2300      	movs	r3, #0
 801489c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801489e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80148a2:	4619      	mov	r1, r3
 80148a4:	4822      	ldr	r0, [pc, #136]	; (8014930 <MX_GPIO_Init+0x2dc>)
 80148a6:	f7ee fd07 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80148aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80148ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80148b0:	2301      	movs	r3, #1
 80148b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80148b4:	2300      	movs	r3, #0
 80148b6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80148b8:	2300      	movs	r3, #0
 80148ba:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80148bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80148c0:	4619      	mov	r1, r3
 80148c2:	481c      	ldr	r0, [pc, #112]	; (8014934 <MX_GPIO_Init+0x2e0>)
 80148c4:	f7ee fcf8 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80148c8:	2318      	movs	r3, #24
 80148ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80148cc:	2300      	movs	r3, #0
 80148ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80148d0:	2300      	movs	r3, #0
 80148d2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80148d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80148d8:	4619      	mov	r1, r3
 80148da:	4817      	ldr	r0, [pc, #92]	; (8014938 <MX_GPIO_Init+0x2e4>)
 80148dc:	f7ee fcec 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK5 PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80148e0:	23e0      	movs	r3, #224	; 0xe0
 80148e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80148e4:	2301      	movs	r3, #1
 80148e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80148e8:	2300      	movs	r3, #0
 80148ea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80148ec:	2300      	movs	r3, #0
 80148ee:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80148f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80148f4:	4619      	mov	r1, r3
 80148f6:	4810      	ldr	r0, [pc, #64]	; (8014938 <MX_GPIO_Init+0x2e4>)
 80148f8:	f7ee fcde 	bl	80032b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80148fc:	2310      	movs	r3, #16
 80148fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014900:	2300      	movs	r3, #0
 8014902:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014904:	2300      	movs	r3, #0
 8014906:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014908:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801490c:	4619      	mov	r1, r3
 801490e:	4806      	ldr	r0, [pc, #24]	; (8014928 <MX_GPIO_Init+0x2d4>)
 8014910:	f7ee fcd2 	bl	80032b8 <HAL_GPIO_Init>

}
 8014914:	bf00      	nop
 8014916:	3740      	adds	r7, #64	; 0x40
 8014918:	46bd      	mov	sp, r7
 801491a:	bd80      	pop	{r7, pc}
 801491c:	40023800 	.word	0x40023800
 8014920:	40020800 	.word	0x40020800
 8014924:	40022000 	.word	0x40022000
 8014928:	40020400 	.word	0x40020400
 801492c:	40022400 	.word	0x40022400
 8014930:	40020c00 	.word	0x40020c00
 8014934:	40021800 	.word	0x40021800
 8014938:	40022800 	.word	0x40022800
 801493c:	40021c00 	.word	0x40021c00

08014940 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8014940:	b580      	push	{r7, lr}
 8014942:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8014944:	4b1e      	ldr	r3, [pc, #120]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014946:	4a1f      	ldr	r2, [pc, #124]	; (80149c4 <MX_I2C2_Init+0x84>)
 8014948:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00A0A3F7;
 801494a:	4b1d      	ldr	r3, [pc, #116]	; (80149c0 <MX_I2C2_Init+0x80>)
 801494c:	4a1e      	ldr	r2, [pc, #120]	; (80149c8 <MX_I2C2_Init+0x88>)
 801494e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8014950:	4b1b      	ldr	r3, [pc, #108]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014952:	2200      	movs	r2, #0
 8014954:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8014956:	4b1a      	ldr	r3, [pc, #104]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014958:	2201      	movs	r2, #1
 801495a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 801495c:	4b18      	ldr	r3, [pc, #96]	; (80149c0 <MX_I2C2_Init+0x80>)
 801495e:	2200      	movs	r2, #0
 8014960:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8014962:	4b17      	ldr	r3, [pc, #92]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014964:	2200      	movs	r2, #0
 8014966:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8014968:	4b15      	ldr	r3, [pc, #84]	; (80149c0 <MX_I2C2_Init+0x80>)
 801496a:	2200      	movs	r2, #0
 801496c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 801496e:	4b14      	ldr	r3, [pc, #80]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014970:	2200      	movs	r2, #0
 8014972:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8014974:	4b12      	ldr	r3, [pc, #72]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014976:	2200      	movs	r2, #0
 8014978:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 801497a:	4811      	ldr	r0, [pc, #68]	; (80149c0 <MX_I2C2_Init+0x80>)
 801497c:	f7f0 fbea 	bl	8005154 <HAL_I2C_Init>
 8014980:	4603      	mov	r3, r0
 8014982:	2b00      	cmp	r3, #0
 8014984:	d003      	beq.n	801498e <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014986:	214d      	movs	r1, #77	; 0x4d
 8014988:	4810      	ldr	r0, [pc, #64]	; (80149cc <MX_I2C2_Init+0x8c>)
 801498a:	f006 fd89 	bl	801b4a0 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 801498e:	2100      	movs	r1, #0
 8014990:	480b      	ldr	r0, [pc, #44]	; (80149c0 <MX_I2C2_Init+0x80>)
 8014992:	f7f1 f9bb 	bl	8005d0c <HAL_I2CEx_ConfigAnalogFilter>
 8014996:	4603      	mov	r3, r0
 8014998:	2b00      	cmp	r3, #0
 801499a:	d003      	beq.n	80149a4 <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 801499c:	2154      	movs	r1, #84	; 0x54
 801499e:	480b      	ldr	r0, [pc, #44]	; (80149cc <MX_I2C2_Init+0x8c>)
 80149a0:	f006 fd7e 	bl	801b4a0 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80149a4:	2100      	movs	r1, #0
 80149a6:	4806      	ldr	r0, [pc, #24]	; (80149c0 <MX_I2C2_Init+0x80>)
 80149a8:	f7f1 f9fb 	bl	8005da2 <HAL_I2CEx_ConfigDigitalFilter>
 80149ac:	4603      	mov	r3, r0
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d003      	beq.n	80149ba <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80149b2:	215b      	movs	r1, #91	; 0x5b
 80149b4:	4805      	ldr	r0, [pc, #20]	; (80149cc <MX_I2C2_Init+0x8c>)
 80149b6:	f006 fd73 	bl	801b4a0 <_Error_Handler>
  }

}
 80149ba:	bf00      	nop
 80149bc:	bd80      	pop	{r7, pc}
 80149be:	bf00      	nop
 80149c0:	200313c0 	.word	0x200313c0
 80149c4:	40005800 	.word	0x40005800
 80149c8:	00a0a3f7 	.word	0x00a0a3f7
 80149cc:	0801f9dc 	.word	0x0801f9dc

080149d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80149d0:	b580      	push	{r7, lr}
 80149d2:	b088      	sub	sp, #32
 80149d4:	af00      	add	r7, sp, #0
 80149d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	681b      	ldr	r3, [r3, #0]
 80149dc:	4a11      	ldr	r2, [pc, #68]	; (8014a24 <HAL_I2C_MspInit+0x54>)
 80149de:	4293      	cmp	r3, r2
 80149e0:	d11b      	bne.n	8014a1a <HAL_I2C_MspInit+0x4a>
  
    /**I2C2 GPIO Configuration    
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80149e2:	2330      	movs	r3, #48	; 0x30
 80149e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80149e6:	2312      	movs	r3, #18
 80149e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80149ea:	2301      	movs	r3, #1
 80149ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80149ee:	2303      	movs	r3, #3
 80149f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80149f2:	2304      	movs	r3, #4
 80149f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80149f6:	f107 030c 	add.w	r3, r7, #12
 80149fa:	4619      	mov	r1, r3
 80149fc:	480a      	ldr	r0, [pc, #40]	; (8014a28 <HAL_I2C_MspInit+0x58>)
 80149fe:	f7ee fc5b 	bl	80032b8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8014a02:	4a0a      	ldr	r2, [pc, #40]	; (8014a2c <HAL_I2C_MspInit+0x5c>)
 8014a04:	4b09      	ldr	r3, [pc, #36]	; (8014a2c <HAL_I2C_MspInit+0x5c>)
 8014a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014a08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8014a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8014a0e:	4b07      	ldr	r3, [pc, #28]	; (8014a2c <HAL_I2C_MspInit+0x5c>)
 8014a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014a16:	60bb      	str	r3, [r7, #8]
 8014a18:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8014a1a:	bf00      	nop
 8014a1c:	3720      	adds	r7, #32
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}
 8014a22:	bf00      	nop
 8014a24:	40005800 	.word	0x40005800
 8014a28:	40021c00 	.word	0x40021c00
 8014a2c:	40023800 	.word	0x40023800

08014a30 <HAL_LTDC_MspInit>:
  }

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8014a30:	b480      	push	{r7}
 8014a32:	b085      	sub	sp, #20
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	6078      	str	r0, [r7, #4]

  if(ltdcHandle->Instance==LTDC)
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	681b      	ldr	r3, [r3, #0]
 8014a3c:	4a0a      	ldr	r2, [pc, #40]	; (8014a68 <HAL_LTDC_MspInit+0x38>)
 8014a3e:	4293      	cmp	r3, r2
 8014a40:	d10b      	bne.n	8014a5a <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8014a42:	4a0a      	ldr	r2, [pc, #40]	; (8014a6c <HAL_LTDC_MspInit+0x3c>)
 8014a44:	4b09      	ldr	r3, [pc, #36]	; (8014a6c <HAL_LTDC_MspInit+0x3c>)
 8014a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014a48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8014a4e:	4b07      	ldr	r3, [pc, #28]	; (8014a6c <HAL_LTDC_MspInit+0x3c>)
 8014a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014a52:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014a56:	60fb      	str	r3, [r7, #12]
 8014a58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8014a5a:	bf00      	nop
 8014a5c:	3714      	adds	r7, #20
 8014a5e:	46bd      	mov	sp, r7
 8014a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a64:	4770      	bx	lr
 8014a66:	bf00      	nop
 8014a68:	40016800 	.word	0x40016800
 8014a6c:	40023800 	.word	0x40023800

08014a70 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8014a70:	b580      	push	{r7, lr}
 8014a72:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8014a74:	4b1c      	ldr	r3, [pc, #112]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a76:	4a1d      	ldr	r2, [pc, #116]	; (8014aec <MX_SPI2_Init+0x7c>)
 8014a78:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8014a7a:	4b1b      	ldr	r3, [pc, #108]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a7c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8014a80:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8014a82:	4b19      	ldr	r3, [pc, #100]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a84:	2200      	movs	r2, #0
 8014a86:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8014a88:	4b17      	ldr	r3, [pc, #92]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a8a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8014a8e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8014a90:	4b15      	ldr	r3, [pc, #84]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a92:	2200      	movs	r2, #0
 8014a94:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8014a96:	4b14      	ldr	r3, [pc, #80]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a98:	2200      	movs	r2, #0
 8014a9a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8014a9c:	4b12      	ldr	r3, [pc, #72]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014aa2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8014aa4:	4b10      	ldr	r3, [pc, #64]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014aa6:	2238      	movs	r2, #56	; 0x38
 8014aa8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8014aaa:	4b0f      	ldr	r3, [pc, #60]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014aac:	2200      	movs	r2, #0
 8014aae:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8014ab0:	4b0d      	ldr	r3, [pc, #52]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8014ab6:	4b0c      	ldr	r3, [pc, #48]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014ab8:	2200      	movs	r2, #0
 8014aba:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8014abc:	4b0a      	ldr	r3, [pc, #40]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014abe:	2207      	movs	r2, #7
 8014ac0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8014ac2:	4b09      	ldr	r3, [pc, #36]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8014ac8:	4b07      	ldr	r3, [pc, #28]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014aca:	2208      	movs	r2, #8
 8014acc:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8014ace:	4806      	ldr	r0, [pc, #24]	; (8014ae8 <MX_SPI2_Init+0x78>)
 8014ad0:	f7f3 f85a 	bl	8007b88 <HAL_SPI_Init>
 8014ad4:	4603      	mov	r3, r0
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d003      	beq.n	8014ae2 <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014ada:	2154      	movs	r1, #84	; 0x54
 8014adc:	4804      	ldr	r0, [pc, #16]	; (8014af0 <MX_SPI2_Init+0x80>)
 8014ade:	f006 fcdf 	bl	801b4a0 <_Error_Handler>
  }

}
 8014ae2:	bf00      	nop
 8014ae4:	bd80      	pop	{r7, pc}
 8014ae6:	bf00      	nop
 8014ae8:	2003140c 	.word	0x2003140c
 8014aec:	40003800 	.word	0x40003800
 8014af0:	0801f9f0 	.word	0x0801f9f0

08014af4 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8014af4:	b580      	push	{r7, lr}
 8014af6:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8014af8:	4b1c      	ldr	r3, [pc, #112]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014afa:	4a1d      	ldr	r2, [pc, #116]	; (8014b70 <MX_SPI5_Init+0x7c>)
 8014afc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8014afe:	4b1b      	ldr	r3, [pc, #108]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8014b04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8014b06:	4b19      	ldr	r3, [pc, #100]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b08:	2200      	movs	r2, #0
 8014b0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8014b0c:	4b17      	ldr	r3, [pc, #92]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b0e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8014b12:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8014b14:	4b15      	ldr	r3, [pc, #84]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b16:	2200      	movs	r2, #0
 8014b18:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8014b1a:	4b14      	ldr	r3, [pc, #80]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b1c:	2200      	movs	r2, #0
 8014b1e:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8014b20:	4b12      	ldr	r3, [pc, #72]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014b26:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8014b28:	4b10      	ldr	r3, [pc, #64]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b2a:	2238      	movs	r2, #56	; 0x38
 8014b2c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8014b2e:	4b0f      	ldr	r3, [pc, #60]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b30:	2200      	movs	r2, #0
 8014b32:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8014b34:	4b0d      	ldr	r3, [pc, #52]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b36:	2200      	movs	r2, #0
 8014b38:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8014b3a:	4b0c      	ldr	r3, [pc, #48]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b3c:	2200      	movs	r2, #0
 8014b3e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8014b40:	4b0a      	ldr	r3, [pc, #40]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b42:	2207      	movs	r2, #7
 8014b44:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8014b46:	4b09      	ldr	r3, [pc, #36]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b48:	2200      	movs	r2, #0
 8014b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8014b4c:	4b07      	ldr	r3, [pc, #28]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b4e:	2208      	movs	r2, #8
 8014b50:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8014b52:	4806      	ldr	r0, [pc, #24]	; (8014b6c <MX_SPI5_Init+0x78>)
 8014b54:	f7f3 f818 	bl	8007b88 <HAL_SPI_Init>
 8014b58:	4603      	mov	r3, r0
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d003      	beq.n	8014b66 <MX_SPI5_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014b5e:	216c      	movs	r1, #108	; 0x6c
 8014b60:	4804      	ldr	r0, [pc, #16]	; (8014b74 <MX_SPI5_Init+0x80>)
 8014b62:	f006 fc9d 	bl	801b4a0 <_Error_Handler>
  }

}
 8014b66:	bf00      	nop
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	20031470 	.word	0x20031470
 8014b70:	40015000 	.word	0x40015000
 8014b74:	0801f9f0 	.word	0x0801f9f0

08014b78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b08a      	sub	sp, #40	; 0x28
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	681b      	ldr	r3, [r3, #0]
 8014b84:	4a2a      	ldr	r2, [pc, #168]	; (8014c30 <HAL_SPI_MspInit+0xb8>)
 8014b86:	4293      	cmp	r3, r2
 8014b88:	d11c      	bne.n	8014bc4 <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8014b8a:	4a2a      	ldr	r2, [pc, #168]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014b8c:	4b29      	ldr	r3, [pc, #164]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8014b94:	6413      	str	r3, [r2, #64]	; 0x40
 8014b96:	4b27      	ldr	r3, [pc, #156]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014b9e:	613b      	str	r3, [r7, #16]
 8014ba0:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8014ba2:	230e      	movs	r3, #14
 8014ba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014ba6:	2302      	movs	r3, #2
 8014ba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014baa:	2300      	movs	r3, #0
 8014bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014bae:	2303      	movs	r3, #3
 8014bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8014bb2:	2305      	movs	r3, #5
 8014bb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8014bb6:	f107 0314 	add.w	r3, r7, #20
 8014bba:	4619      	mov	r1, r3
 8014bbc:	481e      	ldr	r0, [pc, #120]	; (8014c38 <HAL_SPI_MspInit+0xc0>)
 8014bbe:	f7ee fb7b 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8014bc2:	e031      	b.n	8014c28 <HAL_SPI_MspInit+0xb0>
  else if(spiHandle->Instance==SPI5)
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	4a1c      	ldr	r2, [pc, #112]	; (8014c3c <HAL_SPI_MspInit+0xc4>)
 8014bca:	4293      	cmp	r3, r2
 8014bcc:	d12c      	bne.n	8014c28 <HAL_SPI_MspInit+0xb0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8014bce:	4a19      	ldr	r2, [pc, #100]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014bd0:	4b18      	ldr	r3, [pc, #96]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014bd4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014bd8:	6453      	str	r3, [r2, #68]	; 0x44
 8014bda:	4b16      	ldr	r3, [pc, #88]	; (8014c34 <HAL_SPI_MspInit+0xbc>)
 8014bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014bde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014be2:	60fb      	str	r3, [r7, #12]
 8014be4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8014be6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014bec:	2302      	movs	r3, #2
 8014bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014bf4:	2303      	movs	r3, #3
 8014bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8014bf8:	2305      	movs	r3, #5
 8014bfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8014bfc:	f107 0314 	add.w	r3, r7, #20
 8014c00:	4619      	mov	r1, r3
 8014c02:	480f      	ldr	r0, [pc, #60]	; (8014c40 <HAL_SPI_MspInit+0xc8>)
 8014c04:	f7ee fb58 	bl	80032b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8014c08:	23c0      	movs	r3, #192	; 0xc0
 8014c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014c0c:	2302      	movs	r3, #2
 8014c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014c10:	2300      	movs	r3, #0
 8014c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014c14:	2303      	movs	r3, #3
 8014c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8014c18:	2305      	movs	r3, #5
 8014c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8014c1c:	f107 0314 	add.w	r3, r7, #20
 8014c20:	4619      	mov	r1, r3
 8014c22:	4808      	ldr	r0, [pc, #32]	; (8014c44 <HAL_SPI_MspInit+0xcc>)
 8014c24:	f7ee fb48 	bl	80032b8 <HAL_GPIO_Init>
}
 8014c28:	bf00      	nop
 8014c2a:	3728      	adds	r7, #40	; 0x28
 8014c2c:	46bd      	mov	sp, r7
 8014c2e:	bd80      	pop	{r7, pc}
 8014c30:	40003800 	.word	0x40003800
 8014c34:	40023800 	.word	0x40023800
 8014c38:	40022000 	.word	0x40022000
 8014c3c:	40015000 	.word	0x40015000
 8014c40:	40021400 	.word	0x40021400
 8014c44:	40021c00 	.word	0x40021c00

08014c48 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}

void MX_TIM3_Init(void)
{
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	b088      	sub	sp, #32
 8014c4c:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	//TIM3 runs on APB1 source which clocks at 42 MHz: 42000000/42000 --> 1000 Hz ticking clock

	htim3.Instance = TIM3;
 8014c4e:	4b1e      	ldr	r3, [pc, #120]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c50:	4a1e      	ldr	r2, [pc, #120]	; (8014ccc <MX_TIM3_Init+0x84>)
 8014c52:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42000;					//Divide clock to 1 kHz, 1ms running timer
 8014c54:	4b1c      	ldr	r3, [pc, #112]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c56:	f24a 4210 	movw	r2, #42000	; 0xa410
 8014c5a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8014c5c:	4b1a      	ldr	r3, [pc, #104]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c5e:	2200      	movs	r2, #0
 8014c60:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;					//Interrupt every 2ms *(Period - 1) --> 1000 ms
 8014c62:	4b19      	ldr	r3, [pc, #100]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c64:	f240 12f3 	movw	r2, #499	; 0x1f3
 8014c68:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8014c6a:	4b17      	ldr	r3, [pc, #92]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c6c:	2200      	movs	r2, #0
 8014c6e:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0x0;
 8014c70:	4b15      	ldr	r3, [pc, #84]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c72:	2200      	movs	r2, #0
 8014c74:	615a      	str	r2, [r3, #20]

	if (HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 8014c76:	4814      	ldr	r0, [pc, #80]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c78:	f7f3 fe03 	bl	8008882 <HAL_TIM_Base_Init>
 8014c7c:	4603      	mov	r3, r0
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d003      	beq.n	8014c8a <MX_TIM3_Init+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 8014c82:	217d      	movs	r1, #125	; 0x7d
 8014c84:	4812      	ldr	r0, [pc, #72]	; (8014cd0 <MX_TIM3_Init+0x88>)
 8014c86:	f006 fc0b 	bl	801b4a0 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8014c8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8014c8e:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8014c90:	f107 0310 	add.w	r3, r7, #16
 8014c94:	4619      	mov	r1, r3
 8014c96:	480c      	ldr	r0, [pc, #48]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014c98:	f7f3 ffe4 	bl	8008c64 <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8014ca0:	2300      	movs	r3, #0
 8014ca2:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8014ca4:	2300      	movs	r3, #0
 8014ca6:	60fb      	str	r3, [r7, #12]

	 if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 8014ca8:	1d3b      	adds	r3, r7, #4
 8014caa:	4619      	mov	r1, r3
 8014cac:	4806      	ldr	r0, [pc, #24]	; (8014cc8 <MX_TIM3_Init+0x80>)
 8014cae:	f7f4 fc33 	bl	8009518 <HAL_TIMEx_MasterConfigSynchronization>
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	d003      	beq.n	8014cc0 <MX_TIM3_Init+0x78>
	 {
		 _Error_Handler(__FILE__, __LINE__);
 8014cb8:	2189      	movs	r1, #137	; 0x89
 8014cba:	4805      	ldr	r0, [pc, #20]	; (8014cd0 <MX_TIM3_Init+0x88>)
 8014cbc:	f006 fbf0 	bl	801b4a0 <_Error_Handler>
	 }
}
 8014cc0:	bf00      	nop
 8014cc2:	3720      	adds	r7, #32
 8014cc4:	46bd      	mov	sp, r7
 8014cc6:	bd80      	pop	{r7, pc}
 8014cc8:	20031554 	.word	0x20031554
 8014ccc:	40000400 	.word	0x40000400
 8014cd0:	0801fa04 	.word	0x0801fa04

08014cd4 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(uint32_t duty_cycle)
{
 8014cd4:	b580      	push	{r7, lr}
 8014cd6:	b08e      	sub	sp, #56	; 0x38
 8014cd8:	af00      	add	r7, sp, #0
 8014cda:	6078      	str	r0, [r7, #4]
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  uint32_t pulse = 1390*duty_cycle/100;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	f240 526e 	movw	r2, #1390	; 0x56e
 8014ce2:	fb02 f303 	mul.w	r3, r2, r3
 8014ce6:	4a2a      	ldr	r2, [pc, #168]	; (8014d90 <MX_TIM5_Init+0xbc>)
 8014ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8014cec:	095b      	lsrs	r3, r3, #5
 8014cee:	637b      	str	r3, [r7, #52]	; 0x34

  htim5.Instance = TIM5;
 8014cf0:	4b28      	ldr	r3, [pc, #160]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014cf2:	4a29      	ldr	r2, [pc, #164]	; (8014d98 <MX_TIM5_Init+0xc4>)
 8014cf4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8014cf6:	4b27      	ldr	r3, [pc, #156]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014cf8:	2200      	movs	r2, #0
 8014cfa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8014cfc:	4b25      	ldr	r3, [pc, #148]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014cfe:	2200      	movs	r2, #0
 8014d00:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1390;
 8014d02:	4b24      	ldr	r3, [pc, #144]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d04:	f240 526e 	movw	r2, #1390	; 0x56e
 8014d08:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8014d0a:	4b22      	ldr	r3, [pc, #136]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d0c:	2200      	movs	r2, #0
 8014d0e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8014d10:	4b20      	ldr	r3, [pc, #128]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d12:	2200      	movs	r2, #0
 8014d14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8014d16:	481f      	ldr	r0, [pc, #124]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d18:	f7f3 fe24 	bl	8008964 <HAL_TIM_PWM_Init>
 8014d1c:	4603      	mov	r3, r0
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d003      	beq.n	8014d2a <MX_TIM5_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014d22:	21c7      	movs	r1, #199	; 0xc7
 8014d24:	481d      	ldr	r0, [pc, #116]	; (8014d9c <MX_TIM5_Init+0xc8>)
 8014d26:	f006 fbbb 	bl	801b4a0 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8014d2a:	2300      	movs	r3, #0
 8014d2c:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8014d2e:	2300      	movs	r3, #0
 8014d30:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8014d32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8014d36:	4619      	mov	r1, r3
 8014d38:	4816      	ldr	r0, [pc, #88]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d3a:	f7f4 fbed 	bl	8009518 <HAL_TIMEx_MasterConfigSynchronization>
 8014d3e:	4603      	mov	r3, r0
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d003      	beq.n	8014d4c <MX_TIM5_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014d44:	21ce      	movs	r1, #206	; 0xce
 8014d46:	4815      	ldr	r0, [pc, #84]	; (8014d9c <MX_TIM5_Init+0xc8>)
 8014d48:	f006 fbaa 	bl	801b4a0 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8014d4c:	2360      	movs	r3, #96	; 0x60
 8014d4e:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 8014d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d52:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8014d54:	2300      	movs	r3, #0
 8014d56:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8014d58:	2300      	movs	r3, #0
 8014d5a:	61fb      	str	r3, [r7, #28]


  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8014d5c:	f107 030c 	add.w	r3, r7, #12
 8014d60:	220c      	movs	r2, #12
 8014d62:	4619      	mov	r1, r3
 8014d64:	480b      	ldr	r0, [pc, #44]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d66:	f7f4 fc3f 	bl	80095e8 <HAL_TIM_PWM_ConfigChannel>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d003      	beq.n	8014d78 <MX_TIM5_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 8014d70:	21d9      	movs	r1, #217	; 0xd9
 8014d72:	480a      	ldr	r0, [pc, #40]	; (8014d9c <MX_TIM5_Init+0xc8>)
 8014d74:	f006 fb94 	bl	801b4a0 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 8014d78:	4806      	ldr	r0, [pc, #24]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d7a:	f000 f841 	bl	8014e00 <HAL_TIM_MspPostInit>

 	 HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 8014d7e:	210c      	movs	r1, #12
 8014d80:	4804      	ldr	r0, [pc, #16]	; (8014d94 <MX_TIM5_Init+0xc0>)
 8014d82:	f7f3 fe1b 	bl	80089bc <HAL_TIM_PWM_Start>
}
 8014d86:	bf00      	nop
 8014d88:	3738      	adds	r7, #56	; 0x38
 8014d8a:	46bd      	mov	sp, r7
 8014d8c:	bd80      	pop	{r7, pc}
 8014d8e:	bf00      	nop
 8014d90:	51eb851f 	.word	0x51eb851f
 8014d94:	20031514 	.word	0x20031514
 8014d98:	40000c00 	.word	0x40000c00
 8014d9c:	0801fa04 	.word	0x0801fa04

08014da0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8014da0:	b480      	push	{r7}
 8014da2:	b085      	sub	sp, #20
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	681b      	ldr	r3, [r3, #0]
 8014dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014db0:	d10b      	bne.n	8014dca <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8014db2:	4a11      	ldr	r2, [pc, #68]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014db4:	4b10      	ldr	r3, [pc, #64]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014db8:	f043 0301 	orr.w	r3, r3, #1
 8014dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8014dbe:	4b0e      	ldr	r3, [pc, #56]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014dc2:	f003 0301 	and.w	r3, r3, #1
 8014dc6:	60fb      	str	r3, [r7, #12]
 8014dc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  if(tim_pwmHandle->Instance==TIM5)
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	681b      	ldr	r3, [r3, #0]
 8014dce:	4a0b      	ldr	r2, [pc, #44]	; (8014dfc <HAL_TIM_PWM_MspInit+0x5c>)
 8014dd0:	4293      	cmp	r3, r2
 8014dd2:	d10b      	bne.n	8014dec <HAL_TIM_PWM_MspInit+0x4c>
   {
   /* USER CODE BEGIN tim5_MspInit 0 */

   /* USER CODE END tim5_MspInit 0 */
     /* tim5 clock enable */
     __HAL_RCC_TIM5_CLK_ENABLE();
 8014dd4:	4a08      	ldr	r2, [pc, #32]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014dd6:	4b08      	ldr	r3, [pc, #32]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014dda:	f043 0308 	orr.w	r3, r3, #8
 8014dde:	6413      	str	r3, [r2, #64]	; 0x40
 8014de0:	4b05      	ldr	r3, [pc, #20]	; (8014df8 <HAL_TIM_PWM_MspInit+0x58>)
 8014de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014de4:	f003 0308 	and.w	r3, r3, #8
 8014de8:	60bb      	str	r3, [r7, #8]
 8014dea:	68bb      	ldr	r3, [r7, #8]
     //			HAL_NVIC_EnableIRQ(TIM5_IRQn);
   /* USER CODE BEGIN tim5_MspInit 1 */

   /* USER CODE END tim5_MspInit 1 */
   }
}
 8014dec:	bf00      	nop
 8014dee:	3714      	adds	r7, #20
 8014df0:	46bd      	mov	sp, r7
 8014df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df6:	4770      	bx	lr
 8014df8:	40023800 	.word	0x40023800
 8014dfc:	40000c00 	.word	0x40000c00

08014e00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8014e00:	b580      	push	{r7, lr}
 8014e02:	b088      	sub	sp, #32
 8014e04:	af00      	add	r7, sp, #0
 8014e06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	681b      	ldr	r3, [r3, #0]
 8014e0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014e10:	d120      	bne.n	8014e54 <HAL_TIM_MspPostInit+0x54>
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8014e12:	2301      	movs	r3, #1
 8014e14:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014e16:	2302      	movs	r3, #2
 8014e18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014e1a:	2300      	movs	r3, #0
 8014e1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014e1e:	2300      	movs	r3, #0
 8014e20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8014e22:	2301      	movs	r3, #1
 8014e24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014e26:	f107 030c 	add.w	r3, r7, #12
 8014e2a:	4619      	mov	r1, r3
 8014e2c:	4816      	ldr	r0, [pc, #88]	; (8014e88 <HAL_TIM_MspPostInit+0x88>)
 8014e2e:	f7ee fa43 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 8014e32:	f640 0308 	movw	r3, #2056	; 0x808
 8014e36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014e38:	2302      	movs	r3, #2
 8014e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014e40:	2300      	movs	r3, #0
 8014e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8014e44:	2301      	movs	r3, #1
 8014e46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8014e48:	f107 030c 	add.w	r3, r7, #12
 8014e4c:	4619      	mov	r1, r3
 8014e4e:	480f      	ldr	r0, [pc, #60]	; (8014e8c <HAL_TIM_MspPostInit+0x8c>)
 8014e50:	f7ee fa32 	bl	80032b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  if(timHandle->Instance==TIM5)
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	681b      	ldr	r3, [r3, #0]
 8014e58:	4a0d      	ldr	r2, [pc, #52]	; (8014e90 <HAL_TIM_MspPostInit+0x90>)
 8014e5a:	4293      	cmp	r3, r2
 8014e5c:	d10f      	bne.n	8014e7e <HAL_TIM_MspPostInit+0x7e>
      /**TIM5 GPIO Configuration
      PA0/WKUP     ------> TIM5_CH4
      __TIM3_CLK_ENABLE();
      */

      GPIO_InitStruct.Pin = GPIO_PIN_0;
 8014e5e:	2301      	movs	r3, #1
 8014e60:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014e62:	2302      	movs	r3, #2
 8014e64:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014e66:	2300      	movs	r3, #0
 8014e68:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8014e6e:	2302      	movs	r3, #2
 8014e70:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8014e72:	f107 030c 	add.w	r3, r7, #12
 8014e76:	4619      	mov	r1, r3
 8014e78:	4806      	ldr	r0, [pc, #24]	; (8014e94 <HAL_TIM_MspPostInit+0x94>)
 8014e7a:	f7ee fa1d 	bl	80032b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
    }

}
 8014e7e:	bf00      	nop
 8014e80:	3720      	adds	r7, #32
 8014e82:	46bd      	mov	sp, r7
 8014e84:	bd80      	pop	{r7, pc}
 8014e86:	bf00      	nop
 8014e88:	40020000 	.word	0x40020000
 8014e8c:	40020400 	.word	0x40020400
 8014e90:	40000c00 	.word	0x40000c00
 8014e94:	40022000 	.word	0x40022000

08014e98 <HAL_TIM_Base_MspInit>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8014e98:	b580      	push	{r7, lr}
 8014e9a:	b084      	sub	sp, #16
 8014e9c:	af00      	add	r7, sp, #0
 8014e9e:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance == TIM3)
 8014ea0:	687b      	ldr	r3, [r7, #4]
 8014ea2:	681b      	ldr	r3, [r3, #0]
 8014ea4:	4a19      	ldr	r2, [pc, #100]	; (8014f0c <HAL_TIM_Base_MspInit+0x74>)
 8014ea6:	4293      	cmp	r3, r2
 8014ea8:	d113      	bne.n	8014ed2 <HAL_TIM_Base_MspInit+0x3a>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8014eaa:	4a19      	ldr	r2, [pc, #100]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014eac:	4b18      	ldr	r3, [pc, #96]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014eb0:	f043 0302 	orr.w	r3, r3, #2
 8014eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8014eb6:	4b16      	ldr	r3, [pc, #88]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014eba:	f003 0302 	and.w	r3, r3, #2
 8014ebe:	60fb      	str	r3, [r7, #12]
 8014ec0:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8014ec2:	2200      	movs	r2, #0
 8014ec4:	2100      	movs	r1, #0
 8014ec6:	201d      	movs	r0, #29
 8014ec8:	f7ec fead 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8014ecc:	201d      	movs	r0, #29
 8014ece:	f7ec fec6 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

	if(htim_base->Instance == TIM4)
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	4a0f      	ldr	r2, [pc, #60]	; (8014f14 <HAL_TIM_Base_MspInit+0x7c>)
 8014ed8:	4293      	cmp	r3, r2
 8014eda:	d113      	bne.n	8014f04 <HAL_TIM_Base_MspInit+0x6c>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM4_CLK_ENABLE();
 8014edc:	4a0c      	ldr	r2, [pc, #48]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014ede:	4b0c      	ldr	r3, [pc, #48]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014ee2:	f043 0304 	orr.w	r3, r3, #4
 8014ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8014ee8:	4b09      	ldr	r3, [pc, #36]	; (8014f10 <HAL_TIM_Base_MspInit+0x78>)
 8014eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014eec:	f003 0304 	and.w	r3, r3, #4
 8014ef0:	60bb      	str	r3, [r7, #8]
 8014ef2:	68bb      	ldr	r3, [r7, #8]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8014ef4:	2200      	movs	r2, #0
 8014ef6:	2100      	movs	r1, #0
 8014ef8:	201e      	movs	r0, #30
 8014efa:	f7ec fe94 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8014efe:	201e      	movs	r0, #30
 8014f00:	f7ec fead 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

}
 8014f04:	bf00      	nop
 8014f06:	3710      	adds	r7, #16
 8014f08:	46bd      	mov	sp, r7
 8014f0a:	bd80      	pop	{r7, pc}
 8014f0c:	40000400 	.word	0x40000400
 8014f10:	40023800 	.word	0x40023800
 8014f14:	40000800 	.word	0x40000800

08014f18 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8014f1c:	2201      	movs	r2, #1
 8014f1e:	4906      	ldr	r1, [pc, #24]	; (8014f38 <MX_USB_HOST_Init+0x20>)
 8014f20:	4806      	ldr	r0, [pc, #24]	; (8014f3c <MX_USB_HOST_Init+0x24>)
 8014f22:	f7f8 f991 	bl	800d248 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 8014f26:	4906      	ldr	r1, [pc, #24]	; (8014f40 <MX_USB_HOST_Init+0x28>)
 8014f28:	4804      	ldr	r0, [pc, #16]	; (8014f3c <MX_USB_HOST_Init+0x24>)
 8014f2a:	f7f8 fa00 	bl	800d32e <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 8014f2e:	4803      	ldr	r0, [pc, #12]	; (8014f3c <MX_USB_HOST_Init+0x24>)
 8014f30:	f7f8 fa8a 	bl	800d448 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8014f34:	bf00      	nop
 8014f36:	bd80      	pop	{r7, pc}
 8014f38:	08014f59 	.word	0x08014f59
 8014f3c:	200315d4 	.word	0x200315d4
 8014f40:	20020028 	.word	0x20020028

08014f44 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8014f48:	4802      	ldr	r0, [pc, #8]	; (8014f54 <MX_USB_HOST_Process+0x10>)
 8014f4a:	f7f8 fa8d 	bl	800d468 <USBH_Process>
}
 8014f4e:	bf00      	nop
 8014f50:	bd80      	pop	{r7, pc}
 8014f52:	bf00      	nop
 8014f54:	200315d4 	.word	0x200315d4

08014f58 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8014f58:	b480      	push	{r7}
 8014f5a:	b083      	sub	sp, #12
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	6078      	str	r0, [r7, #4]
 8014f60:	460b      	mov	r3, r1
 8014f62:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8014f64:	78fb      	ldrb	r3, [r7, #3]
 8014f66:	3b01      	subs	r3, #1
 8014f68:	2b04      	cmp	r3, #4
 8014f6a:	d819      	bhi.n	8014fa0 <USBH_UserProcess+0x48>
 8014f6c:	a201      	add	r2, pc, #4	; (adr r2, 8014f74 <USBH_UserProcess+0x1c>)
 8014f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f72:	bf00      	nop
 8014f74:	08014fa1 	.word	0x08014fa1
 8014f78:	08014f91 	.word	0x08014f91
 8014f7c:	08014fa1 	.word	0x08014fa1
 8014f80:	08014f99 	.word	0x08014f99
 8014f84:	08014f89 	.word	0x08014f89
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8014f88:	4b09      	ldr	r3, [pc, #36]	; (8014fb0 <USBH_UserProcess+0x58>)
 8014f8a:	2203      	movs	r2, #3
 8014f8c:	701a      	strb	r2, [r3, #0]
  break;
 8014f8e:	e008      	b.n	8014fa2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8014f90:	4b07      	ldr	r3, [pc, #28]	; (8014fb0 <USBH_UserProcess+0x58>)
 8014f92:	2202      	movs	r2, #2
 8014f94:	701a      	strb	r2, [r3, #0]
  break;
 8014f96:	e004      	b.n	8014fa2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8014f98:	4b05      	ldr	r3, [pc, #20]	; (8014fb0 <USBH_UserProcess+0x58>)
 8014f9a:	2201      	movs	r2, #1
 8014f9c:	701a      	strb	r2, [r3, #0]
  break;
 8014f9e:	e000      	b.n	8014fa2 <USBH_UserProcess+0x4a>

  default:
  break;
 8014fa0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8014fa2:	bf00      	nop
 8014fa4:	370c      	adds	r7, #12
 8014fa6:	46bd      	mov	sp, r7
 8014fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fac:	4770      	bx	lr
 8014fae:	bf00      	nop
 8014fb0:	20020a4c 	.word	0x20020a4c

08014fb4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8014fb4:	b580      	push	{r7, lr}
 8014fb6:	b08a      	sub	sp, #40	; 0x28
 8014fb8:	af00      	add	r7, sp, #0
 8014fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	681b      	ldr	r3, [r3, #0]
 8014fc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8014fc4:	d13d      	bne.n	8015042 <HAL_HCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8014fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8014fcc:	2300      	movs	r3, #0
 8014fce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014fd0:	2300      	movs	r3, #0
 8014fd2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014fd4:	f107 0314 	add.w	r3, r7, #20
 8014fd8:	4619      	mov	r1, r3
 8014fda:	481c      	ldr	r0, [pc, #112]	; (801504c <HAL_HCD_MspInit+0x98>)
 8014fdc:	f7ee f96c 	bl	80032b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8014fe0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8014fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8014fe6:	2302      	movs	r3, #2
 8014fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8014fea:	2300      	movs	r3, #0
 8014fec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8014fee:	2303      	movs	r3, #3
 8014ff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8014ff2:	230a      	movs	r3, #10
 8014ff4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8014ff6:	f107 0314 	add.w	r3, r7, #20
 8014ffa:	4619      	mov	r1, r3
 8014ffc:	4813      	ldr	r0, [pc, #76]	; (801504c <HAL_HCD_MspInit+0x98>)
 8014ffe:	f7ee f95b 	bl	80032b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8015002:	4a13      	ldr	r2, [pc, #76]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 8015004:	4b12      	ldr	r3, [pc, #72]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 8015006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801500c:	6353      	str	r3, [r2, #52]	; 0x34
 801500e:	4b10      	ldr	r3, [pc, #64]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 8015010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015016:	613b      	str	r3, [r7, #16]
 8015018:	693b      	ldr	r3, [r7, #16]
 801501a:	4a0d      	ldr	r2, [pc, #52]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 801501c:	4b0c      	ldr	r3, [pc, #48]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 801501e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015020:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8015024:	6453      	str	r3, [r2, #68]	; 0x44
 8015026:	4b0a      	ldr	r3, [pc, #40]	; (8015050 <HAL_HCD_MspInit+0x9c>)
 8015028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801502a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801502e:	60fb      	str	r3, [r7, #12]
 8015030:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8015032:	2200      	movs	r2, #0
 8015034:	2100      	movs	r1, #0
 8015036:	2043      	movs	r0, #67	; 0x43
 8015038:	f7ec fdf5 	bl	8001c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801503c:	2043      	movs	r0, #67	; 0x43
 801503e:	f7ec fe0e 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8015042:	bf00      	nop
 8015044:	3728      	adds	r7, #40	; 0x28
 8015046:	46bd      	mov	sp, r7
 8015048:	bd80      	pop	{r7, pc}
 801504a:	bf00      	nop
 801504c:	40020000 	.word	0x40020000
 8015050:	40023800 	.word	0x40023800

08015054 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8015054:	b580      	push	{r7, lr}
 8015056:	b082      	sub	sp, #8
 8015058:	af00      	add	r7, sp, #0
 801505a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8015062:	4618      	mov	r0, r3
 8015064:	f7f8 fcb1 	bl	800d9ca <USBH_LL_IncTimer>
}
 8015068:	bf00      	nop
 801506a:	3708      	adds	r7, #8
 801506c:	46bd      	mov	sp, r7
 801506e:	bd80      	pop	{r7, pc}

08015070 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b082      	sub	sp, #8
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801507e:	4618      	mov	r0, r3
 8015080:	f7f8 fcf6 	bl	800da70 <USBH_LL_Connect>
}
 8015084:	bf00      	nop
 8015086:	3708      	adds	r7, #8
 8015088:	46bd      	mov	sp, r7
 801508a:	bd80      	pop	{r7, pc}

0801508c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b082      	sub	sp, #8
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8015094:	687b      	ldr	r3, [r7, #4]
 8015096:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801509a:	4618      	mov	r0, r3
 801509c:	f7f8 fd0e 	bl	800dabc <USBH_LL_Disconnect>
}
 80150a0:	bf00      	nop
 80150a2:	3708      	adds	r7, #8
 80150a4:	46bd      	mov	sp, r7
 80150a6:	bd80      	pop	{r7, pc}

080150a8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80150a8:	b480      	push	{r7}
 80150aa:	b083      	sub	sp, #12
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]
 80150b0:	460b      	mov	r3, r1
 80150b2:	70fb      	strb	r3, [r7, #3]
 80150b4:	4613      	mov	r3, r2
 80150b6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80150b8:	bf00      	nop
 80150ba:	370c      	adds	r7, #12
 80150bc:	46bd      	mov	sp, r7
 80150be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150c2:	4770      	bx	lr

080150c4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80150c4:	b580      	push	{r7, lr}
 80150c6:	b082      	sub	sp, #8
 80150c8:	af00      	add	r7, sp, #0
 80150ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80150d2:	4618      	mov	r0, r3
 80150d4:	f7f8 fca3 	bl	800da1e <USBH_LL_PortEnabled>
} 
 80150d8:	bf00      	nop
 80150da:	3708      	adds	r7, #8
 80150dc:	46bd      	mov	sp, r7
 80150de:	bd80      	pop	{r7, pc}

080150e0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80150e0:	b580      	push	{r7, lr}
 80150e2:	b082      	sub	sp, #8
 80150e4:	af00      	add	r7, sp, #0
 80150e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80150ee:	4618      	mov	r0, r3
 80150f0:	f7f8 fca3 	bl	800da3a <USBH_LL_PortDisabled>
} 
 80150f4:	bf00      	nop
 80150f6:	3708      	adds	r7, #8
 80150f8:	46bd      	mov	sp, r7
 80150fa:	bd80      	pop	{r7, pc}

080150fc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80150fc:	b580      	push	{r7, lr}
 80150fe:	b082      	sub	sp, #8
 8015100:	af00      	add	r7, sp, #0
 8015102:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 801510a:	2b01      	cmp	r3, #1
 801510c:	d12c      	bne.n	8015168 <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801510e:	4a19      	ldr	r2, [pc, #100]	; (8015174 <USBH_LL_Init+0x78>)
 8015110:	687b      	ldr	r3, [r7, #4]
 8015112:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
  phost->pData = &hhcd_USB_OTG_FS;
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	4a16      	ldr	r2, [pc, #88]	; (8015174 <USBH_LL_Init+0x78>)
 801511a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801511e:	4b15      	ldr	r3, [pc, #84]	; (8015174 <USBH_LL_Init+0x78>)
 8015120:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8015124:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8015126:	4b13      	ldr	r3, [pc, #76]	; (8015174 <USBH_LL_Init+0x78>)
 8015128:	2208      	movs	r2, #8
 801512a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801512c:	4b11      	ldr	r3, [pc, #68]	; (8015174 <USBH_LL_Init+0x78>)
 801512e:	2203      	movs	r2, #3
 8015130:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8015132:	4b10      	ldr	r3, [pc, #64]	; (8015174 <USBH_LL_Init+0x78>)
 8015134:	2200      	movs	r2, #0
 8015136:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8015138:	4b0e      	ldr	r3, [pc, #56]	; (8015174 <USBH_LL_Init+0x78>)
 801513a:	2202      	movs	r2, #2
 801513c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801513e:	4b0d      	ldr	r3, [pc, #52]	; (8015174 <USBH_LL_Init+0x78>)
 8015140:	2200      	movs	r2, #0
 8015142:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8015144:	480b      	ldr	r0, [pc, #44]	; (8015174 <USBH_LL_Init+0x78>)
 8015146:	f7ee fb9e 	bl	8003886 <HAL_HCD_Init>
 801514a:	4603      	mov	r3, r0
 801514c:	2b00      	cmp	r3, #0
 801514e:	d003      	beq.n	8015158 <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8015150:	21f4      	movs	r1, #244	; 0xf4
 8015152:	4809      	ldr	r0, [pc, #36]	; (8015178 <USBH_LL_Init+0x7c>)
 8015154:	f006 f9a4 	bl	801b4a0 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8015158:	4806      	ldr	r0, [pc, #24]	; (8015174 <USBH_LL_Init+0x78>)
 801515a:	f7ee ff8c 	bl	8004076 <HAL_HCD_GetCurrentFrame>
 801515e:	4603      	mov	r3, r0
 8015160:	4619      	mov	r1, r3
 8015162:	6878      	ldr	r0, [r7, #4]
 8015164:	f7f8 fc22 	bl	800d9ac <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8015168:	2300      	movs	r3, #0
}
 801516a:	4618      	mov	r0, r3
 801516c:	3708      	adds	r7, #8
 801516e:	46bd      	mov	sp, r7
 8015170:	bd80      	pop	{r7, pc}
 8015172:	bf00      	nop
 8015174:	200319a0 	.word	0x200319a0
 8015178:	0801fa18 	.word	0x0801fa18

0801517c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 801517c:	b580      	push	{r7, lr}
 801517e:	b084      	sub	sp, #16
 8015180:	af00      	add	r7, sp, #0
 8015182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015184:	2300      	movs	r3, #0
 8015186:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015188:	2300      	movs	r3, #0
 801518a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015192:	4618      	mov	r0, r3
 8015194:	f7ee fef7 	bl	8003f86 <HAL_HCD_Start>
 8015198:	4603      	mov	r3, r0
 801519a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801519c:	7bbb      	ldrb	r3, [r7, #14]
 801519e:	2b03      	cmp	r3, #3
 80151a0:	d816      	bhi.n	80151d0 <USBH_LL_Start+0x54>
 80151a2:	a201      	add	r2, pc, #4	; (adr r2, 80151a8 <USBH_LL_Start+0x2c>)
 80151a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80151a8:	080151b9 	.word	0x080151b9
 80151ac:	080151bf 	.word	0x080151bf
 80151b0:	080151c5 	.word	0x080151c5
 80151b4:	080151cb 	.word	0x080151cb
    case HAL_OK :
      usb_status = USBH_OK;
 80151b8:	2300      	movs	r3, #0
 80151ba:	73fb      	strb	r3, [r7, #15]
    break;
 80151bc:	e00b      	b.n	80151d6 <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80151be:	2302      	movs	r3, #2
 80151c0:	73fb      	strb	r3, [r7, #15]
    break;
 80151c2:	e008      	b.n	80151d6 <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80151c4:	2301      	movs	r3, #1
 80151c6:	73fb      	strb	r3, [r7, #15]
    break;
 80151c8:	e005      	b.n	80151d6 <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80151ca:	2302      	movs	r3, #2
 80151cc:	73fb      	strb	r3, [r7, #15]
    break;
 80151ce:	e002      	b.n	80151d6 <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 80151d0:	2302      	movs	r3, #2
 80151d2:	73fb      	strb	r3, [r7, #15]
    break;
 80151d4:	bf00      	nop
  }
  return usb_status;
 80151d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80151d8:	4618      	mov	r0, r3
 80151da:	3710      	adds	r7, #16
 80151dc:	46bd      	mov	sp, r7
 80151de:	bd80      	pop	{r7, pc}

080151e0 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80151e0:	b580      	push	{r7, lr}
 80151e2:	b084      	sub	sp, #16
 80151e4:	af00      	add	r7, sp, #0
 80151e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80151e8:	2300      	movs	r3, #0
 80151ea:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80151ec:	2300      	movs	r3, #0
 80151ee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80151f6:	4618      	mov	r0, r3
 80151f8:	f7ee fee8 	bl	8003fcc <HAL_HCD_Stop>
 80151fc:	4603      	mov	r3, r0
 80151fe:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8015200:	7bbb      	ldrb	r3, [r7, #14]
 8015202:	2b03      	cmp	r3, #3
 8015204:	d816      	bhi.n	8015234 <USBH_LL_Stop+0x54>
 8015206:	a201      	add	r2, pc, #4	; (adr r2, 801520c <USBH_LL_Stop+0x2c>)
 8015208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801520c:	0801521d 	.word	0x0801521d
 8015210:	08015223 	.word	0x08015223
 8015214:	08015229 	.word	0x08015229
 8015218:	0801522f 	.word	0x0801522f
    case HAL_OK :
      usb_status = USBH_OK;
 801521c:	2300      	movs	r3, #0
 801521e:	73fb      	strb	r3, [r7, #15]
    break;
 8015220:	e00b      	b.n	801523a <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015222:	2302      	movs	r3, #2
 8015224:	73fb      	strb	r3, [r7, #15]
    break;
 8015226:	e008      	b.n	801523a <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015228:	2301      	movs	r3, #1
 801522a:	73fb      	strb	r3, [r7, #15]
    break;
 801522c:	e005      	b.n	801523a <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801522e:	2302      	movs	r3, #2
 8015230:	73fb      	strb	r3, [r7, #15]
    break;
 8015232:	e002      	b.n	801523a <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 8015234:	2302      	movs	r3, #2
 8015236:	73fb      	strb	r3, [r7, #15]
    break;
 8015238:	bf00      	nop
  }
  return usb_status;
 801523a:	7bfb      	ldrb	r3, [r7, #15]
}
 801523c:	4618      	mov	r0, r3
 801523e:	3710      	adds	r7, #16
 8015240:	46bd      	mov	sp, r7
 8015242:	bd80      	pop	{r7, pc}

08015244 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b084      	sub	sp, #16
 8015248:	af00      	add	r7, sp, #0
 801524a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801524c:	2301      	movs	r3, #1
 801524e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015256:	4618      	mov	r0, r3
 8015258:	f7ee ff1b 	bl	8004092 <HAL_HCD_GetCurrentSpeed>
 801525c:	4603      	mov	r3, r0
 801525e:	2b01      	cmp	r3, #1
 8015260:	d007      	beq.n	8015272 <USBH_LL_GetSpeed+0x2e>
 8015262:	2b01      	cmp	r3, #1
 8015264:	d302      	bcc.n	801526c <USBH_LL_GetSpeed+0x28>
 8015266:	2b02      	cmp	r3, #2
 8015268:	d006      	beq.n	8015278 <USBH_LL_GetSpeed+0x34>
 801526a:	e008      	b.n	801527e <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 801526c:	2300      	movs	r3, #0
 801526e:	73fb      	strb	r3, [r7, #15]
    break;
 8015270:	e008      	b.n	8015284 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8015272:	2301      	movs	r3, #1
 8015274:	73fb      	strb	r3, [r7, #15]
    break;
 8015276:	e005      	b.n	8015284 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8015278:	2302      	movs	r3, #2
 801527a:	73fb      	strb	r3, [r7, #15]
    break;
 801527c:	e002      	b.n	8015284 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 801527e:	2301      	movs	r3, #1
 8015280:	73fb      	strb	r3, [r7, #15]
    break;
 8015282:	bf00      	nop
  }
  return  speed;
 8015284:	7bfb      	ldrb	r3, [r7, #15]
}
 8015286:	4618      	mov	r0, r3
 8015288:	3710      	adds	r7, #16
 801528a:	46bd      	mov	sp, r7
 801528c:	bd80      	pop	{r7, pc}
	...

08015290 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b084      	sub	sp, #16
 8015294:	af00      	add	r7, sp, #0
 8015296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015298:	2300      	movs	r3, #0
 801529a:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801529c:	2300      	movs	r3, #0
 801529e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80152a6:	4618      	mov	r0, r3
 80152a8:	f7ee fead 	bl	8004006 <HAL_HCD_ResetPort>
 80152ac:	4603      	mov	r3, r0
 80152ae:	73bb      	strb	r3, [r7, #14]
  switch (hal_status) {
 80152b0:	7bbb      	ldrb	r3, [r7, #14]
 80152b2:	2b03      	cmp	r3, #3
 80152b4:	d816      	bhi.n	80152e4 <USBH_LL_ResetPort+0x54>
 80152b6:	a201      	add	r2, pc, #4	; (adr r2, 80152bc <USBH_LL_ResetPort+0x2c>)
 80152b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80152bc:	080152cd 	.word	0x080152cd
 80152c0:	080152d3 	.word	0x080152d3
 80152c4:	080152d9 	.word	0x080152d9
 80152c8:	080152df 	.word	0x080152df
    case HAL_OK :
      usb_status = USBH_OK;
 80152cc:	2300      	movs	r3, #0
 80152ce:	73fb      	strb	r3, [r7, #15]
    break;
 80152d0:	e00b      	b.n	80152ea <USBH_LL_ResetPort+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80152d2:	2302      	movs	r3, #2
 80152d4:	73fb      	strb	r3, [r7, #15]
    break;
 80152d6:	e008      	b.n	80152ea <USBH_LL_ResetPort+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80152d8:	2301      	movs	r3, #1
 80152da:	73fb      	strb	r3, [r7, #15]
    break;
 80152dc:	e005      	b.n	80152ea <USBH_LL_ResetPort+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80152de:	2302      	movs	r3, #2
 80152e0:	73fb      	strb	r3, [r7, #15]
    break;
 80152e2:	e002      	b.n	80152ea <USBH_LL_ResetPort+0x5a>
    default :
      usb_status = USBH_FAIL;
 80152e4:	2302      	movs	r3, #2
 80152e6:	73fb      	strb	r3, [r7, #15]
    break;
 80152e8:	bf00      	nop
  }
  return usb_status;
 80152ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80152ec:	4618      	mov	r0, r3
 80152ee:	3710      	adds	r7, #16
 80152f0:	46bd      	mov	sp, r7
 80152f2:	bd80      	pop	{r7, pc}

080152f4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80152f4:	b580      	push	{r7, lr}
 80152f6:	b082      	sub	sp, #8
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
 80152fc:	460b      	mov	r3, r1
 80152fe:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015306:	78fa      	ldrb	r2, [r7, #3]
 8015308:	4611      	mov	r1, r2
 801530a:	4618      	mov	r0, r3
 801530c:	f7ee fe9e 	bl	800404c <HAL_HCD_HC_GetXferCount>
 8015310:	4603      	mov	r3, r0
}
 8015312:	4618      	mov	r0, r3
 8015314:	3708      	adds	r7, #8
 8015316:	46bd      	mov	sp, r7
 8015318:	bd80      	pop	{r7, pc}
	...

0801531c <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801531c:	b590      	push	{r4, r7, lr}
 801531e:	b089      	sub	sp, #36	; 0x24
 8015320:	af04      	add	r7, sp, #16
 8015322:	6078      	str	r0, [r7, #4]
 8015324:	4608      	mov	r0, r1
 8015326:	4611      	mov	r1, r2
 8015328:	461a      	mov	r2, r3
 801532a:	4603      	mov	r3, r0
 801532c:	70fb      	strb	r3, [r7, #3]
 801532e:	460b      	mov	r3, r1
 8015330:	70bb      	strb	r3, [r7, #2]
 8015332:	4613      	mov	r3, r2
 8015334:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8015336:	2300      	movs	r3, #0
 8015338:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801533a:	2300      	movs	r3, #0
 801533c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8015344:	787c      	ldrb	r4, [r7, #1]
 8015346:	78ba      	ldrb	r2, [r7, #2]
 8015348:	78f9      	ldrb	r1, [r7, #3]
 801534a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801534c:	9302      	str	r3, [sp, #8]
 801534e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8015352:	9301      	str	r3, [sp, #4]
 8015354:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015358:	9300      	str	r3, [sp, #0]
 801535a:	4623      	mov	r3, r4
 801535c:	f7ee fae9 	bl	8003932 <HAL_HCD_HC_Init>
 8015360:	4603      	mov	r3, r0
 8015362:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 8015364:	7bbb      	ldrb	r3, [r7, #14]
 8015366:	2b03      	cmp	r3, #3
 8015368:	d816      	bhi.n	8015398 <USBH_LL_OpenPipe+0x7c>
 801536a:	a201      	add	r2, pc, #4	; (adr r2, 8015370 <USBH_LL_OpenPipe+0x54>)
 801536c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015370:	08015381 	.word	0x08015381
 8015374:	08015387 	.word	0x08015387
 8015378:	0801538d 	.word	0x0801538d
 801537c:	08015393 	.word	0x08015393
    case HAL_OK :
      usb_status = USBH_OK;
 8015380:	2300      	movs	r3, #0
 8015382:	73fb      	strb	r3, [r7, #15]
    break;
 8015384:	e00b      	b.n	801539e <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015386:	2302      	movs	r3, #2
 8015388:	73fb      	strb	r3, [r7, #15]
    break;
 801538a:	e008      	b.n	801539e <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801538c:	2301      	movs	r3, #1
 801538e:	73fb      	strb	r3, [r7, #15]
    break;
 8015390:	e005      	b.n	801539e <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8015392:	2302      	movs	r3, #2
 8015394:	73fb      	strb	r3, [r7, #15]
    break;
 8015396:	e002      	b.n	801539e <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 8015398:	2302      	movs	r3, #2
 801539a:	73fb      	strb	r3, [r7, #15]
    break;
 801539c:	bf00      	nop
  }
  return usb_status;
 801539e:	7bfb      	ldrb	r3, [r7, #15]
}
 80153a0:	4618      	mov	r0, r3
 80153a2:	3714      	adds	r7, #20
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd90      	pop	{r4, r7, pc}

080153a8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80153a8:	b580      	push	{r7, lr}
 80153aa:	b084      	sub	sp, #16
 80153ac:	af00      	add	r7, sp, #0
 80153ae:	6078      	str	r0, [r7, #4]
 80153b0:	460b      	mov	r3, r1
 80153b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80153b4:	2300      	movs	r3, #0
 80153b6:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80153b8:	2300      	movs	r3, #0
 80153ba:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80153c2:	78fa      	ldrb	r2, [r7, #3]
 80153c4:	4611      	mov	r1, r2
 80153c6:	4618      	mov	r0, r3
 80153c8:	f7ee fb4b 	bl	8003a62 <HAL_HCD_HC_Halt>
 80153cc:	4603      	mov	r3, r0
 80153ce:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80153d0:	7bbb      	ldrb	r3, [r7, #14]
 80153d2:	2b03      	cmp	r3, #3
 80153d4:	d816      	bhi.n	8015404 <USBH_LL_ClosePipe+0x5c>
 80153d6:	a201      	add	r2, pc, #4	; (adr r2, 80153dc <USBH_LL_ClosePipe+0x34>)
 80153d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153dc:	080153ed 	.word	0x080153ed
 80153e0:	080153f3 	.word	0x080153f3
 80153e4:	080153f9 	.word	0x080153f9
 80153e8:	080153ff 	.word	0x080153ff
    case HAL_OK :
      usb_status = USBH_OK;
 80153ec:	2300      	movs	r3, #0
 80153ee:	73fb      	strb	r3, [r7, #15]
    break;
 80153f0:	e00b      	b.n	801540a <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80153f2:	2302      	movs	r3, #2
 80153f4:	73fb      	strb	r3, [r7, #15]
    break;
 80153f6:	e008      	b.n	801540a <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80153f8:	2301      	movs	r3, #1
 80153fa:	73fb      	strb	r3, [r7, #15]
    break;
 80153fc:	e005      	b.n	801540a <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80153fe:	2302      	movs	r3, #2
 8015400:	73fb      	strb	r3, [r7, #15]
    break;
 8015402:	e002      	b.n	801540a <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 8015404:	2302      	movs	r3, #2
 8015406:	73fb      	strb	r3, [r7, #15]
    break;
 8015408:	bf00      	nop
  }
  return usb_status;
 801540a:	7bfb      	ldrb	r3, [r7, #15]
}
 801540c:	4618      	mov	r0, r3
 801540e:	3710      	adds	r7, #16
 8015410:	46bd      	mov	sp, r7
 8015412:	bd80      	pop	{r7, pc}

08015414 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8015414:	b590      	push	{r4, r7, lr}
 8015416:	b089      	sub	sp, #36	; 0x24
 8015418:	af04      	add	r7, sp, #16
 801541a:	6078      	str	r0, [r7, #4]
 801541c:	4608      	mov	r0, r1
 801541e:	4611      	mov	r1, r2
 8015420:	461a      	mov	r2, r3
 8015422:	4603      	mov	r3, r0
 8015424:	70fb      	strb	r3, [r7, #3]
 8015426:	460b      	mov	r3, r1
 8015428:	70bb      	strb	r3, [r7, #2]
 801542a:	4613      	mov	r3, r2
 801542c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801542e:	2300      	movs	r3, #0
 8015430:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8015432:	2300      	movs	r3, #0
 8015434:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 801543c:	787c      	ldrb	r4, [r7, #1]
 801543e:	78ba      	ldrb	r2, [r7, #2]
 8015440:	78f9      	ldrb	r1, [r7, #3]
 8015442:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8015446:	9303      	str	r3, [sp, #12]
 8015448:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801544a:	9302      	str	r3, [sp, #8]
 801544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801544e:	9301      	str	r3, [sp, #4]
 8015450:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015454:	9300      	str	r3, [sp, #0]
 8015456:	4623      	mov	r3, r4
 8015458:	f7ee fb26 	bl	8003aa8 <HAL_HCD_HC_SubmitRequest>
 801545c:	4603      	mov	r3, r0
 801545e:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 8015460:	7bbb      	ldrb	r3, [r7, #14]
 8015462:	2b03      	cmp	r3, #3
 8015464:	d816      	bhi.n	8015494 <USBH_LL_SubmitURB+0x80>
 8015466:	a201      	add	r2, pc, #4	; (adr r2, 801546c <USBH_LL_SubmitURB+0x58>)
 8015468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801546c:	0801547d 	.word	0x0801547d
 8015470:	08015483 	.word	0x08015483
 8015474:	08015489 	.word	0x08015489
 8015478:	0801548f 	.word	0x0801548f
    case HAL_OK :
      usb_status = USBH_OK;
 801547c:	2300      	movs	r3, #0
 801547e:	73fb      	strb	r3, [r7, #15]
    break;
 8015480:	e00b      	b.n	801549a <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8015482:	2302      	movs	r3, #2
 8015484:	73fb      	strb	r3, [r7, #15]
    break;
 8015486:	e008      	b.n	801549a <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8015488:	2301      	movs	r3, #1
 801548a:	73fb      	strb	r3, [r7, #15]
    break;
 801548c:	e005      	b.n	801549a <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801548e:	2302      	movs	r3, #2
 8015490:	73fb      	strb	r3, [r7, #15]
    break;
 8015492:	e002      	b.n	801549a <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 8015494:	2302      	movs	r3, #2
 8015496:	73fb      	strb	r3, [r7, #15]
    break;
 8015498:	bf00      	nop
  }
  return usb_status;
 801549a:	7bfb      	ldrb	r3, [r7, #15]
}
 801549c:	4618      	mov	r0, r3
 801549e:	3714      	adds	r7, #20
 80154a0:	46bd      	mov	sp, r7
 80154a2:	bd90      	pop	{r4, r7, pc}

080154a4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b082      	sub	sp, #8
 80154a8:	af00      	add	r7, sp, #0
 80154aa:	6078      	str	r0, [r7, #4]
 80154ac:	460b      	mov	r3, r1
 80154ae:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80154b6:	78fa      	ldrb	r2, [r7, #3]
 80154b8:	4611      	mov	r1, r2
 80154ba:	4618      	mov	r0, r3
 80154bc:	f7ee fdb1 	bl	8004022 <HAL_HCD_HC_GetURBState>
 80154c0:	4603      	mov	r3, r0
}
 80154c2:	4618      	mov	r0, r3
 80154c4:	3708      	adds	r7, #8
 80154c6:	46bd      	mov	sp, r7
 80154c8:	bd80      	pop	{r7, pc}

080154ca <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80154ca:	b580      	push	{r7, lr}
 80154cc:	b082      	sub	sp, #8
 80154ce:	af00      	add	r7, sp, #0
 80154d0:	6078      	str	r0, [r7, #4]
 80154d2:	460b      	mov	r3, r1
 80154d4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 80154dc:	2b01      	cmp	r3, #1
 80154de:	d103      	bne.n	80154e8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80154e0:	78fb      	ldrb	r3, [r7, #3]
 80154e2:	4618      	mov	r0, r3
 80154e4:	f000 f988 	bl	80157f8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80154e8:	20c8      	movs	r0, #200	; 0xc8
 80154ea:	f7eb fd77 	bl	8000fdc <HAL_Delay>
  return USBH_OK;
 80154ee:	2300      	movs	r3, #0
}
 80154f0:	4618      	mov	r0, r3
 80154f2:	3708      	adds	r7, #8
 80154f4:	46bd      	mov	sp, r7
 80154f6:	bd80      	pop	{r7, pc}

080154f8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80154f8:	b480      	push	{r7}
 80154fa:	b085      	sub	sp, #20
 80154fc:	af00      	add	r7, sp, #0
 80154fe:	6078      	str	r0, [r7, #4]
 8015500:	460b      	mov	r3, r1
 8015502:	70fb      	strb	r3, [r7, #3]
 8015504:	4613      	mov	r3, r2
 8015506:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 801550e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8015510:	78fa      	ldrb	r2, [r7, #3]
 8015512:	68f9      	ldr	r1, [r7, #12]
 8015514:	4613      	mov	r3, r2
 8015516:	009b      	lsls	r3, r3, #2
 8015518:	4413      	add	r3, r2
 801551a:	00db      	lsls	r3, r3, #3
 801551c:	440b      	add	r3, r1
 801551e:	333b      	adds	r3, #59	; 0x3b
 8015520:	781b      	ldrb	r3, [r3, #0]
 8015522:	2b00      	cmp	r3, #0
 8015524:	d00a      	beq.n	801553c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8015526:	78fa      	ldrb	r2, [r7, #3]
 8015528:	68f9      	ldr	r1, [r7, #12]
 801552a:	4613      	mov	r3, r2
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	4413      	add	r3, r2
 8015530:	00db      	lsls	r3, r3, #3
 8015532:	440b      	add	r3, r1
 8015534:	3350      	adds	r3, #80	; 0x50
 8015536:	78ba      	ldrb	r2, [r7, #2]
 8015538:	701a      	strb	r2, [r3, #0]
 801553a:	e009      	b.n	8015550 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 801553c:	78fa      	ldrb	r2, [r7, #3]
 801553e:	68f9      	ldr	r1, [r7, #12]
 8015540:	4613      	mov	r3, r2
 8015542:	009b      	lsls	r3, r3, #2
 8015544:	4413      	add	r3, r2
 8015546:	00db      	lsls	r3, r3, #3
 8015548:	440b      	add	r3, r1
 801554a:	3351      	adds	r3, #81	; 0x51
 801554c:	78ba      	ldrb	r2, [r7, #2]
 801554e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8015550:	2300      	movs	r3, #0
}
 8015552:	4618      	mov	r0, r3
 8015554:	3714      	adds	r7, #20
 8015556:	46bd      	mov	sp, r7
 8015558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801555c:	4770      	bx	lr

0801555e <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801555e:	b480      	push	{r7}
 8015560:	b085      	sub	sp, #20
 8015562:	af00      	add	r7, sp, #0
 8015564:	6078      	str	r0, [r7, #4]
 8015566:	460b      	mov	r3, r1
 8015568:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 801556a:	2300      	movs	r3, #0
 801556c:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8015574:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 8015576:	78fa      	ldrb	r2, [r7, #3]
 8015578:	68b9      	ldr	r1, [r7, #8]
 801557a:	4613      	mov	r3, r2
 801557c:	009b      	lsls	r3, r3, #2
 801557e:	4413      	add	r3, r2
 8015580:	00db      	lsls	r3, r3, #3
 8015582:	440b      	add	r3, r1
 8015584:	333b      	adds	r3, #59	; 0x3b
 8015586:	781b      	ldrb	r3, [r3, #0]
 8015588:	2b00      	cmp	r3, #0
 801558a:	d00a      	beq.n	80155a2 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 801558c:	78fa      	ldrb	r2, [r7, #3]
 801558e:	68b9      	ldr	r1, [r7, #8]
 8015590:	4613      	mov	r3, r2
 8015592:	009b      	lsls	r3, r3, #2
 8015594:	4413      	add	r3, r2
 8015596:	00db      	lsls	r3, r3, #3
 8015598:	440b      	add	r3, r1
 801559a:	3350      	adds	r3, #80	; 0x50
 801559c:	781b      	ldrb	r3, [r3, #0]
 801559e:	73fb      	strb	r3, [r7, #15]
 80155a0:	e009      	b.n	80155b6 <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 80155a2:	78fa      	ldrb	r2, [r7, #3]
 80155a4:	68b9      	ldr	r1, [r7, #8]
 80155a6:	4613      	mov	r3, r2
 80155a8:	009b      	lsls	r3, r3, #2
 80155aa:	4413      	add	r3, r2
 80155ac:	00db      	lsls	r3, r3, #3
 80155ae:	440b      	add	r3, r1
 80155b0:	3351      	adds	r3, #81	; 0x51
 80155b2:	781b      	ldrb	r3, [r3, #0]
 80155b4:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 80155b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80155b8:	4618      	mov	r0, r3
 80155ba:	3714      	adds	r7, #20
 80155bc:	46bd      	mov	sp, r7
 80155be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155c2:	4770      	bx	lr

080155c4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80155c4:	b580      	push	{r7, lr}
 80155c6:	b082      	sub	sp, #8
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80155cc:	6878      	ldr	r0, [r7, #4]
 80155ce:	f7eb fd05 	bl	8000fdc <HAL_Delay>
}
 80155d2:	bf00      	nop
 80155d4:	3708      	adds	r7, #8
 80155d6:	46bd      	mov	sp, r7
 80155d8:	bd80      	pop	{r7, pc}

080155da <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 80155da:	b480      	push	{r7}
 80155dc:	b083      	sub	sp, #12
 80155de:	af00      	add	r7, sp, #0
 80155e0:	4603      	mov	r3, r0
 80155e2:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 80155e4:	2300      	movs	r3, #0
}
 80155e6:	4618      	mov	r0, r3
 80155e8:	370c      	adds	r7, #12
 80155ea:	46bd      	mov	sp, r7
 80155ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155f0:	4770      	bx	lr
	...

080155f4 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 80155f4:	b580      	push	{r7, lr}
 80155f6:	b084      	sub	sp, #16
 80155f8:	af00      	add	r7, sp, #0
 80155fa:	4603      	mov	r3, r0
 80155fc:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 80155fe:	2301      	movs	r3, #1
 8015600:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8015602:	79fb      	ldrb	r3, [r7, #7]
 8015604:	4619      	mov	r1, r3
 8015606:	4808      	ldr	r0, [pc, #32]	; (8015628 <USBH_status+0x34>)
 8015608:	f7f6 ffb1 	bl	800c56e <USBH_MSC_UnitIsReady>
 801560c:	4603      	mov	r3, r0
 801560e:	2b00      	cmp	r3, #0
 8015610:	d002      	beq.n	8015618 <USBH_status+0x24>
  {
    res = RES_OK;
 8015612:	2300      	movs	r3, #0
 8015614:	73fb      	strb	r3, [r7, #15]
 8015616:	e001      	b.n	801561c <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8015618:	2301      	movs	r3, #1
 801561a:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 801561c:	7bfb      	ldrb	r3, [r7, #15]
}
 801561e:	4618      	mov	r0, r3
 8015620:	3710      	adds	r7, #16
 8015622:	46bd      	mov	sp, r7
 8015624:	bd80      	pop	{r7, pc}
 8015626:	bf00      	nop
 8015628:	200315d4 	.word	0x200315d4

0801562c <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801562c:	b580      	push	{r7, lr}
 801562e:	b094      	sub	sp, #80	; 0x50
 8015630:	af02      	add	r7, sp, #8
 8015632:	60b9      	str	r1, [r7, #8]
 8015634:	607a      	str	r2, [r7, #4]
 8015636:	603b      	str	r3, [r7, #0]
 8015638:	4603      	mov	r3, r0
 801563a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801563c:	2301      	movs	r3, #1
 801563e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8015642:	7bf9      	ldrb	r1, [r7, #15]
 8015644:	683b      	ldr	r3, [r7, #0]
 8015646:	9300      	str	r3, [sp, #0]
 8015648:	68bb      	ldr	r3, [r7, #8]
 801564a:	687a      	ldr	r2, [r7, #4]
 801564c:	4812      	ldr	r0, [pc, #72]	; (8015698 <USBH_read+0x6c>)
 801564e:	f7f6 ffd8 	bl	800c602 <USBH_MSC_Read>
 8015652:	4603      	mov	r3, r0
 8015654:	2b00      	cmp	r3, #0
 8015656:	d103      	bne.n	8015660 <USBH_read+0x34>
  {
    res = RES_OK;
 8015658:	2300      	movs	r3, #0
 801565a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801565e:	e015      	b.n	801568c <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8015660:	f107 0210 	add.w	r2, r7, #16
 8015664:	7bfb      	ldrb	r3, [r7, #15]
 8015666:	4619      	mov	r1, r3
 8015668:	480b      	ldr	r0, [pc, #44]	; (8015698 <USBH_read+0x6c>)
 801566a:	f7f6 ffa6 	bl	800c5ba <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 801566e:	7f7b      	ldrb	r3, [r7, #29]
 8015670:	2b28      	cmp	r3, #40	; 0x28
 8015672:	d003      	beq.n	801567c <USBH_read+0x50>
 8015674:	2b3a      	cmp	r3, #58	; 0x3a
 8015676:	d001      	beq.n	801567c <USBH_read+0x50>
 8015678:	2b04      	cmp	r3, #4
 801567a:	d103      	bne.n	8015684 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 801567c:	2303      	movs	r3, #3
 801567e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 8015682:	e003      	b.n	801568c <USBH_read+0x60>

    default:
      res = RES_ERROR;
 8015684:	2301      	movs	r3, #1
 8015686:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 801568a:	bf00      	nop
    }
  }

  return res;
 801568c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8015690:	4618      	mov	r0, r3
 8015692:	3748      	adds	r7, #72	; 0x48
 8015694:	46bd      	mov	sp, r7
 8015696:	bd80      	pop	{r7, pc}
 8015698:	200315d4 	.word	0x200315d4

0801569c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 801569c:	b580      	push	{r7, lr}
 801569e:	b094      	sub	sp, #80	; 0x50
 80156a0:	af02      	add	r7, sp, #8
 80156a2:	60b9      	str	r1, [r7, #8]
 80156a4:	607a      	str	r2, [r7, #4]
 80156a6:	603b      	str	r3, [r7, #0]
 80156a8:	4603      	mov	r3, r0
 80156aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80156ac:	2301      	movs	r3, #1
 80156ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 80156b2:	7bf9      	ldrb	r1, [r7, #15]
 80156b4:	683b      	ldr	r3, [r7, #0]
 80156b6:	9300      	str	r3, [sp, #0]
 80156b8:	68bb      	ldr	r3, [r7, #8]
 80156ba:	687a      	ldr	r2, [r7, #4]
 80156bc:	4817      	ldr	r0, [pc, #92]	; (801571c <USBH_write+0x80>)
 80156be:	f7f7 f809 	bl	800c6d4 <USBH_MSC_Write>
 80156c2:	4603      	mov	r3, r0
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d103      	bne.n	80156d0 <USBH_write+0x34>
  {
    res = RES_OK;
 80156c8:	2300      	movs	r3, #0
 80156ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80156ce:	e01f      	b.n	8015710 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 80156d0:	f107 0210 	add.w	r2, r7, #16
 80156d4:	7bfb      	ldrb	r3, [r7, #15]
 80156d6:	4619      	mov	r1, r3
 80156d8:	4810      	ldr	r0, [pc, #64]	; (801571c <USBH_write+0x80>)
 80156da:	f7f6 ff6e 	bl	800c5ba <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 80156de:	7f7b      	ldrb	r3, [r7, #29]
 80156e0:	2b27      	cmp	r3, #39	; 0x27
 80156e2:	d009      	beq.n	80156f8 <USBH_write+0x5c>
 80156e4:	2b27      	cmp	r3, #39	; 0x27
 80156e6:	dc02      	bgt.n	80156ee <USBH_write+0x52>
 80156e8:	2b04      	cmp	r3, #4
 80156ea:	d009      	beq.n	8015700 <USBH_write+0x64>
 80156ec:	e00c      	b.n	8015708 <USBH_write+0x6c>
 80156ee:	2b28      	cmp	r3, #40	; 0x28
 80156f0:	d006      	beq.n	8015700 <USBH_write+0x64>
 80156f2:	2b3a      	cmp	r3, #58	; 0x3a
 80156f4:	d004      	beq.n	8015700 <USBH_write+0x64>
 80156f6:	e007      	b.n	8015708 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 80156f8:	2302      	movs	r3, #2
 80156fa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 80156fe:	e007      	b.n	8015710 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8015700:	2303      	movs	r3, #3
 8015702:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8015706:	e003      	b.n	8015710 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8015708:	2301      	movs	r3, #1
 801570a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 801570e:	bf00      	nop
    }
  }

  return res;
 8015710:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8015714:	4618      	mov	r0, r3
 8015716:	3748      	adds	r7, #72	; 0x48
 8015718:	46bd      	mov	sp, r7
 801571a:	bd80      	pop	{r7, pc}
 801571c:	200315d4 	.word	0x200315d4

08015720 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8015720:	b580      	push	{r7, lr}
 8015722:	b090      	sub	sp, #64	; 0x40
 8015724:	af00      	add	r7, sp, #0
 8015726:	4603      	mov	r3, r0
 8015728:	603a      	str	r2, [r7, #0]
 801572a:	71fb      	strb	r3, [r7, #7]
 801572c:	460b      	mov	r3, r1
 801572e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8015730:	2301      	movs	r3, #1
 8015732:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8015736:	79bb      	ldrb	r3, [r7, #6]
 8015738:	2b03      	cmp	r3, #3
 801573a:	d852      	bhi.n	80157e2 <USBH_ioctl+0xc2>
 801573c:	a201      	add	r2, pc, #4	; (adr r2, 8015744 <USBH_ioctl+0x24>)
 801573e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015742:	bf00      	nop
 8015744:	08015755 	.word	0x08015755
 8015748:	0801575d 	.word	0x0801575d
 801574c:	08015787 	.word	0x08015787
 8015750:	080157b3 	.word	0x080157b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8015754:	2300      	movs	r3, #0
 8015756:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 801575a:	e045      	b.n	80157e8 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 801575c:	f107 0208 	add.w	r2, r7, #8
 8015760:	79fb      	ldrb	r3, [r7, #7]
 8015762:	4619      	mov	r1, r3
 8015764:	4823      	ldr	r0, [pc, #140]	; (80157f4 <USBH_ioctl+0xd4>)
 8015766:	f7f6 ff28 	bl	800c5ba <USBH_MSC_GetLUNInfo>
 801576a:	4603      	mov	r3, r0
 801576c:	2b00      	cmp	r3, #0
 801576e:	d106      	bne.n	801577e <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8015770:	68fa      	ldr	r2, [r7, #12]
 8015772:	683b      	ldr	r3, [r7, #0]
 8015774:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8015776:	2300      	movs	r3, #0
 8015778:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 801577c:	e034      	b.n	80157e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 801577e:	2301      	movs	r3, #1
 8015780:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8015784:	e030      	b.n	80157e8 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8015786:	f107 0208 	add.w	r2, r7, #8
 801578a:	79fb      	ldrb	r3, [r7, #7]
 801578c:	4619      	mov	r1, r3
 801578e:	4819      	ldr	r0, [pc, #100]	; (80157f4 <USBH_ioctl+0xd4>)
 8015790:	f7f6 ff13 	bl	800c5ba <USBH_MSC_GetLUNInfo>
 8015794:	4603      	mov	r3, r0
 8015796:	2b00      	cmp	r3, #0
 8015798:	d107      	bne.n	80157aa <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 801579a:	8a3b      	ldrh	r3, [r7, #16]
 801579c:	461a      	mov	r2, r3
 801579e:	683b      	ldr	r3, [r7, #0]
 80157a0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80157a2:	2300      	movs	r3, #0
 80157a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80157a8:	e01e      	b.n	80157e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80157aa:	2301      	movs	r3, #1
 80157ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80157b0:	e01a      	b.n	80157e8 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 80157b2:	f107 0208 	add.w	r2, r7, #8
 80157b6:	79fb      	ldrb	r3, [r7, #7]
 80157b8:	4619      	mov	r1, r3
 80157ba:	480e      	ldr	r0, [pc, #56]	; (80157f4 <USBH_ioctl+0xd4>)
 80157bc:	f7f6 fefd 	bl	800c5ba <USBH_MSC_GetLUNInfo>
 80157c0:	4603      	mov	r3, r0
 80157c2:	2b00      	cmp	r3, #0
 80157c4:	d109      	bne.n	80157da <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 80157c6:	8a3b      	ldrh	r3, [r7, #16]
 80157c8:	0a5b      	lsrs	r3, r3, #9
 80157ca:	b29b      	uxth	r3, r3
 80157cc:	461a      	mov	r2, r3
 80157ce:	683b      	ldr	r3, [r7, #0]
 80157d0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 80157d2:	2300      	movs	r3, #0
 80157d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 80157d8:	e006      	b.n	80157e8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 80157da:	2301      	movs	r3, #1
 80157dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 80157e0:	e002      	b.n	80157e8 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 80157e2:	2304      	movs	r3, #4
 80157e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 80157e8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 80157ec:	4618      	mov	r0, r3
 80157ee:	3740      	adds	r7, #64	; 0x40
 80157f0:	46bd      	mov	sp, r7
 80157f2:	bd80      	pop	{r7, pc}
 80157f4:	200315d4 	.word	0x200315d4

080157f8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 80157f8:	b580      	push	{r7, lr}
 80157fa:	b084      	sub	sp, #16
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	4603      	mov	r3, r0
 8015800:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8015802:	79fb      	ldrb	r3, [r7, #7]
 8015804:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state != 0)
 8015806:	79fb      	ldrb	r3, [r7, #7]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d002      	beq.n	8015812 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 801580c:	2301      	movs	r3, #1
 801580e:	73fb      	strb	r3, [r7, #15]
 8015810:	e001      	b.n	8015816 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8015812:	2300      	movs	r3, #0
 8015814:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_12,(GPIO_PinState)data);
 8015816:	7bfb      	ldrb	r3, [r7, #15]
 8015818:	461a      	mov	r2, r3
 801581a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801581e:	4803      	ldr	r0, [pc, #12]	; (801582c <MX_DriverVbusFS+0x34>)
 8015820:	f7ee f818 	bl	8003854 <HAL_GPIO_WritePin>
}
 8015824:	bf00      	nop
 8015826:	3710      	adds	r7, #16
 8015828:	46bd      	mov	sp, r7
 801582a:	bd80      	pop	{r7, pc}
 801582c:	40021800 	.word	0x40021800

08015830 <ADPS9309_ReadRegs>:
* Input				: Register Address
* Output			: Data Read
* Return			: None
*******************************************************************************/
u8_t ADPS9309_ReadRegs(I2C_HandleTypeDef *hi2c, u8_t deviceAddr, u8_t Reg, u8_t* Data, u8_t len)
{
 8015830:	b580      	push	{r7, lr}
 8015832:	b086      	sub	sp, #24
 8015834:	af02      	add	r7, sp, #8
 8015836:	60f8      	str	r0, [r7, #12]
 8015838:	607b      	str	r3, [r7, #4]
 801583a:	460b      	mov	r3, r1
 801583c:	72fb      	strb	r3, [r7, #11]
 801583e:	4613      	mov	r3, r2
 8015840:	72bb      	strb	r3, [r7, #10]

  // Read using I2C bus. This is implemented in external source.
  if(!I2C_BufferRead(hi2c, Data, deviceAddr, Reg|ADPS_command_byte, len))
 8015842:	7afa      	ldrb	r2, [r7, #11]
 8015844:	7abb      	ldrb	r3, [r7, #10]
 8015846:	f063 033f 	orn	r3, r3, #63	; 0x3f
 801584a:	b2db      	uxtb	r3, r3
 801584c:	4619      	mov	r1, r3
 801584e:	7e3b      	ldrb	r3, [r7, #24]
 8015850:	9300      	str	r3, [sp, #0]
 8015852:	460b      	mov	r3, r1
 8015854:	6879      	ldr	r1, [r7, #4]
 8015856:	68f8      	ldr	r0, [r7, #12]
 8015858:	f002 fde2 	bl	8018420 <I2C_BufferRead>
 801585c:	4603      	mov	r3, r0
 801585e:	2b00      	cmp	r3, #0
 8015860:	d101      	bne.n	8015866 <ADPS9309_ReadRegs+0x36>
  return false;
 8015862:	2300      	movs	r3, #0
 8015864:	e000      	b.n	8015868 <ADPS9309_ReadRegs+0x38>
  else
  return true;
 8015866:	2301      	movs	r3, #1
}
 8015868:	4618      	mov	r0, r3
 801586a:	3710      	adds	r7, #16
 801586c:	46bd      	mov	sp, r7
 801586e:	bd80      	pop	{r7, pc}

08015870 <ADPS9309_WriteReg>:
*					: I2C writing function
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
u8_t ADPS9309_WriteReg(I2C_HandleTypeDef *hi2c, u8_t deviceAddress, u8_t WriteAddr, u8_t Data) {
 8015870:	b580      	push	{r7, lr}
 8015872:	b082      	sub	sp, #8
 8015874:	af00      	add	r7, sp, #0
 8015876:	6078      	str	r0, [r7, #4]
 8015878:	4608      	mov	r0, r1
 801587a:	4611      	mov	r1, r2
 801587c:	461a      	mov	r2, r3
 801587e:	4603      	mov	r3, r0
 8015880:	70fb      	strb	r3, [r7, #3]
 8015882:	460b      	mov	r3, r1
 8015884:	70bb      	strb	r3, [r7, #2]
 8015886:	4613      	mov	r3, r2
 8015888:	707b      	strb	r3, [r7, #1]

	// Write using I2C bus. This is implemented in external source.
  I2C_ByteWrite(hi2c, &Data,  deviceAddress,  WriteAddr|ADPS_command_byte);
 801588a:	78fa      	ldrb	r2, [r7, #3]
 801588c:	78bb      	ldrb	r3, [r7, #2]
 801588e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8015892:	b2db      	uxtb	r3, r3
 8015894:	1c79      	adds	r1, r7, #1
 8015896:	6878      	ldr	r0, [r7, #4]
 8015898:	f002 fde7 	bl	801846a <I2C_ByteWrite>
  return true;
 801589c:	2301      	movs	r3, #1
}
 801589e:	4618      	mov	r0, r3
 80158a0:	3708      	adds	r7, #8
 80158a2:	46bd      	mov	sp, r7
 80158a4:	bd80      	pop	{r7, pc}
	...

080158a8 <ADPS9309_Init>:
* Description    : Sets control registers for ADPS-9301 to run
* Input          : None
* Return         : None
*******************************************************************************/
uint8_t ADPS9309_Init(void)
{
 80158a8:	b580      	push	{r7, lr}
 80158aa:	b084      	sub	sp, #16
 80158ac:	af02      	add	r7, sp, #8
	uint16_t s;
	HAL_StatusTypeDef RES;
	u8_t Device_ID = 0;
 80158ae:	2300      	movs	r3, #0
 80158b0:	71bb      	strb	r3, [r7, #6]
	float Test;

	RES = HAL_I2C_IsDeviceReady(&hi2c2,ADPS_I2C_ADDRESS,20,200);	//Check if device is ready for communication, 20 attempts, 200 ms timeout
 80158b2:	23c8      	movs	r3, #200	; 0xc8
 80158b4:	2214      	movs	r2, #20
 80158b6:	2152      	movs	r1, #82	; 0x52
 80158b8:	4814      	ldr	r0, [pc, #80]	; (801590c <ADPS9309_Init+0x64>)
 80158ba:	f7ef ff25 	bl	8005708 <HAL_I2C_IsDeviceReady>
 80158be:	4603      	mov	r3, r0
 80158c0:	71fb      	strb	r3, [r7, #7]

	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, CONTROL, 3);						// power device on
 80158c2:	2303      	movs	r3, #3
 80158c4:	2200      	movs	r2, #0
 80158c6:	2152      	movs	r1, #82	; 0x52
 80158c8:	4810      	ldr	r0, [pc, #64]	; (801590c <ADPS9309_Init+0x64>)
 80158ca:	f7ff ffd1 	bl	8015870 <ADPS9309_WriteReg>
	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, TIMING, timing_value);			// set auto-sample interval
 80158ce:	2301      	movs	r3, #1
 80158d0:	2201      	movs	r2, #1
 80158d2:	2152      	movs	r1, #82	; 0x52
 80158d4:	480d      	ldr	r0, [pc, #52]	; (801590c <ADPS9309_Init+0x64>)
 80158d6:	f7ff ffcb 	bl	8015870 <ADPS9309_WriteReg>

	ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, CHIP_ID, &Device_ID, 1);
 80158da:	1dba      	adds	r2, r7, #6
 80158dc:	2301      	movs	r3, #1
 80158de:	9300      	str	r3, [sp, #0]
 80158e0:	4613      	mov	r3, r2
 80158e2:	220a      	movs	r2, #10
 80158e4:	2152      	movs	r1, #82	; 0x52
 80158e6:	4809      	ldr	r0, [pc, #36]	; (801590c <ADPS9309_Init+0x64>)
 80158e8:	f7ff ffa2 	bl	8015830 <ADPS9309_ReadRegs>

	if ((Device_ID & 0xF0) != 0b01110000)		//expect a device ID of 80 (decimal)
 80158ec:	79bb      	ldrb	r3, [r7, #6]
 80158ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80158f2:	2b70      	cmp	r3, #112	; 0x70
 80158f4:	d004      	beq.n	8015900 <ADPS9309_Init+0x58>
	{
		Delay(50);
 80158f6:	2032      	movs	r0, #50	; 0x32
 80158f8:	f005 ffa8 	bl	801b84c <Delay>
		return (uint8_t) APDS9309_ERROR;
 80158fc:	2301      	movs	r3, #1
 80158fe:	e000      	b.n	8015902 <ADPS9309_Init+0x5a>
	}
	else
	{
		return (uint8_t) APDS9309_OK;
 8015900:	2300      	movs	r3, #0
	}
}
 8015902:	4618      	mov	r0, r3
 8015904:	3708      	adds	r7, #8
 8015906:	46bd      	mov	sp, r7
 8015908:	bd80      	pop	{r7, pc}
 801590a:	bf00      	nop
 801590c:	200313c0 	.word	0x200313c0

08015910 <ADPS9309_GetValues>:
 * Populates argument array as follow:
 * ADPS9301_Values[0] = Light + IR Reading
 * ADPS9301_Values[1] = IR Reading
 *-----------------------------------------*/
bool ADPS9309_GetValues(uint16_t *ADPS9301_Values)
{
 8015910:	b580      	push	{r7, lr}
 8015912:	b086      	sub	sp, #24
 8015914:	af02      	add	r7, sp, #8
 8015916:	6078      	str	r0, [r7, #4]
	u8_t raw_values[4];

	if (!ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, DATA0_L, raw_values, 4) )
 8015918:	f107 020c 	add.w	r2, r7, #12
 801591c:	2304      	movs	r3, #4
 801591e:	9300      	str	r3, [sp, #0]
 8015920:	4613      	mov	r3, r2
 8015922:	220c      	movs	r2, #12
 8015924:	2152      	movs	r1, #82	; 0x52
 8015926:	4811      	ldr	r0, [pc, #68]	; (801596c <ADPS9309_GetValues+0x5c>)
 8015928:	f7ff ff82 	bl	8015830 <ADPS9309_ReadRegs>
 801592c:	4603      	mov	r3, r0
 801592e:	2b00      	cmp	r3, #0
 8015930:	d101      	bne.n	8015936 <ADPS9309_GetValues+0x26>
	{
		return false;
 8015932:	2300      	movs	r3, #0
 8015934:	e015      	b.n	8015962 <ADPS9309_GetValues+0x52>
	}
	else
	{
		ADPS9301_Values[0] = (((u16_t)raw_values[0]) | ((u16_t)raw_values[1]<<8));
 8015936:	7b3b      	ldrb	r3, [r7, #12]
 8015938:	b21a      	sxth	r2, r3
 801593a:	7b7b      	ldrb	r3, [r7, #13]
 801593c:	021b      	lsls	r3, r3, #8
 801593e:	b21b      	sxth	r3, r3
 8015940:	4313      	orrs	r3, r2
 8015942:	b21b      	sxth	r3, r3
 8015944:	b29a      	uxth	r2, r3
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	801a      	strh	r2, [r3, #0]
		ADPS9301_Values[1] = (((u16_t)raw_values[2]) | ((u16_t)raw_values[3]<<8));
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	3302      	adds	r3, #2
 801594e:	7bba      	ldrb	r2, [r7, #14]
 8015950:	b211      	sxth	r1, r2
 8015952:	7bfa      	ldrb	r2, [r7, #15]
 8015954:	0212      	lsls	r2, r2, #8
 8015956:	b212      	sxth	r2, r2
 8015958:	430a      	orrs	r2, r1
 801595a:	b212      	sxth	r2, r2
 801595c:	b292      	uxth	r2, r2
 801595e:	801a      	strh	r2, [r3, #0]
		return true;
 8015960:	2301      	movs	r3, #1
	}
}
 8015962:	4618      	mov	r0, r3
 8015964:	3710      	adds	r7, #16
 8015966:	46bd      	mov	sp, r7
 8015968:	bd80      	pop	{r7, pc}
 801596a:	bf00      	nop
 801596c:	200313c0 	.word	0x200313c0

08015970 <BSP_LCD_GetXSize>:
/**
 * @brief  Gets the LCD X size.
 * @retval Used LCD X size
 */
uint32_t BSP_LCD_GetXSize(void)
{
 8015970:	b480      	push	{r7}
 8015972:	af00      	add	r7, sp, #0
	return (BSP_LCD_X_Size);
 8015974:	4b03      	ldr	r3, [pc, #12]	; (8015984 <BSP_LCD_GetXSize+0x14>)
 8015976:	681b      	ldr	r3, [r3, #0]
}
 8015978:	4618      	mov	r0, r3
 801597a:	46bd      	mov	sp, r7
 801597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015980:	4770      	bx	lr
 8015982:	bf00      	nop
 8015984:	20021380 	.word	0x20021380

08015988 <BSP_LCD_GetYSize>:
/**
 * @brief  Gets the LCD Y size.
 * @retval Used LCD Y size
 */
uint32_t BSP_LCD_GetYSize(void)
{
 8015988:	b480      	push	{r7}
 801598a:	af00      	add	r7, sp, #0
	return (BSP_LCD_Y_Size);
 801598c:	4b03      	ldr	r3, [pc, #12]	; (801599c <BSP_LCD_GetYSize+0x14>)
 801598e:	681b      	ldr	r3, [r3, #0]
}
 8015990:	4618      	mov	r0, r3
 8015992:	46bd      	mov	sp, r7
 8015994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015998:	4770      	bx	lr
 801599a:	bf00      	nop
 801599c:	20021408 	.word	0x20021408

080159a0 <BSP_LCD_LayerDefaultInit>:
 * @param  LayerIndex: Layer foreground or background
 * @param  FB_Address: Layer frame buffer
 * @retval None
 */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80159a0:	b580      	push	{r7, lr}
 80159a2:	b090      	sub	sp, #64	; 0x40
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	4603      	mov	r3, r0
 80159a8:	6039      	str	r1, [r7, #0]
 80159aa:	80fb      	strh	r3, [r7, #6]
	LCD_LayerCfgTypeDef  Layercfg;

	/* Layer Init */
	Layercfg.WindowX0 = 0;
 80159ac:	2300      	movs	r3, #0
 80159ae:	60fb      	str	r3, [r7, #12]
	Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80159b0:	f7ff ffde 	bl	8015970 <BSP_LCD_GetXSize>
 80159b4:	4603      	mov	r3, r0
 80159b6:	613b      	str	r3, [r7, #16]
	Layercfg.WindowY0 = 0;
 80159b8:	2300      	movs	r3, #0
 80159ba:	617b      	str	r3, [r7, #20]
	Layercfg.WindowY1 = BSP_LCD_GetYSize();
 80159bc:	f7ff ffe4 	bl	8015988 <BSP_LCD_GetYSize>
 80159c0:	4603      	mov	r3, r0
 80159c2:	61bb      	str	r3, [r7, #24]
	Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80159c4:	2302      	movs	r3, #2
 80159c6:	61fb      	str	r3, [r7, #28]
	Layercfg.FBStartAdress = FB_Address;
 80159c8:	683b      	ldr	r3, [r7, #0]
 80159ca:	633b      	str	r3, [r7, #48]	; 0x30
	Layercfg.Alpha = 255;
 80159cc:	23ff      	movs	r3, #255	; 0xff
 80159ce:	623b      	str	r3, [r7, #32]

	Layercfg.Alpha0 = 0;
 80159d0:	2300      	movs	r3, #0
 80159d2:	627b      	str	r3, [r7, #36]	; 0x24
	Layercfg.Backcolor.Blue = 0;
 80159d4:	2300      	movs	r3, #0
 80159d6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	Layercfg.Backcolor.Green = 0;
 80159da:	2300      	movs	r3, #0
 80159dc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	Layercfg.Backcolor.Red = 0;
 80159e0:	2300      	movs	r3, #0
 80159e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80159e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80159ea:	62bb      	str	r3, [r7, #40]	; 0x28
	Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80159ec:	2307      	movs	r3, #7
 80159ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80159f0:	f7ff ffbe 	bl	8015970 <BSP_LCD_GetXSize>
 80159f4:	4603      	mov	r3, r0
 80159f6:	637b      	str	r3, [r7, #52]	; 0x34
	Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80159f8:	f7ff ffc6 	bl	8015988 <BSP_LCD_GetYSize>
 80159fc:	4603      	mov	r3, r0
 80159fe:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex);
 8015a00:	88fa      	ldrh	r2, [r7, #6]
 8015a02:	f107 030c 	add.w	r3, r7, #12
 8015a06:	4619      	mov	r1, r3
 8015a08:	4812      	ldr	r0, [pc, #72]	; (8015a54 <BSP_LCD_LayerDefaultInit+0xb4>)
 8015a0a:	f7f0 fbbf 	bl	800618c <HAL_LTDC_ConfigLayer>

	DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8015a0e:	88fa      	ldrh	r2, [r7, #6]
 8015a10:	4911      	ldr	r1, [pc, #68]	; (8015a58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8015a12:	4613      	mov	r3, r2
 8015a14:	005b      	lsls	r3, r3, #1
 8015a16:	4413      	add	r3, r2
 8015a18:	009b      	lsls	r3, r3, #2
 8015a1a:	440b      	add	r3, r1
 8015a1c:	3304      	adds	r3, #4
 8015a1e:	f04f 32ff 	mov.w	r2, #4294967295
 8015a22:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].pFont     = &Font24;
 8015a24:	88fa      	ldrh	r2, [r7, #6]
 8015a26:	490c      	ldr	r1, [pc, #48]	; (8015a58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8015a28:	4613      	mov	r3, r2
 8015a2a:	005b      	lsls	r3, r3, #1
 8015a2c:	4413      	add	r3, r2
 8015a2e:	009b      	lsls	r3, r3, #2
 8015a30:	440b      	add	r3, r1
 8015a32:	3308      	adds	r3, #8
 8015a34:	4a09      	ldr	r2, [pc, #36]	; (8015a5c <BSP_LCD_LayerDefaultInit+0xbc>)
 8015a36:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8015a38:	88fa      	ldrh	r2, [r7, #6]
 8015a3a:	4907      	ldr	r1, [pc, #28]	; (8015a58 <BSP_LCD_LayerDefaultInit+0xb8>)
 8015a3c:	4613      	mov	r3, r2
 8015a3e:	005b      	lsls	r3, r3, #1
 8015a40:	4413      	add	r3, r2
 8015a42:	009b      	lsls	r3, r3, #2
 8015a44:	440b      	add	r3, r1
 8015a46:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8015a4a:	601a      	str	r2, [r3, #0]
}
 8015a4c:	bf00      	nop
 8015a4e:	3740      	adds	r7, #64	; 0x40
 8015a50:	46bd      	mov	sp, r7
 8015a52:	bd80      	pop	{r7, pc}
 8015a54:	20031cb8 	.word	0x20031cb8
 8015a58:	20020a50 	.word	0x20020a50
 8015a5c:	20020020 	.word	0x20020020

08015a60 <BSP_LCD_SelectLayer>:
/**
 * @brief  Selects the LCD Layer.
 * @param  LayerIndex: Layer foreground or background
 */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8015a60:	b480      	push	{r7}
 8015a62:	b083      	sub	sp, #12
 8015a64:	af00      	add	r7, sp, #0
 8015a66:	6078      	str	r0, [r7, #4]
	ActiveLayer = LayerIndex;
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	b2da      	uxtb	r2, r3
 8015a6c:	4b03      	ldr	r3, [pc, #12]	; (8015a7c <BSP_LCD_SelectLayer+0x1c>)
 8015a6e:	701a      	strb	r2, [r3, #0]

}
 8015a70:	bf00      	nop
 8015a72:	370c      	adds	r7, #12
 8015a74:	46bd      	mov	sp, r7
 8015a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a7a:	4770      	bx	lr
 8015a7c:	20020a4d 	.word	0x20020a4d

08015a80 <BSP_LCD_SetLayerVisible>:
 *          This parameter can be one of the following values:
 *            @arg  ENABLE
 *            @arg  DISABLE
 */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8015a80:	b480      	push	{r7}
 8015a82:	b083      	sub	sp, #12
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	6078      	str	r0, [r7, #4]
 8015a88:	460b      	mov	r3, r1
 8015a8a:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 8015a8c:	78fb      	ldrb	r3, [r7, #3]
 8015a8e:	2b01      	cmp	r3, #1
 8015a90:	d113      	bne.n	8015aba <BSP_LCD_SetLayerVisible+0x3a>
	{
		__HAL_LTDC_LAYER_ENABLE(&(hltdc_discovery), LayerIndex);
 8015a92:	4b1a      	ldr	r3, [pc, #104]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015a94:	681b      	ldr	r3, [r3, #0]
 8015a96:	461a      	mov	r2, r3
 8015a98:	687b      	ldr	r3, [r7, #4]
 8015a9a:	01db      	lsls	r3, r3, #7
 8015a9c:	4413      	add	r3, r2
 8015a9e:	3384      	adds	r3, #132	; 0x84
 8015aa0:	461a      	mov	r2, r3
 8015aa2:	4b16      	ldr	r3, [pc, #88]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015aa4:	681b      	ldr	r3, [r3, #0]
 8015aa6:	4619      	mov	r1, r3
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	01db      	lsls	r3, r3, #7
 8015aac:	440b      	add	r3, r1
 8015aae:	3384      	adds	r3, #132	; 0x84
 8015ab0:	681b      	ldr	r3, [r3, #0]
 8015ab2:	f043 0301 	orr.w	r3, r3, #1
 8015ab6:	6013      	str	r3, [r2, #0]
 8015ab8:	e012      	b.n	8015ae0 <BSP_LCD_SetLayerVisible+0x60>
	}
	else
	{
		__HAL_LTDC_LAYER_DISABLE(&(hltdc_discovery), LayerIndex);
 8015aba:	4b10      	ldr	r3, [pc, #64]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015abc:	681b      	ldr	r3, [r3, #0]
 8015abe:	461a      	mov	r2, r3
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	01db      	lsls	r3, r3, #7
 8015ac4:	4413      	add	r3, r2
 8015ac6:	3384      	adds	r3, #132	; 0x84
 8015ac8:	461a      	mov	r2, r3
 8015aca:	4b0c      	ldr	r3, [pc, #48]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015acc:	681b      	ldr	r3, [r3, #0]
 8015ace:	4619      	mov	r1, r3
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	01db      	lsls	r3, r3, #7
 8015ad4:	440b      	add	r3, r1
 8015ad6:	3384      	adds	r3, #132	; 0x84
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	f023 0301 	bic.w	r3, r3, #1
 8015ade:	6013      	str	r3, [r2, #0]
	}
	__HAL_LTDC_RELOAD_CONFIG(&(hltdc_discovery));
 8015ae0:	4b06      	ldr	r3, [pc, #24]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015ae2:	681b      	ldr	r3, [r3, #0]
 8015ae4:	4a05      	ldr	r2, [pc, #20]	; (8015afc <BSP_LCD_SetLayerVisible+0x7c>)
 8015ae6:	6812      	ldr	r2, [r2, #0]
 8015ae8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8015aea:	f042 0201 	orr.w	r2, r2, #1
 8015aee:	625a      	str	r2, [r3, #36]	; 0x24

}
 8015af0:	bf00      	nop
 8015af2:	370c      	adds	r7, #12
 8015af4:	46bd      	mov	sp, r7
 8015af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015afa:	4770      	bx	lr
 8015afc:	20031cb8 	.word	0x20031cb8

08015b00 <BSP_LCD_SetTextColor>:
/**
 * @brief  Sets the LCD text color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8015b00:	b480      	push	{r7}
 8015b02:	b083      	sub	sp, #12
 8015b04:	af00      	add	r7, sp, #0
 8015b06:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].TextColor = Color;
 8015b08:	4b08      	ldr	r3, [pc, #32]	; (8015b2c <BSP_LCD_SetTextColor+0x2c>)
 8015b0a:	781b      	ldrb	r3, [r3, #0]
 8015b0c:	4619      	mov	r1, r3
 8015b0e:	4a08      	ldr	r2, [pc, #32]	; (8015b30 <BSP_LCD_SetTextColor+0x30>)
 8015b10:	460b      	mov	r3, r1
 8015b12:	005b      	lsls	r3, r3, #1
 8015b14:	440b      	add	r3, r1
 8015b16:	009b      	lsls	r3, r3, #2
 8015b18:	4413      	add	r3, r2
 8015b1a:	687a      	ldr	r2, [r7, #4]
 8015b1c:	601a      	str	r2, [r3, #0]
}
 8015b1e:	bf00      	nop
 8015b20:	370c      	adds	r7, #12
 8015b22:	46bd      	mov	sp, r7
 8015b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b28:	4770      	bx	lr
 8015b2a:	bf00      	nop
 8015b2c:	20020a4d 	.word	0x20020a4d
 8015b30:	20020a50 	.word	0x20020a50

08015b34 <BSP_LCD_SetBackColor>:
/**
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8015b34:	b480      	push	{r7}
 8015b36:	b083      	sub	sp, #12
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].BackColor = Color;
 8015b3c:	4b08      	ldr	r3, [pc, #32]	; (8015b60 <BSP_LCD_SetBackColor+0x2c>)
 8015b3e:	781b      	ldrb	r3, [r3, #0]
 8015b40:	4619      	mov	r1, r3
 8015b42:	4a08      	ldr	r2, [pc, #32]	; (8015b64 <BSP_LCD_SetBackColor+0x30>)
 8015b44:	460b      	mov	r3, r1
 8015b46:	005b      	lsls	r3, r3, #1
 8015b48:	440b      	add	r3, r1
 8015b4a:	009b      	lsls	r3, r3, #2
 8015b4c:	4413      	add	r3, r2
 8015b4e:	3304      	adds	r3, #4
 8015b50:	687a      	ldr	r2, [r7, #4]
 8015b52:	601a      	str	r2, [r3, #0]
}
 8015b54:	bf00      	nop
 8015b56:	370c      	adds	r7, #12
 8015b58:	46bd      	mov	sp, r7
 8015b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b5e:	4770      	bx	lr
 8015b60:	20020a4d 	.word	0x20020a4d
 8015b64:	20020a50 	.word	0x20020a50

08015b68 <BSP_LCD_SetFont>:
/**
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8015b68:	b480      	push	{r7}
 8015b6a:	b083      	sub	sp, #12
 8015b6c:	af00      	add	r7, sp, #0
 8015b6e:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].pFont = fonts;
 8015b70:	4b08      	ldr	r3, [pc, #32]	; (8015b94 <BSP_LCD_SetFont+0x2c>)
 8015b72:	781b      	ldrb	r3, [r3, #0]
 8015b74:	4619      	mov	r1, r3
 8015b76:	4a08      	ldr	r2, [pc, #32]	; (8015b98 <BSP_LCD_SetFont+0x30>)
 8015b78:	460b      	mov	r3, r1
 8015b7a:	005b      	lsls	r3, r3, #1
 8015b7c:	440b      	add	r3, r1
 8015b7e:	009b      	lsls	r3, r3, #2
 8015b80:	4413      	add	r3, r2
 8015b82:	3308      	adds	r3, #8
 8015b84:	687a      	ldr	r2, [r7, #4]
 8015b86:	601a      	str	r2, [r3, #0]
}
 8015b88:	bf00      	nop
 8015b8a:	370c      	adds	r7, #12
 8015b8c:	46bd      	mov	sp, r7
 8015b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b92:	4770      	bx	lr
 8015b94:	20020a4d 	.word	0x20020a4d
 8015b98:	20020a50 	.word	0x20020a50

08015b9c <BSP_LCD_Clear>:
/**
 * @brief  Clears the whole currently active layer of LTDC.
 * @param  Color: Color of the background
 */
void BSP_LCD_Clear(uint32_t Color)
{
 8015b9c:	b5b0      	push	{r4, r5, r7, lr}
 8015b9e:	b084      	sub	sp, #16
 8015ba0:	af02      	add	r7, sp, #8
 8015ba2:	6078      	str	r0, [r7, #4]
	/* Clear the LCD */
	LL_FillBuffer(0, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8015ba4:	4b0f      	ldr	r3, [pc, #60]	; (8015be4 <BSP_LCD_Clear+0x48>)
 8015ba6:	781b      	ldrb	r3, [r3, #0]
 8015ba8:	4619      	mov	r1, r3
 8015baa:	4a0f      	ldr	r2, [pc, #60]	; (8015be8 <BSP_LCD_Clear+0x4c>)
 8015bac:	2334      	movs	r3, #52	; 0x34
 8015bae:	fb03 f301 	mul.w	r3, r3, r1
 8015bb2:	4413      	add	r3, r2
 8015bb4:	335c      	adds	r3, #92	; 0x5c
 8015bb6:	681b      	ldr	r3, [r3, #0]
 8015bb8:	461c      	mov	r4, r3
 8015bba:	f7ff fed9 	bl	8015970 <BSP_LCD_GetXSize>
 8015bbe:	4605      	mov	r5, r0
 8015bc0:	f7ff fee2 	bl	8015988 <BSP_LCD_GetYSize>
 8015bc4:	4602      	mov	r2, r0
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	9301      	str	r3, [sp, #4]
 8015bca:	2300      	movs	r3, #0
 8015bcc:	9300      	str	r3, [sp, #0]
 8015bce:	4613      	mov	r3, r2
 8015bd0:	462a      	mov	r2, r5
 8015bd2:	4621      	mov	r1, r4
 8015bd4:	2000      	movs	r0, #0
 8015bd6:	f000 fb7d 	bl	80162d4 <LL_FillBuffer>

}
 8015bda:	bf00      	nop
 8015bdc:	3708      	adds	r7, #8
 8015bde:	46bd      	mov	sp, r7
 8015be0:	bdb0      	pop	{r4, r5, r7, pc}
 8015be2:	bf00      	nop
 8015be4:	20020a4d 	.word	0x20020a4d
 8015be8:	20031cb8 	.word	0x20031cb8

08015bec <BSP_LCD_DisplayChar>:
 * @param  Ypos: Line where to display the character shape.
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8015bec:	b590      	push	{r4, r7, lr}
 8015bee:	b083      	sub	sp, #12
 8015bf0:	af00      	add	r7, sp, #0
 8015bf2:	4603      	mov	r3, r0
 8015bf4:	80fb      	strh	r3, [r7, #6]
 8015bf6:	460b      	mov	r3, r1
 8015bf8:	80bb      	strh	r3, [r7, #4]
 8015bfa:	4613      	mov	r3, r2
 8015bfc:	70fb      	strb	r3, [r7, #3]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8015bfe:	4b1d      	ldr	r3, [pc, #116]	; (8015c74 <BSP_LCD_DisplayChar+0x88>)
 8015c00:	781b      	ldrb	r3, [r3, #0]
 8015c02:	4619      	mov	r1, r3
 8015c04:	4a1c      	ldr	r2, [pc, #112]	; (8015c78 <BSP_LCD_DisplayChar+0x8c>)
 8015c06:	460b      	mov	r3, r1
 8015c08:	005b      	lsls	r3, r3, #1
 8015c0a:	440b      	add	r3, r1
 8015c0c:	009b      	lsls	r3, r3, #2
 8015c0e:	4413      	add	r3, r2
 8015c10:	3308      	adds	r3, #8
 8015c12:	681b      	ldr	r3, [r3, #0]
 8015c14:	681a      	ldr	r2, [r3, #0]
 8015c16:	78fb      	ldrb	r3, [r7, #3]
 8015c18:	f1a3 0120 	sub.w	r1, r3, #32
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8015c1c:	4b15      	ldr	r3, [pc, #84]	; (8015c74 <BSP_LCD_DisplayChar+0x88>)
 8015c1e:	781b      	ldrb	r3, [r3, #0]
 8015c20:	461c      	mov	r4, r3
 8015c22:	4815      	ldr	r0, [pc, #84]	; (8015c78 <BSP_LCD_DisplayChar+0x8c>)
 8015c24:	4623      	mov	r3, r4
 8015c26:	005b      	lsls	r3, r3, #1
 8015c28:	4423      	add	r3, r4
 8015c2a:	009b      	lsls	r3, r3, #2
 8015c2c:	4403      	add	r3, r0
 8015c2e:	3308      	adds	r3, #8
 8015c30:	681b      	ldr	r3, [r3, #0]
 8015c32:	88db      	ldrh	r3, [r3, #6]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8015c34:	fb03 f101 	mul.w	r1, r3, r1
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8015c38:	4b0e      	ldr	r3, [pc, #56]	; (8015c74 <BSP_LCD_DisplayChar+0x88>)
 8015c3a:	781b      	ldrb	r3, [r3, #0]
 8015c3c:	461c      	mov	r4, r3
 8015c3e:	480e      	ldr	r0, [pc, #56]	; (8015c78 <BSP_LCD_DisplayChar+0x8c>)
 8015c40:	4623      	mov	r3, r4
 8015c42:	005b      	lsls	r3, r3, #1
 8015c44:	4423      	add	r3, r4
 8015c46:	009b      	lsls	r3, r3, #2
 8015c48:	4403      	add	r3, r0
 8015c4a:	3308      	adds	r3, #8
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	889b      	ldrh	r3, [r3, #4]
 8015c50:	3307      	adds	r3, #7
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	da00      	bge.n	8015c58 <BSP_LCD_DisplayChar+0x6c>
 8015c56:	3307      	adds	r3, #7
 8015c58:	10db      	asrs	r3, r3, #3
 8015c5a:	fb03 f301 	mul.w	r3, r3, r1
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8015c5e:	441a      	add	r2, r3
 8015c60:	88b9      	ldrh	r1, [r7, #4]
 8015c62:	88fb      	ldrh	r3, [r7, #6]
 8015c64:	4618      	mov	r0, r3
 8015c66:	f000 fa79 	bl	801615c <DrawChar>
}
 8015c6a:	bf00      	nop
 8015c6c:	370c      	adds	r7, #12
 8015c6e:	46bd      	mov	sp, r7
 8015c70:	bd90      	pop	{r4, r7, pc}
 8015c72:	bf00      	nop
 8015c74:	20020a4d 	.word	0x20020a4d
 8015c78:	20020a50 	.word	0x20020a50

08015c7c <BSP_LCD_DisplayStringAt>:
 *            @arg  CENTER_MODE
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8015c7c:	b5b0      	push	{r4, r5, r7, lr}
 8015c7e:	b088      	sub	sp, #32
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	60ba      	str	r2, [r7, #8]
 8015c84:	461a      	mov	r2, r3
 8015c86:	4603      	mov	r3, r0
 8015c88:	81fb      	strh	r3, [r7, #14]
 8015c8a:	460b      	mov	r3, r1
 8015c8c:	81bb      	strh	r3, [r7, #12]
 8015c8e:	4613      	mov	r3, r2
 8015c90:	71fb      	strb	r3, [r7, #7]
	uint16_t refcolumn = 1, i = 0;
 8015c92:	2301      	movs	r3, #1
 8015c94:	83fb      	strh	r3, [r7, #30]
 8015c96:	2300      	movs	r3, #0
 8015c98:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	61bb      	str	r3, [r7, #24]
 8015c9e:	2300      	movs	r3, #0
 8015ca0:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 8015ca2:	68bb      	ldr	r3, [r7, #8]
 8015ca4:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 8015ca6:	e002      	b.n	8015cae <BSP_LCD_DisplayStringAt+0x32>
 8015ca8:	69bb      	ldr	r3, [r7, #24]
 8015caa:	3301      	adds	r3, #1
 8015cac:	61bb      	str	r3, [r7, #24]
 8015cae:	697b      	ldr	r3, [r7, #20]
 8015cb0:	1c5a      	adds	r2, r3, #1
 8015cb2:	617a      	str	r2, [r7, #20]
 8015cb4:	781b      	ldrb	r3, [r3, #0]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d1f6      	bne.n	8015ca8 <BSP_LCD_DisplayStringAt+0x2c>

	/* Characters number per line */
	xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8015cba:	f7ff fe59 	bl	8015970 <BSP_LCD_GetXSize>
 8015cbe:	4b52      	ldr	r3, [pc, #328]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015cc0:	781b      	ldrb	r3, [r3, #0]
 8015cc2:	4619      	mov	r1, r3
 8015cc4:	4a51      	ldr	r2, [pc, #324]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015cc6:	460b      	mov	r3, r1
 8015cc8:	005b      	lsls	r3, r3, #1
 8015cca:	440b      	add	r3, r1
 8015ccc:	009b      	lsls	r3, r3, #2
 8015cce:	4413      	add	r3, r2
 8015cd0:	3308      	adds	r3, #8
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	889b      	ldrh	r3, [r3, #4]
 8015cd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8015cda:	613b      	str	r3, [r7, #16]

	switch (Mode)
 8015cdc:	79fb      	ldrb	r3, [r7, #7]
 8015cde:	2b02      	cmp	r3, #2
 8015ce0:	d01d      	beq.n	8015d1e <BSP_LCD_DisplayStringAt+0xa2>
 8015ce2:	2b03      	cmp	r3, #3
 8015ce4:	d018      	beq.n	8015d18 <BSP_LCD_DisplayStringAt+0x9c>
 8015ce6:	2b01      	cmp	r3, #1
 8015ce8:	d130      	bne.n	8015d4c <BSP_LCD_DisplayStringAt+0xd0>
	{
	case CENTER_MODE:
	{
		refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8015cea:	693a      	ldr	r2, [r7, #16]
 8015cec:	69bb      	ldr	r3, [r7, #24]
 8015cee:	1ad2      	subs	r2, r2, r3
 8015cf0:	4b45      	ldr	r3, [pc, #276]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015cf2:	781b      	ldrb	r3, [r3, #0]
 8015cf4:	4618      	mov	r0, r3
 8015cf6:	4945      	ldr	r1, [pc, #276]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015cf8:	4603      	mov	r3, r0
 8015cfa:	005b      	lsls	r3, r3, #1
 8015cfc:	4403      	add	r3, r0
 8015cfe:	009b      	lsls	r3, r3, #2
 8015d00:	440b      	add	r3, r1
 8015d02:	3308      	adds	r3, #8
 8015d04:	681b      	ldr	r3, [r3, #0]
 8015d06:	889b      	ldrh	r3, [r3, #4]
 8015d08:	fb03 f302 	mul.w	r3, r3, r2
 8015d0c:	085b      	lsrs	r3, r3, #1
 8015d0e:	b29a      	uxth	r2, r3
 8015d10:	89fb      	ldrh	r3, [r7, #14]
 8015d12:	4413      	add	r3, r2
 8015d14:	83fb      	strh	r3, [r7, #30]
		break;
 8015d16:	e01c      	b.n	8015d52 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case LEFT_MODE:
	{
		refcolumn = Xpos;
 8015d18:	89fb      	ldrh	r3, [r7, #14]
 8015d1a:	83fb      	strh	r3, [r7, #30]
		break;
 8015d1c:	e019      	b.n	8015d52 <BSP_LCD_DisplayStringAt+0xd6>
	}
	case RIGHT_MODE:
	{
		refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8015d1e:	693a      	ldr	r2, [r7, #16]
 8015d20:	69bb      	ldr	r3, [r7, #24]
 8015d22:	1ad3      	subs	r3, r2, r3
 8015d24:	b29a      	uxth	r2, r3
 8015d26:	4b38      	ldr	r3, [pc, #224]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015d28:	781b      	ldrb	r3, [r3, #0]
 8015d2a:	4618      	mov	r0, r3
 8015d2c:	4937      	ldr	r1, [pc, #220]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015d2e:	4603      	mov	r3, r0
 8015d30:	005b      	lsls	r3, r3, #1
 8015d32:	4403      	add	r3, r0
 8015d34:	009b      	lsls	r3, r3, #2
 8015d36:	440b      	add	r3, r1
 8015d38:	3308      	adds	r3, #8
 8015d3a:	681b      	ldr	r3, [r3, #0]
 8015d3c:	889b      	ldrh	r3, [r3, #4]
 8015d3e:	fb12 f303 	smulbb	r3, r2, r3
 8015d42:	b29a      	uxth	r2, r3
 8015d44:	89fb      	ldrh	r3, [r7, #14]
 8015d46:	1ad3      	subs	r3, r2, r3
 8015d48:	83fb      	strh	r3, [r7, #30]
		break;
 8015d4a:	e002      	b.n	8015d52 <BSP_LCD_DisplayStringAt+0xd6>
	}
	default:
	{
		refcolumn = Xpos;
 8015d4c:	89fb      	ldrh	r3, [r7, #14]
 8015d4e:	83fb      	strh	r3, [r7, #30]
		break;
 8015d50:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8015d52:	8bfb      	ldrh	r3, [r7, #30]
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d003      	beq.n	8015d60 <BSP_LCD_DisplayStringAt+0xe4>
 8015d58:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	da1e      	bge.n	8015d9e <BSP_LCD_DisplayStringAt+0x122>
	{
		refcolumn = 1;
 8015d60:	2301      	movs	r3, #1
 8015d62:	83fb      	strh	r3, [r7, #30]
	}

	//LTDC_Switch_Active_Layer();
	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8015d64:	e01b      	b.n	8015d9e <BSP_LCD_DisplayStringAt+0x122>
	{
		/* Display one character on LCD */
		BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8015d66:	68bb      	ldr	r3, [r7, #8]
 8015d68:	781a      	ldrb	r2, [r3, #0]
 8015d6a:	89b9      	ldrh	r1, [r7, #12]
 8015d6c:	8bfb      	ldrh	r3, [r7, #30]
 8015d6e:	4618      	mov	r0, r3
 8015d70:	f7ff ff3c 	bl	8015bec <BSP_LCD_DisplayChar>
		/* Decrement the column position by 16 */
		refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8015d74:	4b24      	ldr	r3, [pc, #144]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015d76:	781b      	ldrb	r3, [r3, #0]
 8015d78:	4619      	mov	r1, r3
 8015d7a:	4a24      	ldr	r2, [pc, #144]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015d7c:	460b      	mov	r3, r1
 8015d7e:	005b      	lsls	r3, r3, #1
 8015d80:	440b      	add	r3, r1
 8015d82:	009b      	lsls	r3, r3, #2
 8015d84:	4413      	add	r3, r2
 8015d86:	3308      	adds	r3, #8
 8015d88:	681b      	ldr	r3, [r3, #0]
 8015d8a:	889a      	ldrh	r2, [r3, #4]
 8015d8c:	8bfb      	ldrh	r3, [r7, #30]
 8015d8e:	4413      	add	r3, r2
 8015d90:	83fb      	strh	r3, [r7, #30]

		/* Point on the next character */
		Text++;
 8015d92:	68bb      	ldr	r3, [r7, #8]
 8015d94:	3301      	adds	r3, #1
 8015d96:	60bb      	str	r3, [r7, #8]
		i++;
 8015d98:	8bbb      	ldrh	r3, [r7, #28]
 8015d9a:	3301      	adds	r3, #1
 8015d9c:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8015d9e:	68bb      	ldr	r3, [r7, #8]
 8015da0:	781b      	ldrb	r3, [r3, #0]
 8015da2:	2b00      	cmp	r3, #0
 8015da4:	bf14      	ite	ne
 8015da6:	2301      	movne	r3, #1
 8015da8:	2300      	moveq	r3, #0
 8015daa:	b2dc      	uxtb	r4, r3
 8015dac:	f7ff fde0 	bl	8015970 <BSP_LCD_GetXSize>
 8015db0:	4605      	mov	r5, r0
 8015db2:	8bba      	ldrh	r2, [r7, #28]
 8015db4:	4b14      	ldr	r3, [pc, #80]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015db6:	781b      	ldrb	r3, [r3, #0]
 8015db8:	4618      	mov	r0, r3
 8015dba:	4914      	ldr	r1, [pc, #80]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015dbc:	4603      	mov	r3, r0
 8015dbe:	005b      	lsls	r3, r3, #1
 8015dc0:	4403      	add	r3, r0
 8015dc2:	009b      	lsls	r3, r3, #2
 8015dc4:	440b      	add	r3, r1
 8015dc6:	3308      	adds	r3, #8
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	889b      	ldrh	r3, [r3, #4]
 8015dcc:	fb03 f302 	mul.w	r3, r3, r2
 8015dd0:	1aeb      	subs	r3, r5, r3
 8015dd2:	b29a      	uxth	r2, r3
 8015dd4:	4b0c      	ldr	r3, [pc, #48]	; (8015e08 <BSP_LCD_DisplayStringAt+0x18c>)
 8015dd6:	781b      	ldrb	r3, [r3, #0]
 8015dd8:	4618      	mov	r0, r3
 8015dda:	490c      	ldr	r1, [pc, #48]	; (8015e0c <BSP_LCD_DisplayStringAt+0x190>)
 8015ddc:	4603      	mov	r3, r0
 8015dde:	005b      	lsls	r3, r3, #1
 8015de0:	4403      	add	r3, r0
 8015de2:	009b      	lsls	r3, r3, #2
 8015de4:	440b      	add	r3, r1
 8015de6:	3308      	adds	r3, #8
 8015de8:	681b      	ldr	r3, [r3, #0]
 8015dea:	889b      	ldrh	r3, [r3, #4]
 8015dec:	429a      	cmp	r2, r3
 8015dee:	bf2c      	ite	cs
 8015df0:	2301      	movcs	r3, #1
 8015df2:	2300      	movcc	r3, #0
 8015df4:	b2db      	uxtb	r3, r3
 8015df6:	4023      	ands	r3, r4
 8015df8:	b2db      	uxtb	r3, r3
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d1b3      	bne.n	8015d66 <BSP_LCD_DisplayStringAt+0xea>
	}

}
 8015dfe:	bf00      	nop
 8015e00:	3720      	adds	r7, #32
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bdb0      	pop	{r4, r5, r7, pc}
 8015e06:	bf00      	nop
 8015e08:	20020a4d 	.word	0x20020a4d
 8015e0c:	20020a50 	.word	0x20020a50

08015e10 <BSP_LCD_DrawBitmap>:
 * @param  Xpos: Bmp X position in the LCD
 * @param  Ypos: Bmp Y position in the LCD
 * @param  pbmp: Pointer to Bmp picture address in the internal Flash
 */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t* pbmp)
{
 8015e10:	b590      	push	{r4, r7, lr}
 8015e12:	b08d      	sub	sp, #52	; 0x34
 8015e14:	af02      	add	r7, sp, #8
 8015e16:	60f8      	str	r0, [r7, #12]
 8015e18:	60b9      	str	r1, [r7, #8]
 8015e1a:	607a      	str	r2, [r7, #4]
	uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8015e1c:	2300      	movs	r3, #0
 8015e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8015e20:	2300      	movs	r3, #0
 8015e22:	623b      	str	r3, [r7, #32]
 8015e24:	2300      	movs	r3, #0
 8015e26:	61fb      	str	r3, [r7, #28]
 8015e28:	2300      	movs	r3, #0
 8015e2a:	61bb      	str	r3, [r7, #24]
	uint32_t address;
	uint32_t input_color_mode = CM_RGB565;
 8015e2c:	2302      	movs	r3, #2
 8015e2e:	617b      	str	r3, [r7, #20]

	/* Get bitmap data address offset */
	index = *(__IO uint16_t *) (pbmp + 10);
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	330a      	adds	r3, #10
 8015e34:	881b      	ldrh	r3, [r3, #0]
 8015e36:	b29b      	uxth	r3, r3
 8015e38:	627b      	str	r3, [r7, #36]	; 0x24
	index |= (*(__IO uint16_t *) (pbmp + 12)) << 16;
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	330c      	adds	r3, #12
 8015e3e:	881b      	ldrh	r3, [r3, #0]
 8015e40:	b29b      	uxth	r3, r3
 8015e42:	041b      	lsls	r3, r3, #16
 8015e44:	461a      	mov	r2, r3
 8015e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e48:	4313      	orrs	r3, r2
 8015e4a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Read bitmap width */
	width = *(uint16_t *) (pbmp + 18);
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	3312      	adds	r3, #18
 8015e50:	881b      	ldrh	r3, [r3, #0]
 8015e52:	623b      	str	r3, [r7, #32]
	width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	3314      	adds	r3, #20
 8015e58:	881b      	ldrh	r3, [r3, #0]
 8015e5a:	041b      	lsls	r3, r3, #16
 8015e5c:	461a      	mov	r2, r3
 8015e5e:	6a3b      	ldr	r3, [r7, #32]
 8015e60:	4313      	orrs	r3, r2
 8015e62:	623b      	str	r3, [r7, #32]

	/* Read bitmap height */
	height = *(uint16_t *) (pbmp + 22);
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	3316      	adds	r3, #22
 8015e68:	881b      	ldrh	r3, [r3, #0]
 8015e6a:	61fb      	str	r3, [r7, #28]
	height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	3318      	adds	r3, #24
 8015e70:	881b      	ldrh	r3, [r3, #0]
 8015e72:	041b      	lsls	r3, r3, #16
 8015e74:	461a      	mov	r2, r3
 8015e76:	69fb      	ldr	r3, [r7, #28]
 8015e78:	4313      	orrs	r3, r2
 8015e7a:	61fb      	str	r3, [r7, #28]

	/* Read bit/pixel */
	bit_pixel = *(uint16_t *) (pbmp + 28);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	331c      	adds	r3, #28
 8015e80:	881b      	ldrh	r3, [r3, #0]
 8015e82:	61bb      	str	r3, [r7, #24]
	//	width=110;
	//	height= 110;
	//	bit_pixel = 16;

	/* Set the address */
	address = hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(2));
 8015e84:	4b14      	ldr	r3, [pc, #80]	; (8015ed8 <BSP_LCD_DrawBitmap+0xc8>)
 8015e86:	781b      	ldrb	r3, [r3, #0]
 8015e88:	4619      	mov	r1, r3
 8015e8a:	4a14      	ldr	r2, [pc, #80]	; (8015edc <BSP_LCD_DrawBitmap+0xcc>)
 8015e8c:	2334      	movs	r3, #52	; 0x34
 8015e8e:	fb03 f301 	mul.w	r3, r3, r1
 8015e92:	4413      	add	r3, r2
 8015e94:	335c      	adds	r3, #92	; 0x5c
 8015e96:	681c      	ldr	r4, [r3, #0]
 8015e98:	f7ff fd6a 	bl	8015970 <BSP_LCD_GetXSize>
 8015e9c:	4602      	mov	r2, r0
 8015e9e:	68bb      	ldr	r3, [r7, #8]
 8015ea0:	fb03 f202 	mul.w	r2, r3, r2
 8015ea4:	68fb      	ldr	r3, [r7, #12]
 8015ea6:	4413      	add	r3, r2
 8015ea8:	005b      	lsls	r3, r3, #1
 8015eaa:	4423      	add	r3, r4
 8015eac:	613b      	str	r3, [r7, #16]

	if ((bit_pixel/8) == 2)	//RGB565 Pixel Format
 8015eae:	69bb      	ldr	r3, [r7, #24]
 8015eb0:	3b10      	subs	r3, #16
 8015eb2:	2b07      	cmp	r3, #7
 8015eb4:	d80c      	bhi.n	8015ed0 <BSP_LCD_DrawBitmap+0xc0>
	{
		/* Bypass the bitmap header */
		pbmp += index  ;
 8015eb6:	687a      	ldr	r2, [r7, #4]
 8015eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eba:	4413      	add	r3, r2
 8015ebc:	607b      	str	r3, [r7, #4]
	//	for(index=0; index < height; index+=index_increment)
	//	{

			/* Draw Image */
	//	LTDC_Switch_Active_Layer();
			LL_ConvertLineToRGB565((uint32_t *)pbmp, (uint32_t *)address, width,height, input_color_mode);
 8015ebe:	6939      	ldr	r1, [r7, #16]
 8015ec0:	697b      	ldr	r3, [r7, #20]
 8015ec2:	9300      	str	r3, [sp, #0]
 8015ec4:	69fb      	ldr	r3, [r7, #28]
 8015ec6:	6a3a      	ldr	r2, [r7, #32]
 8015ec8:	6878      	ldr	r0, [r7, #4]
 8015eca:	f000 fa3b 	bl	8016344 <LL_ConvertLineToRGB565>
			/* Increment the source and destination buffers */
		//	address+=  (BSP_LCD_GetXSize()*2)*index_increment;
		//	pbmp += width*(bit_pixel/8)*index_increment;
		//}

		return true;
 8015ece:	bf00      	nop
//	else
//	{
//		TextToScreen(Xpos, Ypos, "IMAGE FAIL" ,LEFT_MODE, LCD_COLOR_RED, LCD_COLOR_WHITE, Text_Medium);
//		return false;
//	}
}
 8015ed0:	372c      	adds	r7, #44	; 0x2c
 8015ed2:	46bd      	mov	sp, r7
 8015ed4:	bd90      	pop	{r4, r7, pc}
 8015ed6:	bf00      	nop
 8015ed8:	20020a4d 	.word	0x20020a4d
 8015edc:	20031cb8 	.word	0x20031cb8

08015ee0 <App_printImg>:
uint32_t Image[1] = {0};

void App_printImg(uint32_t x, uint32_t y, uint16_t Index)
{
 8015ee0:	b580      	push	{r7, lr}
 8015ee2:	b086      	sub	sp, #24
 8015ee4:	af00      	add	r7, sp, #0
 8015ee6:	60f8      	str	r0, [r7, #12]
 8015ee8:	60b9      	str	r1, [r7, #8]
 8015eea:	4613      	mov	r3, r2
 8015eec:	80fb      	strh	r3, [r7, #6]
	void *Image_Location = (void*)(Bank1_NOR1_ADDR + image[Index].address);
 8015eee:	88fb      	ldrh	r3, [r7, #6]
 8015ef0:	4a09      	ldr	r2, [pc, #36]	; (8015f18 <App_printImg+0x38>)
 8015ef2:	011b      	lsls	r3, r3, #4
 8015ef4:	4413      	add	r3, r2
 8015ef6:	3308      	adds	r3, #8
 8015ef8:	681b      	ldr	r3, [r3, #0]
 8015efa:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 8015efe:	617b      	str	r3, [r7, #20]

	if(Index != 0)
 8015f00:	88fb      	ldrh	r3, [r7, #6]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d004      	beq.n	8015f10 <App_printImg+0x30>
	{
		BSP_LCD_DrawBitmap(x, y, Image_Location);
 8015f06:	697a      	ldr	r2, [r7, #20]
 8015f08:	68b9      	ldr	r1, [r7, #8]
 8015f0a:	68f8      	ldr	r0, [r7, #12]
 8015f0c:	f7ff ff80 	bl	8015e10 <BSP_LCD_DrawBitmap>
	}
}
 8015f10:	bf00      	nop
 8015f12:	3718      	adds	r7, #24
 8015f14:	46bd      	mov	sp, r7
 8015f16:	bd80      	pop	{r7, pc}
 8015f18:	080239d4 	.word	0x080239d4

08015f1c <BSP_LCD_ValidateBitmap>:
 * @param  Ypos: Bmp Y position in the LCD
 * @param  pbmp: Pointer to Bmp picture address in the internal Flash
 * @retval Boolean true if image is valid
 */
bool BSP_LCD_ValidateBitmap(uint32_t Width, uint32_t Height, uint8_t *pbmp)
{
 8015f1c:	b480      	push	{r7}
 8015f1e:	b089      	sub	sp, #36	; 0x24
 8015f20:	af00      	add	r7, sp, #0
 8015f22:	60f8      	str	r0, [r7, #12]
 8015f24:	60b9      	str	r1, [r7, #8]
 8015f26:	607a      	str	r2, [r7, #4]
	uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8015f28:	2300      	movs	r3, #0
 8015f2a:	61fb      	str	r3, [r7, #28]
 8015f2c:	2300      	movs	r3, #0
 8015f2e:	61bb      	str	r3, [r7, #24]
 8015f30:	2300      	movs	r3, #0
 8015f32:	617b      	str	r3, [r7, #20]
 8015f34:	2300      	movs	r3, #0
 8015f36:	613b      	str	r3, [r7, #16]

	/* Get bitmap data address offset */
	index = *(__IO uint16_t *) (pbmp + 20);
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	3314      	adds	r3, #20
 8015f3c:	881b      	ldrh	r3, [r3, #0]
 8015f3e:	b29b      	uxth	r3, r3
 8015f40:	61fb      	str	r3, [r7, #28]
	index |= (*(__IO uint16_t *) (pbmp + 24)) << 16;
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	3318      	adds	r3, #24
 8015f46:	881b      	ldrh	r3, [r3, #0]
 8015f48:	b29b      	uxth	r3, r3
 8015f4a:	041b      	lsls	r3, r3, #16
 8015f4c:	461a      	mov	r2, r3
 8015f4e:	69fb      	ldr	r3, [r7, #28]
 8015f50:	4313      	orrs	r3, r2
 8015f52:	61fb      	str	r3, [r7, #28]

	/* Read bitmap width */
	width = *(uint16_t *) (pbmp + 18);
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	3312      	adds	r3, #18
 8015f58:	881b      	ldrh	r3, [r3, #0]
 8015f5a:	61bb      	str	r3, [r7, #24]
	width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	3314      	adds	r3, #20
 8015f60:	881b      	ldrh	r3, [r3, #0]
 8015f62:	041b      	lsls	r3, r3, #16
 8015f64:	461a      	mov	r2, r3
 8015f66:	69bb      	ldr	r3, [r7, #24]
 8015f68:	4313      	orrs	r3, r2
 8015f6a:	61bb      	str	r3, [r7, #24]

	/* Read bitmap height */
	height = *(uint16_t *) (pbmp + 22);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	3316      	adds	r3, #22
 8015f70:	881b      	ldrh	r3, [r3, #0]
 8015f72:	617b      	str	r3, [r7, #20]
	height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	3318      	adds	r3, #24
 8015f78:	881b      	ldrh	r3, [r3, #0]
 8015f7a:	041b      	lsls	r3, r3, #16
 8015f7c:	461a      	mov	r2, r3
 8015f7e:	697b      	ldr	r3, [r7, #20]
 8015f80:	4313      	orrs	r3, r2
 8015f82:	617b      	str	r3, [r7, #20]

	/* Read bit/pixel */
	bit_pixel = *(uint16_t *) (pbmp + 28);
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	331c      	adds	r3, #28
 8015f88:	881b      	ldrh	r3, [r3, #0]
 8015f8a:	613b      	str	r3, [r7, #16]

	if (((bit_pixel/8) == 4) && (width == Width) && (height == Height))	//RGB888 Pixel Format
 8015f8c:	693b      	ldr	r3, [r7, #16]
 8015f8e:	3b20      	subs	r3, #32
 8015f90:	2b07      	cmp	r3, #7
 8015f92:	d809      	bhi.n	8015fa8 <BSP_LCD_ValidateBitmap+0x8c>
 8015f94:	69ba      	ldr	r2, [r7, #24]
 8015f96:	68fb      	ldr	r3, [r7, #12]
 8015f98:	429a      	cmp	r2, r3
 8015f9a:	d105      	bne.n	8015fa8 <BSP_LCD_ValidateBitmap+0x8c>
 8015f9c:	697a      	ldr	r2, [r7, #20]
 8015f9e:	68bb      	ldr	r3, [r7, #8]
 8015fa0:	429a      	cmp	r2, r3
 8015fa2:	d101      	bne.n	8015fa8 <BSP_LCD_ValidateBitmap+0x8c>
	{
		return true;
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	e000      	b.n	8015faa <BSP_LCD_ValidateBitmap+0x8e>
	}
	else
		return false;
 8015fa8:	2300      	movs	r3, #0
}
 8015faa:	4618      	mov	r0, r3
 8015fac:	3724      	adds	r7, #36	; 0x24
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fb4:	4770      	bx	lr

08015fb6 <BSP_LCD_DisplayOn>:
/**
 * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
 *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
 */
void BSP_LCD_DisplayOn(void)
{
 8015fb6:	b580      	push	{r7, lr}
 8015fb8:	af00      	add	r7, sp, #0

	IO_Output_control(LCD_Power, On);
 8015fba:	2101      	movs	r1, #1
 8015fbc:	202c      	movs	r0, #44	; 0x2c
 8015fbe:	f002 faa9 	bl	8018514 <IO_Output_control>
	IO_Output_control(LCD_BL, Off);
 8015fc2:	2100      	movs	r1, #0
 8015fc4:	200d      	movs	r0, #13
 8015fc6:	f002 faa5 	bl	8018514 <IO_Output_control>
	//IO_Output_control(LCD_BL, Off);

}
 8015fca:	bf00      	nop
 8015fcc:	bd80      	pop	{r7, pc}
	...

08015fd0 <BSP_LCD_MspInit>:
/**
 * @brief  Initialize the BSP LCD Msp.
 * Application can surcharge if needed this function implementation
 */
__weak void BSP_LCD_MspInit(void)
{
 8015fd0:	b580      	push	{r7, lr}
 8015fd2:	b084      	sub	sp, #16
 8015fd4:	af00      	add	r7, sp, #0
	/** @brief Enable the LTDC clock */
	__HAL_RCC_LTDC_CLK_ENABLE();
 8015fd6:	4a32      	ldr	r2, [pc, #200]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015fd8:	4b31      	ldr	r3, [pc, #196]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015fdc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8015fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8015fe2:	4b2f      	ldr	r3, [pc, #188]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015fe6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8015fea:	60fb      	str	r3, [r7, #12]
 8015fec:	68fb      	ldr	r3, [r7, #12]

	/** @brief Toggle Sw reset of LTDC IP */
	__HAL_RCC_LTDC_FORCE_RESET();
 8015fee:	4a2c      	ldr	r2, [pc, #176]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015ff0:	4b2b      	ldr	r3, [pc, #172]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ff4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8015ff8:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 8015ffa:	4a29      	ldr	r2, [pc, #164]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015ffc:	4b28      	ldr	r3, [pc, #160]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8015ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016000:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8016004:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief Enable the DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 8016006:	4a26      	ldr	r2, [pc, #152]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016008:	4b25      	ldr	r3, [pc, #148]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801600a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801600c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8016010:	6313      	str	r3, [r2, #48]	; 0x30
 8016012:	4b23      	ldr	r3, [pc, #140]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016016:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801601a:	60bb      	str	r3, [r7, #8]
 801601c:	68bb      	ldr	r3, [r7, #8]

	/** @brief Toggle Sw reset of DMA2D IP */
	__HAL_RCC_DMA2D_FORCE_RESET();
 801601e:	4a20      	ldr	r2, [pc, #128]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016020:	4b1f      	ldr	r3, [pc, #124]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016022:	691b      	ldr	r3, [r3, #16]
 8016024:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8016028:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2D_RELEASE_RESET();
 801602a:	4a1d      	ldr	r2, [pc, #116]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801602c:	4b1c      	ldr	r3, [pc, #112]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801602e:	691b      	ldr	r3, [r3, #16]
 8016030:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8016034:	6113      	str	r3, [r2, #16]

	/** @brief Enable DSI Host and wrapper clocks */
	__HAL_RCC_DSI_CLK_ENABLE();
 8016036:	4a1a      	ldr	r2, [pc, #104]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016038:	4b19      	ldr	r3, [pc, #100]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801603a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801603c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016040:	6453      	str	r3, [r2, #68]	; 0x44
 8016042:	4b17      	ldr	r3, [pc, #92]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016046:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801604a:	607b      	str	r3, [r7, #4]
 801604c:	687b      	ldr	r3, [r7, #4]

	/** @brief Soft Reset the DSI Host and wrapper */
	__HAL_RCC_DSI_FORCE_RESET();
 801604e:	4a14      	ldr	r2, [pc, #80]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016050:	4b13      	ldr	r3, [pc, #76]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 8016052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016054:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016058:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 801605a:	4a11      	ldr	r2, [pc, #68]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801605c:	4b10      	ldr	r3, [pc, #64]	; (80160a0 <BSP_LCD_MspInit+0xd0>)
 801605e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016060:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8016064:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief NVIC configuration for LTDC interrupt that is now enabled */
	HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8016066:	2200      	movs	r2, #0
 8016068:	2103      	movs	r1, #3
 801606a:	2058      	movs	r0, #88	; 0x58
 801606c:	f7eb fddb 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8016070:	2058      	movs	r0, #88	; 0x58
 8016072:	f7eb fdf4 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DMA2D interrupt that is now enabled */
	HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8016076:	2200      	movs	r2, #0
 8016078:	2103      	movs	r1, #3
 801607a:	205a      	movs	r0, #90	; 0x5a
 801607c:	f7eb fdd3 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8016080:	205a      	movs	r0, #90	; 0x5a
 8016082:	f7eb fdec 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DSI interrupt that is now enabled */
	HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8016086:	2200      	movs	r2, #0
 8016088:	2103      	movs	r1, #3
 801608a:	2062      	movs	r0, #98	; 0x62
 801608c:	f7eb fdcb 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DSI_IRQn);
 8016090:	2062      	movs	r0, #98	; 0x62
 8016092:	f7eb fde4 	bl	8001c5e <HAL_NVIC_EnableIRQ>
}
 8016096:	bf00      	nop
 8016098:	3710      	adds	r7, #16
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop
 80160a0:	40023800 	.word	0x40023800

080160a4 <BSP_LCD_DrawPixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80160a4:	b5b0      	push	{r4, r5, r7, lr}
 80160a6:	b084      	sub	sp, #16
 80160a8:	af00      	add	r7, sp, #0
 80160aa:	4603      	mov	r3, r0
 80160ac:	603a      	str	r2, [r7, #0]
 80160ae:	80fb      	strh	r3, [r7, #6]
 80160b0:	460b      	mov	r3, r1
 80160b2:	80bb      	strh	r3, [r7, #4]

	uint8_t B = (uint8_t)RGB_Code;
 80160b4:	683b      	ldr	r3, [r7, #0]
 80160b6:	73fb      	strb	r3, [r7, #15]
	uint8_t G = (uint8_t)(RGB_Code >> 8);
 80160b8:	683b      	ldr	r3, [r7, #0]
 80160ba:	0a1b      	lsrs	r3, r3, #8
 80160bc:	73bb      	strb	r3, [r7, #14]
	uint8_t R = (uint8_t)(RGB_Code >> 16);
 80160be:	683b      	ldr	r3, [r7, #0]
 80160c0:	0c1b      	lsrs	r3, r3, #16
 80160c2:	737b      	strb	r3, [r7, #13]

	/* Write data value to all SDRAM memory */
	//  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
	  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
 80160c4:	4b22      	ldr	r3, [pc, #136]	; (8016150 <BSP_LCD_DrawPixel+0xac>)
 80160c6:	781b      	ldrb	r3, [r3, #0]
 80160c8:	4619      	mov	r1, r3
 80160ca:	4a22      	ldr	r2, [pc, #136]	; (8016154 <BSP_LCD_DrawPixel+0xb0>)
 80160cc:	2334      	movs	r3, #52	; 0x34
 80160ce:	fb03 f301 	mul.w	r3, r3, r1
 80160d2:	4413      	add	r3, r2
 80160d4:	335c      	adds	r3, #92	; 0x5c
 80160d6:	681c      	ldr	r4, [r3, #0]
 80160d8:	88bd      	ldrh	r5, [r7, #4]
 80160da:	f7ff fc49 	bl	8015970 <BSP_LCD_GetXSize>
 80160de:	4603      	mov	r3, r0
 80160e0:	fb03 f205 	mul.w	r2, r3, r5
 80160e4:	88fb      	ldrh	r3, [r7, #6]
 80160e6:	4413      	add	r3, r2
 80160e8:	005b      	lsls	r3, r3, #1
 80160ea:	4423      	add	r3, r4
 80160ec:	4619      	mov	r1, r3
 80160ee:	7b7b      	ldrb	r3, [r7, #13]
 80160f0:	021b      	lsls	r3, r3, #8
 80160f2:	b21a      	sxth	r2, r3
 80160f4:	4b18      	ldr	r3, [pc, #96]	; (8016158 <BSP_LCD_DrawPixel+0xb4>)
 80160f6:	4013      	ands	r3, r2
 80160f8:	b21a      	sxth	r2, r3
 80160fa:	7bbb      	ldrb	r3, [r7, #14]
 80160fc:	00db      	lsls	r3, r3, #3
 80160fe:	b21b      	sxth	r3, r3
 8016100:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8016104:	b21b      	sxth	r3, r3
 8016106:	4313      	orrs	r3, r2
 8016108:	b21a      	sxth	r2, r3
 801610a:	7bfb      	ldrb	r3, [r7, #15]
 801610c:	08db      	lsrs	r3, r3, #3
 801610e:	b2db      	uxtb	r3, r3
 8016110:	b21b      	sxth	r3, r3
 8016112:	4313      	orrs	r3, r2
 8016114:	b21b      	sxth	r3, r3
 8016116:	b29b      	uxth	r3, r3
 8016118:	800b      	strh	r3, [r1, #0]
	  uint32_t test = RGBConvert(R,G,B);
 801611a:	7b7b      	ldrb	r3, [r7, #13]
 801611c:	021b      	lsls	r3, r3, #8
 801611e:	b21a      	sxth	r2, r3
 8016120:	4b0d      	ldr	r3, [pc, #52]	; (8016158 <BSP_LCD_DrawPixel+0xb4>)
 8016122:	4013      	ands	r3, r2
 8016124:	b21a      	sxth	r2, r3
 8016126:	7bbb      	ldrb	r3, [r7, #14]
 8016128:	00db      	lsls	r3, r3, #3
 801612a:	b21b      	sxth	r3, r3
 801612c:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8016130:	b21b      	sxth	r3, r3
 8016132:	4313      	orrs	r3, r2
 8016134:	b21a      	sxth	r2, r3
 8016136:	7bfb      	ldrb	r3, [r7, #15]
 8016138:	08db      	lsrs	r3, r3, #3
 801613a:	b2db      	uxtb	r3, r3
 801613c:	b21b      	sxth	r3, r3
 801613e:	4313      	orrs	r3, r2
 8016140:	b21b      	sxth	r3, r3
 8016142:	b29b      	uxth	r3, r3
 8016144:	60bb      	str	r3, [r7, #8]

}
 8016146:	bf00      	nop
 8016148:	3710      	adds	r7, #16
 801614a:	46bd      	mov	sp, r7
 801614c:	bdb0      	pop	{r4, r5, r7, pc}
 801614e:	bf00      	nop
 8016150:	20020a4d 	.word	0x20020a4d
 8016154:	20031cb8 	.word	0x20031cb8
 8016158:	fffff800 	.word	0xfffff800

0801615c <DrawChar>:
 * @param  Xpos: Line where to display the character shape
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 801615c:	b580      	push	{r7, lr}
 801615e:	b088      	sub	sp, #32
 8016160:	af00      	add	r7, sp, #0
 8016162:	4603      	mov	r3, r0
 8016164:	603a      	str	r2, [r7, #0]
 8016166:	80fb      	strh	r3, [r7, #6]
 8016168:	460b      	mov	r3, r1
 801616a:	80bb      	strh	r3, [r7, #4]

	uint32_t i = 0, j = 0;
 801616c:	2300      	movs	r3, #0
 801616e:	61fb      	str	r3, [r7, #28]
 8016170:	2300      	movs	r3, #0
 8016172:	61bb      	str	r3, [r7, #24]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = DrawProp[ActiveLayer].pFont->Height;
 8016174:	4b55      	ldr	r3, [pc, #340]	; (80162cc <DrawChar+0x170>)
 8016176:	781b      	ldrb	r3, [r3, #0]
 8016178:	4619      	mov	r1, r3
 801617a:	4a55      	ldr	r2, [pc, #340]	; (80162d0 <DrawChar+0x174>)
 801617c:	460b      	mov	r3, r1
 801617e:	005b      	lsls	r3, r3, #1
 8016180:	440b      	add	r3, r1
 8016182:	009b      	lsls	r3, r3, #2
 8016184:	4413      	add	r3, r2
 8016186:	3308      	adds	r3, #8
 8016188:	681b      	ldr	r3, [r3, #0]
 801618a:	88db      	ldrh	r3, [r3, #6]
 801618c:	827b      	strh	r3, [r7, #18]
	width  = DrawProp[ActiveLayer].pFont->Width;
 801618e:	4b4f      	ldr	r3, [pc, #316]	; (80162cc <DrawChar+0x170>)
 8016190:	781b      	ldrb	r3, [r3, #0]
 8016192:	4619      	mov	r1, r3
 8016194:	4a4e      	ldr	r2, [pc, #312]	; (80162d0 <DrawChar+0x174>)
 8016196:	460b      	mov	r3, r1
 8016198:	005b      	lsls	r3, r3, #1
 801619a:	440b      	add	r3, r1
 801619c:	009b      	lsls	r3, r3, #2
 801619e:	4413      	add	r3, r2
 80161a0:	3308      	adds	r3, #8
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	889b      	ldrh	r3, [r3, #4]
 80161a6:	823b      	strh	r3, [r7, #16]

	offset =  8 *((width + 7)/8) -  width ;
 80161a8:	8a3b      	ldrh	r3, [r7, #16]
 80161aa:	3307      	adds	r3, #7
 80161ac:	2b00      	cmp	r3, #0
 80161ae:	da00      	bge.n	80161b2 <DrawChar+0x56>
 80161b0:	3307      	adds	r3, #7
 80161b2:	10db      	asrs	r3, r3, #3
 80161b4:	b2db      	uxtb	r3, r3
 80161b6:	00db      	lsls	r3, r3, #3
 80161b8:	b2da      	uxtb	r2, r3
 80161ba:	8a3b      	ldrh	r3, [r7, #16]
 80161bc:	b2db      	uxtb	r3, r3
 80161be:	1ad3      	subs	r3, r2, r3
 80161c0:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < height; i++)
 80161c2:	2300      	movs	r3, #0
 80161c4:	61fb      	str	r3, [r7, #28]
 80161c6:	e078      	b.n	80162ba <DrawChar+0x15e>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80161c8:	8a3b      	ldrh	r3, [r7, #16]
 80161ca:	3307      	adds	r3, #7
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	da00      	bge.n	80161d2 <DrawChar+0x76>
 80161d0:	3307      	adds	r3, #7
 80161d2:	10db      	asrs	r3, r3, #3
 80161d4:	461a      	mov	r2, r3
 80161d6:	69fb      	ldr	r3, [r7, #28]
 80161d8:	fb03 f302 	mul.w	r3, r3, r2
 80161dc:	683a      	ldr	r2, [r7, #0]
 80161de:	4413      	add	r3, r2
 80161e0:	60bb      	str	r3, [r7, #8]

		switch(((width + 7)/8))
 80161e2:	8a3b      	ldrh	r3, [r7, #16]
 80161e4:	3307      	adds	r3, #7
 80161e6:	2b00      	cmp	r3, #0
 80161e8:	da00      	bge.n	80161ec <DrawChar+0x90>
 80161ea:	3307      	adds	r3, #7
 80161ec:	10db      	asrs	r3, r3, #3
 80161ee:	2b01      	cmp	r3, #1
 80161f0:	d002      	beq.n	80161f8 <DrawChar+0x9c>
 80161f2:	2b02      	cmp	r3, #2
 80161f4:	d004      	beq.n	8016200 <DrawChar+0xa4>
 80161f6:	e00c      	b.n	8016212 <DrawChar+0xb6>
		{

		case 1:
			line =  pchar[0];
 80161f8:	68bb      	ldr	r3, [r7, #8]
 80161fa:	781b      	ldrb	r3, [r3, #0]
 80161fc:	617b      	str	r3, [r7, #20]
			break;
 80161fe:	e016      	b.n	801622e <DrawChar+0xd2>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 8016200:	68bb      	ldr	r3, [r7, #8]
 8016202:	781b      	ldrb	r3, [r3, #0]
 8016204:	021b      	lsls	r3, r3, #8
 8016206:	68ba      	ldr	r2, [r7, #8]
 8016208:	3201      	adds	r2, #1
 801620a:	7812      	ldrb	r2, [r2, #0]
 801620c:	4313      	orrs	r3, r2
 801620e:	617b      	str	r3, [r7, #20]
			break;
 8016210:	e00d      	b.n	801622e <DrawChar+0xd2>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8016212:	68bb      	ldr	r3, [r7, #8]
 8016214:	781b      	ldrb	r3, [r3, #0]
 8016216:	041a      	lsls	r2, r3, #16
 8016218:	68bb      	ldr	r3, [r7, #8]
 801621a:	3301      	adds	r3, #1
 801621c:	781b      	ldrb	r3, [r3, #0]
 801621e:	021b      	lsls	r3, r3, #8
 8016220:	4313      	orrs	r3, r2
 8016222:	68ba      	ldr	r2, [r7, #8]
 8016224:	3202      	adds	r2, #2
 8016226:	7812      	ldrb	r2, [r2, #0]
 8016228:	4313      	orrs	r3, r2
 801622a:	617b      	str	r3, [r7, #20]
			break;
 801622c:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 801622e:	2300      	movs	r3, #0
 8016230:	61bb      	str	r3, [r7, #24]
 8016232:	e038      	b.n	80162a6 <DrawChar+0x14a>
		{
			if(line & (1 << (width- j + offset- 1)))
 8016234:	8a3a      	ldrh	r2, [r7, #16]
 8016236:	69bb      	ldr	r3, [r7, #24]
 8016238:	1ad2      	subs	r2, r2, r3
 801623a:	7bfb      	ldrb	r3, [r7, #15]
 801623c:	4413      	add	r3, r2
 801623e:	3b01      	subs	r3, #1
 8016240:	2201      	movs	r2, #1
 8016242:	fa02 f303 	lsl.w	r3, r2, r3
 8016246:	461a      	mov	r2, r3
 8016248:	697b      	ldr	r3, [r7, #20]
 801624a:	4013      	ands	r3, r2
 801624c:	2b00      	cmp	r3, #0
 801624e:	d013      	beq.n	8016278 <DrawChar+0x11c>
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8016250:	69bb      	ldr	r3, [r7, #24]
 8016252:	b29a      	uxth	r2, r3
 8016254:	88fb      	ldrh	r3, [r7, #6]
 8016256:	4413      	add	r3, r2
 8016258:	b298      	uxth	r0, r3
 801625a:	4b1c      	ldr	r3, [pc, #112]	; (80162cc <DrawChar+0x170>)
 801625c:	781b      	ldrb	r3, [r3, #0]
 801625e:	4619      	mov	r1, r3
 8016260:	4a1b      	ldr	r2, [pc, #108]	; (80162d0 <DrawChar+0x174>)
 8016262:	460b      	mov	r3, r1
 8016264:	005b      	lsls	r3, r3, #1
 8016266:	440b      	add	r3, r1
 8016268:	009b      	lsls	r3, r3, #2
 801626a:	4413      	add	r3, r2
 801626c:	681a      	ldr	r2, [r3, #0]
 801626e:	88bb      	ldrh	r3, [r7, #4]
 8016270:	4619      	mov	r1, r3
 8016272:	f7ff ff17 	bl	80160a4 <BSP_LCD_DrawPixel>
 8016276:	e013      	b.n	80162a0 <DrawChar+0x144>
			}
			else
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8016278:	69bb      	ldr	r3, [r7, #24]
 801627a:	b29a      	uxth	r2, r3
 801627c:	88fb      	ldrh	r3, [r7, #6]
 801627e:	4413      	add	r3, r2
 8016280:	b298      	uxth	r0, r3
 8016282:	4b12      	ldr	r3, [pc, #72]	; (80162cc <DrawChar+0x170>)
 8016284:	781b      	ldrb	r3, [r3, #0]
 8016286:	4619      	mov	r1, r3
 8016288:	4a11      	ldr	r2, [pc, #68]	; (80162d0 <DrawChar+0x174>)
 801628a:	460b      	mov	r3, r1
 801628c:	005b      	lsls	r3, r3, #1
 801628e:	440b      	add	r3, r1
 8016290:	009b      	lsls	r3, r3, #2
 8016292:	4413      	add	r3, r2
 8016294:	3304      	adds	r3, #4
 8016296:	681a      	ldr	r2, [r3, #0]
 8016298:	88bb      	ldrh	r3, [r7, #4]
 801629a:	4619      	mov	r1, r3
 801629c:	f7ff ff02 	bl	80160a4 <BSP_LCD_DrawPixel>
		for (j = 0; j < width; j++)
 80162a0:	69bb      	ldr	r3, [r7, #24]
 80162a2:	3301      	adds	r3, #1
 80162a4:	61bb      	str	r3, [r7, #24]
 80162a6:	8a3a      	ldrh	r2, [r7, #16]
 80162a8:	69bb      	ldr	r3, [r7, #24]
 80162aa:	429a      	cmp	r2, r3
 80162ac:	d8c2      	bhi.n	8016234 <DrawChar+0xd8>
			}
		}
		Ypos++;
 80162ae:	88bb      	ldrh	r3, [r7, #4]
 80162b0:	3301      	adds	r3, #1
 80162b2:	80bb      	strh	r3, [r7, #4]
	for(i = 0; i < height; i++)
 80162b4:	69fb      	ldr	r3, [r7, #28]
 80162b6:	3301      	adds	r3, #1
 80162b8:	61fb      	str	r3, [r7, #28]
 80162ba:	8a7a      	ldrh	r2, [r7, #18]
 80162bc:	69fb      	ldr	r3, [r7, #28]
 80162be:	429a      	cmp	r2, r3
 80162c0:	d882      	bhi.n	80161c8 <DrawChar+0x6c>
	}


}
 80162c2:	bf00      	nop
 80162c4:	3720      	adds	r7, #32
 80162c6:	46bd      	mov	sp, r7
 80162c8:	bd80      	pop	{r7, pc}
 80162ca:	bf00      	nop
 80162cc:	20020a4d 	.word	0x20020a4d
 80162d0:	20020a50 	.word	0x20020a50

080162d4 <LL_FillBuffer>:
 * @param  ySize: Buffer height
 * @param  OffLine: Offset
 * @param  ColorIndex: Color index
 */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b086      	sub	sp, #24
 80162d8:	af02      	add	r7, sp, #8
 80162da:	60f8      	str	r0, [r7, #12]
 80162dc:	60b9      	str	r1, [r7, #8]
 80162de:	607a      	str	r2, [r7, #4]
 80162e0:	603b      	str	r3, [r7, #0]

	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d_discovery.Init.Mode         = DMA2D_R2M; //DMA2D_CR_MODE
 80162e2:	4b16      	ldr	r3, [pc, #88]	; (801633c <LL_FillBuffer+0x68>)
 80162e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80162e8:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_RGB565;
 80162ea:	4b14      	ldr	r3, [pc, #80]	; (801633c <LL_FillBuffer+0x68>)
 80162ec:	2202      	movs	r2, #2
 80162ee:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = OffLine;
 80162f0:	4a12      	ldr	r2, [pc, #72]	; (801633c <LL_FillBuffer+0x68>)
 80162f2:	69bb      	ldr	r3, [r7, #24]
 80162f4:	60d3      	str	r3, [r2, #12]

	hdma2d_discovery.Instance = DMA2D;
 80162f6:	4b11      	ldr	r3, [pc, #68]	; (801633c <LL_FillBuffer+0x68>)
 80162f8:	4a11      	ldr	r2, [pc, #68]	; (8016340 <LL_FillBuffer+0x6c>)
 80162fa:	601a      	str	r2, [r3, #0]


	/* DMA2D Initialization */

	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80162fc:	480f      	ldr	r0, [pc, #60]	; (801633c <LL_FillBuffer+0x68>)
 80162fe:	f7ec f975 	bl	80025ec <HAL_DMA2D_Init>
 8016302:	4603      	mov	r3, r0
 8016304:	2b00      	cmp	r3, #0
 8016306:	d115      	bne.n	8016334 <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8016308:	68f9      	ldr	r1, [r7, #12]
 801630a:	480c      	ldr	r0, [pc, #48]	; (801633c <LL_FillBuffer+0x68>)
 801630c:	f7ec fae4 	bl	80028d8 <HAL_DMA2D_ConfigLayer>
 8016310:	4603      	mov	r3, r0
 8016312:	2b00      	cmp	r3, #0
 8016314:	d10e      	bne.n	8016334 <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8016316:	68ba      	ldr	r2, [r7, #8]
 8016318:	683b      	ldr	r3, [r7, #0]
 801631a:	9300      	str	r3, [sp, #0]
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	69f9      	ldr	r1, [r7, #28]
 8016320:	4806      	ldr	r0, [pc, #24]	; (801633c <LL_FillBuffer+0x68>)
 8016322:	f7ec f9c5 	bl	80026b0 <HAL_DMA2D_Start>
 8016326:	4603      	mov	r3, r0
 8016328:	2b00      	cmp	r3, #0
 801632a:	d103      	bne.n	8016334 <LL_FillBuffer+0x60>
			{
				  HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 801632c:	210a      	movs	r1, #10
 801632e:	4803      	ldr	r0, [pc, #12]	; (801633c <LL_FillBuffer+0x68>)
 8016330:	f7ec f9e9 	bl	8002706 <HAL_DMA2D_PollForTransfer>
			}
		}
	}


}
 8016334:	bf00      	nop
 8016336:	3710      	adds	r7, #16
 8016338:	46bd      	mov	sp, r7
 801633a:	bd80      	pop	{r7, pc}
 801633c:	20031c60 	.word	0x20031c60
 8016340:	4002b000 	.word	0x4002b000

08016344 <LL_ConvertLineToRGB565>:
 * @param  pDst: Output color
 * @param  xSize: Buffer width
 * @param  ColorMode: Input color mode
 */
static void LL_ConvertLineToRGB565(void *pSrc, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t ColorMode)
{
 8016344:	b580      	push	{r7, lr}
 8016346:	b086      	sub	sp, #24
 8016348:	af02      	add	r7, sp, #8
 801634a:	60f8      	str	r0, [r7, #12]
 801634c:	60b9      	str	r1, [r7, #8]
 801634e:	607a      	str	r2, [r7, #4]
 8016350:	603b      	str	r3, [r7, #0]
	/* Configure the DMA2D Mode, Color Mode and output offset */
	hdma2d_discovery.Init.Mode         = DMA2D_M2M_PFC;
 8016352:	4b20      	ldr	r3, [pc, #128]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016354:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8016358:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_RGB888;//DMA2D_ARGB8888;
 801635a:	4b1e      	ldr	r3, [pc, #120]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 801635c:	2201      	movs	r2, #1
 801635e:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = 0;
 8016360:	4b1c      	ldr	r3, [pc, #112]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016362:	2200      	movs	r2, #0
 8016364:	60da      	str	r2, [r3, #12]

	/* Foreground Configuration */
	hdma2d_discovery.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8016366:	4b1b      	ldr	r3, [pc, #108]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016368:	2200      	movs	r2, #0
 801636a:	641a      	str	r2, [r3, #64]	; 0x40
	hdma2d_discovery.LayerCfg[1].InputAlpha = 0xFF;
 801636c:	4b19      	ldr	r3, [pc, #100]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 801636e:	22ff      	movs	r2, #255	; 0xff
 8016370:	645a      	str	r2, [r3, #68]	; 0x44
	hdma2d_discovery.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB888;
 8016372:	4b18      	ldr	r3, [pc, #96]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016374:	2201      	movs	r2, #1
 8016376:	63da      	str	r2, [r3, #60]	; 0x3c
	hdma2d_discovery.LayerCfg[1].InputOffset = 0;
 8016378:	4b16      	ldr	r3, [pc, #88]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 801637a:	2200      	movs	r2, #0
 801637c:	639a      	str	r2, [r3, #56]	; 0x38

	hdma2d_discovery.Instance = DMA2D;
 801637e:	4b15      	ldr	r3, [pc, #84]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016380:	4a15      	ldr	r2, [pc, #84]	; (80163d8 <LL_ConvertLineToRGB565+0x94>)
 8016382:	601a      	str	r2, [r3, #0]

	while (!(LTDC->CDSR & LTDC_CDSR_VSYNCS))
 8016384:	bf00      	nop
 8016386:	4b15      	ldr	r3, [pc, #84]	; (80163dc <LL_ConvertLineToRGB565+0x98>)
 8016388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801638a:	f003 0304 	and.w	r3, r3, #4
 801638e:	2b00      	cmp	r3, #0
 8016390:	d0f9      	beq.n	8016386 <LL_ConvertLineToRGB565+0x42>
	{

	}
	/* DMA2D Initialization */
	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 8016392:	4810      	ldr	r0, [pc, #64]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 8016394:	f7ec f92a 	bl	80025ec <HAL_DMA2D_Init>
 8016398:	4603      	mov	r3, r0
 801639a:	2b00      	cmp	r3, #0
 801639c:	d115      	bne.n	80163ca <LL_ConvertLineToRGB565+0x86>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, 1) == HAL_OK)
 801639e:	2101      	movs	r1, #1
 80163a0:	480c      	ldr	r0, [pc, #48]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 80163a2:	f7ec fa99 	bl	80028d8 <HAL_DMA2D_ConfigLayer>
 80163a6:	4603      	mov	r3, r0
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d10e      	bne.n	80163ca <LL_ConvertLineToRGB565+0x86>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, (uint32_t)pSrc, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80163ac:	68f9      	ldr	r1, [r7, #12]
 80163ae:	68ba      	ldr	r2, [r7, #8]
 80163b0:	683b      	ldr	r3, [r7, #0]
 80163b2:	9300      	str	r3, [sp, #0]
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	4807      	ldr	r0, [pc, #28]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 80163b8:	f7ec f97a 	bl	80026b0 <HAL_DMA2D_Start>
 80163bc:	4603      	mov	r3, r0
 80163be:	2b00      	cmp	r3, #0
 80163c0:	d103      	bne.n	80163ca <LL_ConvertLineToRGB565+0x86>
			{
				/* Polling For DMA transfer */
				HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 100);
 80163c2:	2164      	movs	r1, #100	; 0x64
 80163c4:	4803      	ldr	r0, [pc, #12]	; (80163d4 <LL_ConvertLineToRGB565+0x90>)
 80163c6:	f7ec f99e 	bl	8002706 <HAL_DMA2D_PollForTransfer>
			}
		}
	}

}
 80163ca:	bf00      	nop
 80163cc:	3710      	adds	r7, #16
 80163ce:	46bd      	mov	sp, r7
 80163d0:	bd80      	pop	{r7, pc}
 80163d2:	bf00      	nop
 80163d4:	20031c60 	.word	0x20031c60
 80163d8:	4002b000 	.word	0x4002b000
 80163dc:	40016800 	.word	0x40016800

080163e0 <select_RTC>:


/****************************************************************/
/****************************************************************/
void select_RTC(void)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_RESET);
	IO_Output_control(RTC_CS, On);
 80163e4:	2101      	movs	r1, #1
 80163e6:	2000      	movs	r0, #0
 80163e8:	f002 f894 	bl	8018514 <IO_Output_control>
}
 80163ec:	bf00      	nop
 80163ee:	bd80      	pop	{r7, pc}

080163f0 <release_RTC>:


/****************************************************************/
/****************************************************************/
void release_RTC(void)
{
 80163f0:	b580      	push	{r7, lr}
 80163f2:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_SET);
	IO_Output_control(RTC_CS, Off);
 80163f4:	2100      	movs	r1, #0
 80163f6:	2000      	movs	r0, #0
 80163f8:	f002 f88c 	bl	8018514 <IO_Output_control>
}
 80163fc:	bf00      	nop
 80163fe:	bd80      	pop	{r7, pc}

08016400 <Init_M41T94rtc>:
//	HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS_Rev3],RTC__CS_PIN[RTC_CS_Rev3], GPIO_PIN_SET);
}

/****************************************************************/
void Init_M41T94rtc(void)
{
 8016400:	b580      	push	{r7, lr}
 8016402:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 8016404:	200a      	movs	r0, #10
 8016406:	f7ea fde9 	bl	8000fdc <HAL_Delay>
//		init_RTC_CS(RTC_CS);
//
//	init_RTC_CS(0);
	/* Setup the M41T94 RTC */
	/* Enable device */
	select_RTC();
 801640a:	f7ff ffe9 	bl	80163e0 <select_RTC>
	for (k = 0; k < 5; k++)
 801640e:	4b24      	ldr	r3, [pc, #144]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016410:	2200      	movs	r2, #0
 8016412:	601a      	str	r2, [r3, #0]
 8016414:	e004      	b.n	8016420 <Init_M41T94rtc+0x20>
 8016416:	4b22      	ldr	r3, [pc, #136]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016418:	681b      	ldr	r3, [r3, #0]
 801641a:	3301      	adds	r3, #1
 801641c:	4a20      	ldr	r2, [pc, #128]	; (80164a0 <Init_M41T94rtc+0xa0>)
 801641e:	6013      	str	r3, [r2, #0]
 8016420:	4b1f      	ldr	r3, [pc, #124]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	2b04      	cmp	r3, #4
 8016426:	ddf6      	ble.n	8016416 <Init_M41T94rtc+0x16>
	{
		;
	}
	/* Reset the Control Registers */
	WriteByte_M41T94rtc(0b10001000);						// WRITE mode -> Address 0x08
 8016428:	2088      	movs	r0, #136	; 0x88
 801642a:	f000 fa21 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x08
 801642e:	2000      	movs	r0, #0
 8016430:	f000 fa1e 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x09
 8016434:	2000      	movs	r0, #0
 8016436:	f000 fa1b 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0A
 801643a:	2000      	movs	r0, #0
 801643c:	f000 fa18 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0B
 8016440:	2000      	movs	r0, #0
 8016442:	f000 fa15 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0C
 8016446:	2000      	movs	r0, #0
 8016448:	f000 fa12 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0D
 801644c:	2000      	movs	r0, #0
 801644e:	f000 fa0f 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0E
 8016452:	2000      	movs	r0, #0
 8016454:	f000 fa0c 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0F
 8016458:	2000      	movs	r0, #0
 801645a:	f000 fa09 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x10
 801645e:	2000      	movs	r0, #0
 8016460:	f000 fa06 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x11
 8016464:	2000      	movs	r0, #0
 8016466:	f000 fa03 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x12
 801646a:	2000      	movs	r0, #0
 801646c:	f000 fa00 	bl	8016870 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x13
 8016470:	2000      	movs	r0, #0
 8016472:	f000 f9fd 	bl	8016870 <WriteByte_M41T94rtc>
	for (k = 0; k < 5; k++)
 8016476:	4b0a      	ldr	r3, [pc, #40]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016478:	2200      	movs	r2, #0
 801647a:	601a      	str	r2, [r3, #0]
 801647c:	e004      	b.n	8016488 <Init_M41T94rtc+0x88>
 801647e:	4b08      	ldr	r3, [pc, #32]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016480:	681b      	ldr	r3, [r3, #0]
 8016482:	3301      	adds	r3, #1
 8016484:	4a06      	ldr	r2, [pc, #24]	; (80164a0 <Init_M41T94rtc+0xa0>)
 8016486:	6013      	str	r3, [r2, #0]
 8016488:	4b05      	ldr	r3, [pc, #20]	; (80164a0 <Init_M41T94rtc+0xa0>)
 801648a:	681b      	ldr	r3, [r3, #0]
 801648c:	2b04      	cmp	r3, #4
 801648e:	ddf6      	ble.n	801647e <Init_M41T94rtc+0x7e>
	{
		;
	}
	/* Disable device */
	release_RTC();
 8016490:	f7ff ffae 	bl	80163f0 <release_RTC>

	HAL_Delay(10);
 8016494:	200a      	movs	r0, #10
 8016496:	f7ea fda1 	bl	8000fdc <HAL_Delay>

}
 801649a:	bf00      	nop
 801649c:	bd80      	pop	{r7, pc}
 801649e:	bf00      	nop
 80164a0:	20020a70 	.word	0x20020a70

080164a4 <ReadTime_M41T94rtc>:
}

/****************************************************************/
/****************************************************************/
void ReadTime_M41T94rtc(void)
{
 80164a4:	b580      	push	{r7, lr}
 80164a6:	b082      	sub	sp, #8
 80164a8:	af00      	add	r7, sp, #0
	uint8_t temp_rtc;

	select_RTC();
 80164aa:	f7ff ff99 	bl	80163e0 <select_RTC>
	for (k = 0; k < 5; k++)
 80164ae:	4b7c      	ldr	r3, [pc, #496]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80164b0:	2200      	movs	r2, #0
 80164b2:	601a      	str	r2, [r3, #0]
 80164b4:	e004      	b.n	80164c0 <ReadTime_M41T94rtc+0x1c>
 80164b6:	4b7a      	ldr	r3, [pc, #488]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80164b8:	681b      	ldr	r3, [r3, #0]
 80164ba:	3301      	adds	r3, #1
 80164bc:	4a78      	ldr	r2, [pc, #480]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80164be:	6013      	str	r3, [r2, #0]
 80164c0:	4b77      	ldr	r3, [pc, #476]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	2b04      	cmp	r3, #4
 80164c6:	ddf6      	ble.n	80164b6 <ReadTime_M41T94rtc+0x12>
	{
		;
	}

	WriteByte_M41T94rtc(0b00000000);						// READ mode -> Address 0x00
 80164c8:	2000      	movs	r0, #0
 80164ca:	f000 f9d1 	bl	8016870 <WriteByte_M41T94rtc>
	/* Address 0x00 */
	temp_rtc = ReadByte_M41T94rtc();
 80164ce:	f000 f9c7 	bl	8016860 <ReadByte_M41T94rtc>
 80164d2:	4603      	mov	r3, r0
 80164d4:	71fb      	strb	r3, [r7, #7]
	time_hundreds = temp_rtc & 0x0F;
 80164d6:	79fb      	ldrb	r3, [r7, #7]
 80164d8:	f003 030f 	and.w	r3, r3, #15
 80164dc:	4a71      	ldr	r2, [pc, #452]	; (80166a4 <ReadTime_M41T94rtc+0x200>)
 80164de:	6013      	str	r3, [r2, #0]
	time_tenths = temp_rtc >> 4;
 80164e0:	79fb      	ldrb	r3, [r7, #7]
 80164e2:	091b      	lsrs	r3, r3, #4
 80164e4:	b2db      	uxtb	r3, r3
 80164e6:	461a      	mov	r2, r3
 80164e8:	4b6f      	ldr	r3, [pc, #444]	; (80166a8 <ReadTime_M41T94rtc+0x204>)
 80164ea:	601a      	str	r2, [r3, #0]
	/* Address 0x01 */
	temp_rtc = ReadByte_M41T94rtc();
 80164ec:	f000 f9b8 	bl	8016860 <ReadByte_M41T94rtc>
 80164f0:	4603      	mov	r3, r0
 80164f2:	71fb      	strb	r3, [r7, #7]
	temp_rtc = temp_rtc & 0x7F;
 80164f4:	79fb      	ldrb	r3, [r7, #7]
 80164f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80164fa:	71fb      	strb	r3, [r7, #7]
	time_seconds = temp_rtc & 0x0F;
 80164fc:	79fb      	ldrb	r3, [r7, #7]
 80164fe:	f003 030f 	and.w	r3, r3, #15
 8016502:	4a6a      	ldr	r2, [pc, #424]	; (80166ac <ReadTime_M41T94rtc+0x208>)
 8016504:	6013      	str	r3, [r2, #0]
	time_10seconds = temp_rtc >> 4;
 8016506:	79fb      	ldrb	r3, [r7, #7]
 8016508:	091b      	lsrs	r3, r3, #4
 801650a:	b2db      	uxtb	r3, r3
 801650c:	461a      	mov	r2, r3
 801650e:	4b68      	ldr	r3, [pc, #416]	; (80166b0 <ReadTime_M41T94rtc+0x20c>)
 8016510:	601a      	str	r2, [r3, #0]
	/* Address 0x02 */
	temp_rtc = ReadByte_M41T94rtc();
 8016512:	f000 f9a5 	bl	8016860 <ReadByte_M41T94rtc>
 8016516:	4603      	mov	r3, r0
 8016518:	71fb      	strb	r3, [r7, #7]
	time_minutes = temp_rtc & 0x0F;
 801651a:	79fb      	ldrb	r3, [r7, #7]
 801651c:	f003 030f 	and.w	r3, r3, #15
 8016520:	4a64      	ldr	r2, [pc, #400]	; (80166b4 <ReadTime_M41T94rtc+0x210>)
 8016522:	6013      	str	r3, [r2, #0]
	time_10minutes = temp_rtc >> 4;
 8016524:	79fb      	ldrb	r3, [r7, #7]
 8016526:	091b      	lsrs	r3, r3, #4
 8016528:	b2db      	uxtb	r3, r3
 801652a:	461a      	mov	r2, r3
 801652c:	4b62      	ldr	r3, [pc, #392]	; (80166b8 <ReadTime_M41T94rtc+0x214>)
 801652e:	601a      	str	r2, [r3, #0]
	/* Address 0x03 */
	temp_rtc = ReadByte_M41T94rtc();
 8016530:	f000 f996 	bl	8016860 <ReadByte_M41T94rtc>
 8016534:	4603      	mov	r3, r0
 8016536:	71fb      	strb	r3, [r7, #7]
	temp_rtc = temp_rtc & 0x3F;
 8016538:	79fb      	ldrb	r3, [r7, #7]
 801653a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801653e:	71fb      	strb	r3, [r7, #7]
	time_hours = temp_rtc & 0x0F;
 8016540:	79fb      	ldrb	r3, [r7, #7]
 8016542:	f003 030f 	and.w	r3, r3, #15
 8016546:	4a5d      	ldr	r2, [pc, #372]	; (80166bc <ReadTime_M41T94rtc+0x218>)
 8016548:	6013      	str	r3, [r2, #0]
	time_10hours = temp_rtc >> 4;
 801654a:	79fb      	ldrb	r3, [r7, #7]
 801654c:	091b      	lsrs	r3, r3, #4
 801654e:	b2db      	uxtb	r3, r3
 8016550:	461a      	mov	r2, r3
 8016552:	4b5b      	ldr	r3, [pc, #364]	; (80166c0 <ReadTime_M41T94rtc+0x21c>)
 8016554:	601a      	str	r2, [r3, #0]
	/* Address 0x04 */
	temp_rtc = ReadByte_M41T94rtc();
 8016556:	f000 f983 	bl	8016860 <ReadByte_M41T94rtc>
 801655a:	4603      	mov	r3, r0
 801655c:	71fb      	strb	r3, [r7, #7]
	time_day = temp_rtc & 0x07;
 801655e:	79fb      	ldrb	r3, [r7, #7]
 8016560:	f003 0307 	and.w	r3, r3, #7
 8016564:	4a57      	ldr	r2, [pc, #348]	; (80166c4 <ReadTime_M41T94rtc+0x220>)
 8016566:	6013      	str	r3, [r2, #0]
	/* Address 0x05 */
	temp_rtc = ReadByte_M41T94rtc();
 8016568:	f000 f97a 	bl	8016860 <ReadByte_M41T94rtc>
 801656c:	4603      	mov	r3, r0
 801656e:	71fb      	strb	r3, [r7, #7]
	time_date = temp_rtc & 0x0F;
 8016570:	79fb      	ldrb	r3, [r7, #7]
 8016572:	f003 030f 	and.w	r3, r3, #15
 8016576:	4a54      	ldr	r2, [pc, #336]	; (80166c8 <ReadTime_M41T94rtc+0x224>)
 8016578:	6013      	str	r3, [r2, #0]
	time_10date = temp_rtc >> 4;
 801657a:	79fb      	ldrb	r3, [r7, #7]
 801657c:	091b      	lsrs	r3, r3, #4
 801657e:	b2db      	uxtb	r3, r3
 8016580:	461a      	mov	r2, r3
 8016582:	4b52      	ldr	r3, [pc, #328]	; (80166cc <ReadTime_M41T94rtc+0x228>)
 8016584:	601a      	str	r2, [r3, #0]
	/* Address 0x06 */
	temp_rtc = ReadByte_M41T94rtc();
 8016586:	f000 f96b 	bl	8016860 <ReadByte_M41T94rtc>
 801658a:	4603      	mov	r3, r0
 801658c:	71fb      	strb	r3, [r7, #7]
	time_month = temp_rtc & 0x0F;
 801658e:	79fb      	ldrb	r3, [r7, #7]
 8016590:	f003 030f 	and.w	r3, r3, #15
 8016594:	4a4e      	ldr	r2, [pc, #312]	; (80166d0 <ReadTime_M41T94rtc+0x22c>)
 8016596:	6013      	str	r3, [r2, #0]
	time_10month = temp_rtc >> 4;
 8016598:	79fb      	ldrb	r3, [r7, #7]
 801659a:	091b      	lsrs	r3, r3, #4
 801659c:	b2db      	uxtb	r3, r3
 801659e:	461a      	mov	r2, r3
 80165a0:	4b4c      	ldr	r3, [pc, #304]	; (80166d4 <ReadTime_M41T94rtc+0x230>)
 80165a2:	601a      	str	r2, [r3, #0]
	/* Address 0x07 */
	temp_rtc = ReadByte_M41T94rtc();
 80165a4:	f000 f95c 	bl	8016860 <ReadByte_M41T94rtc>
 80165a8:	4603      	mov	r3, r0
 80165aa:	71fb      	strb	r3, [r7, #7]
	time_year = temp_rtc & 0x0F;
 80165ac:	79fb      	ldrb	r3, [r7, #7]
 80165ae:	f003 030f 	and.w	r3, r3, #15
 80165b2:	4a49      	ldr	r2, [pc, #292]	; (80166d8 <ReadTime_M41T94rtc+0x234>)
 80165b4:	6013      	str	r3, [r2, #0]
	time_10year = temp_rtc >> 4;
 80165b6:	79fb      	ldrb	r3, [r7, #7]
 80165b8:	091b      	lsrs	r3, r3, #4
 80165ba:	b2db      	uxtb	r3, r3
 80165bc:	461a      	mov	r2, r3
 80165be:	4b47      	ldr	r3, [pc, #284]	; (80166dc <ReadTime_M41T94rtc+0x238>)
 80165c0:	601a      	str	r2, [r3, #0]

	release_RTC();
 80165c2:	f7ff ff15 	bl	80163f0 <release_RTC>
	for (k = 0; k < 5; k++)
 80165c6:	4b36      	ldr	r3, [pc, #216]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80165c8:	2200      	movs	r2, #0
 80165ca:	601a      	str	r2, [r3, #0]
 80165cc:	e004      	b.n	80165d8 <ReadTime_M41T94rtc+0x134>
 80165ce:	4b34      	ldr	r3, [pc, #208]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	3301      	adds	r3, #1
 80165d4:	4a32      	ldr	r2, [pc, #200]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80165d6:	6013      	str	r3, [r2, #0]
 80165d8:	4b31      	ldr	r3, [pc, #196]	; (80166a0 <ReadTime_M41T94rtc+0x1fc>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	2b04      	cmp	r3, #4
 80165de:	ddf6      	ble.n	80165ce <ReadTime_M41T94rtc+0x12a>
	{
		;
	}

	Time_Actual_Year = (time_10year << 4) | time_year;
 80165e0:	4b3e      	ldr	r3, [pc, #248]	; (80166dc <ReadTime_M41T94rtc+0x238>)
 80165e2:	681b      	ldr	r3, [r3, #0]
 80165e4:	b2db      	uxtb	r3, r3
 80165e6:	011b      	lsls	r3, r3, #4
 80165e8:	b2da      	uxtb	r2, r3
 80165ea:	4b3b      	ldr	r3, [pc, #236]	; (80166d8 <ReadTime_M41T94rtc+0x234>)
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	b2db      	uxtb	r3, r3
 80165f0:	4313      	orrs	r3, r2
 80165f2:	b2da      	uxtb	r2, r3
 80165f4:	4b3a      	ldr	r3, [pc, #232]	; (80166e0 <ReadTime_M41T94rtc+0x23c>)
 80165f6:	701a      	strb	r2, [r3, #0]
	Time_Actual_Month = (time_10month << 4) | time_month;
 80165f8:	4b36      	ldr	r3, [pc, #216]	; (80166d4 <ReadTime_M41T94rtc+0x230>)
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	b2db      	uxtb	r3, r3
 80165fe:	011b      	lsls	r3, r3, #4
 8016600:	b2da      	uxtb	r2, r3
 8016602:	4b33      	ldr	r3, [pc, #204]	; (80166d0 <ReadTime_M41T94rtc+0x22c>)
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	b2db      	uxtb	r3, r3
 8016608:	4313      	orrs	r3, r2
 801660a:	b2da      	uxtb	r2, r3
 801660c:	4b35      	ldr	r3, [pc, #212]	; (80166e4 <ReadTime_M41T94rtc+0x240>)
 801660e:	701a      	strb	r2, [r3, #0]
	Time_Actual_Date = (time_10date << 4) | time_date;
 8016610:	4b2e      	ldr	r3, [pc, #184]	; (80166cc <ReadTime_M41T94rtc+0x228>)
 8016612:	681b      	ldr	r3, [r3, #0]
 8016614:	b2db      	uxtb	r3, r3
 8016616:	011b      	lsls	r3, r3, #4
 8016618:	b2da      	uxtb	r2, r3
 801661a:	4b2b      	ldr	r3, [pc, #172]	; (80166c8 <ReadTime_M41T94rtc+0x224>)
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	b2db      	uxtb	r3, r3
 8016620:	4313      	orrs	r3, r2
 8016622:	b2da      	uxtb	r2, r3
 8016624:	4b30      	ldr	r3, [pc, #192]	; (80166e8 <ReadTime_M41T94rtc+0x244>)
 8016626:	701a      	strb	r2, [r3, #0]
	Time_Actual_WeekDay = time_day;
 8016628:	4b26      	ldr	r3, [pc, #152]	; (80166c4 <ReadTime_M41T94rtc+0x220>)
 801662a:	681b      	ldr	r3, [r3, #0]
 801662c:	b2da      	uxtb	r2, r3
 801662e:	4b2f      	ldr	r3, [pc, #188]	; (80166ec <ReadTime_M41T94rtc+0x248>)
 8016630:	701a      	strb	r2, [r3, #0]
	Time_Actual_Hour = (time_10hours << 4) | time_hours;
 8016632:	4b23      	ldr	r3, [pc, #140]	; (80166c0 <ReadTime_M41T94rtc+0x21c>)
 8016634:	681b      	ldr	r3, [r3, #0]
 8016636:	b2db      	uxtb	r3, r3
 8016638:	011b      	lsls	r3, r3, #4
 801663a:	b2da      	uxtb	r2, r3
 801663c:	4b1f      	ldr	r3, [pc, #124]	; (80166bc <ReadTime_M41T94rtc+0x218>)
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	b2db      	uxtb	r3, r3
 8016642:	4313      	orrs	r3, r2
 8016644:	b2da      	uxtb	r2, r3
 8016646:	4b2a      	ldr	r3, [pc, #168]	; (80166f0 <ReadTime_M41T94rtc+0x24c>)
 8016648:	701a      	strb	r2, [r3, #0]
	Time_Actual_Minute = (time_10minutes << 4) | time_minutes;
 801664a:	4b1b      	ldr	r3, [pc, #108]	; (80166b8 <ReadTime_M41T94rtc+0x214>)
 801664c:	681b      	ldr	r3, [r3, #0]
 801664e:	b2db      	uxtb	r3, r3
 8016650:	011b      	lsls	r3, r3, #4
 8016652:	b2da      	uxtb	r2, r3
 8016654:	4b17      	ldr	r3, [pc, #92]	; (80166b4 <ReadTime_M41T94rtc+0x210>)
 8016656:	681b      	ldr	r3, [r3, #0]
 8016658:	b2db      	uxtb	r3, r3
 801665a:	4313      	orrs	r3, r2
 801665c:	b2da      	uxtb	r2, r3
 801665e:	4b25      	ldr	r3, [pc, #148]	; (80166f4 <ReadTime_M41T94rtc+0x250>)
 8016660:	701a      	strb	r2, [r3, #0]
	Time_Actual_Second = (time_10seconds << 4) | time_seconds;
 8016662:	4b13      	ldr	r3, [pc, #76]	; (80166b0 <ReadTime_M41T94rtc+0x20c>)
 8016664:	681b      	ldr	r3, [r3, #0]
 8016666:	b2db      	uxtb	r3, r3
 8016668:	011b      	lsls	r3, r3, #4
 801666a:	b2da      	uxtb	r2, r3
 801666c:	4b0f      	ldr	r3, [pc, #60]	; (80166ac <ReadTime_M41T94rtc+0x208>)
 801666e:	681b      	ldr	r3, [r3, #0]
 8016670:	b2db      	uxtb	r3, r3
 8016672:	4313      	orrs	r3, r2
 8016674:	b2da      	uxtb	r2, r3
 8016676:	4b20      	ldr	r3, [pc, #128]	; (80166f8 <ReadTime_M41T94rtc+0x254>)
 8016678:	701a      	strb	r2, [r3, #0]

	if (!Time_Checker_M41T94rtc())	//true if time is correct
 801667a:	f000 f911 	bl	80168a0 <Time_Checker_M41T94rtc>
 801667e:	4603      	mov	r3, r0
 8016680:	f083 0301 	eor.w	r3, r3, #1
 8016684:	b2db      	uxtb	r3, r3
 8016686:	2b00      	cmp	r3, #0
 8016688:	d005      	beq.n	8016696 <ReadTime_M41T94rtc+0x1f2>
	{
		//todo		System_Settings.Error_Code = System_Fault;
		testcounter++;
 801668a:	4b1c      	ldr	r3, [pc, #112]	; (80166fc <ReadTime_M41T94rtc+0x258>)
 801668c:	881b      	ldrh	r3, [r3, #0]
 801668e:	3301      	adds	r3, #1
 8016690:	b29a      	uxth	r2, r3
 8016692:	4b1a      	ldr	r3, [pc, #104]	; (80166fc <ReadTime_M41T94rtc+0x258>)
 8016694:	801a      	strh	r2, [r3, #0]
	}
	else
	{
		//todo		System_Settings.Error_Code = None;
	}
}
 8016696:	bf00      	nop
 8016698:	3708      	adds	r7, #8
 801669a:	46bd      	mov	sp, r7
 801669c:	bd80      	pop	{r7, pc}
 801669e:	bf00      	nop
 80166a0:	20020a70 	.word	0x20020a70
 80166a4:	2002140c 	.word	0x2002140c
 80166a8:	20021588 	.word	0x20021588
 80166ac:	200215b4 	.word	0x200215b4
 80166b0:	200213d8 	.word	0x200213d8
 80166b4:	200215cc 	.word	0x200215cc
 80166b8:	2002131c 	.word	0x2002131c
 80166bc:	20021388 	.word	0x20021388
 80166c0:	2002143c 	.word	0x2002143c
 80166c4:	20021584 	.word	0x20021584
 80166c8:	2002147c 	.word	0x2002147c
 80166cc:	20020d10 	.word	0x20020d10
 80166d0:	200214fc 	.word	0x200214fc
 80166d4:	20021580 	.word	0x20021580
 80166d8:	20020d1c 	.word	0x20020d1c
 80166dc:	20021544 	.word	0x20021544
 80166e0:	20020a68 	.word	0x20020a68
 80166e4:	20020a69 	.word	0x20020a69
 80166e8:	20020a6a 	.word	0x20020a6a
 80166ec:	20020a6b 	.word	0x20020a6b
 80166f0:	20020a6c 	.word	0x20020a6c
 80166f4:	20020a6d 	.word	0x20020a6d
 80166f8:	20020a6e 	.word	0x20020a6e
 80166fc:	20020a74 	.word	0x20020a74

08016700 <Display_Time>:
/* Display time on 7" LCD
 *
 */
/****************************************************************/
void Display_Time(void)
{
 8016700:	b5b0      	push	{r4, r5, r7, lr}
 8016702:	b08a      	sub	sp, #40	; 0x28
 8016704:	af04      	add	r7, sp, #16
	char hours[2] = {0};
 8016706:	2300      	movs	r3, #0
 8016708:	82bb      	strh	r3, [r7, #20]
	char minutes[2] = {0};
 801670a:	2300      	movs	r3, #0
 801670c:	823b      	strh	r3, [r7, #16]
	char seconds[2] = {0};
 801670e:	2300      	movs	r3, #0
 8016710:	81bb      	strh	r3, [r7, #12]
	char date[2] = {0};
 8016712:	2300      	movs	r3, #0
 8016714:	813b      	strh	r3, [r7, #8]
	char month[2] = {0};
 8016716:	2300      	movs	r3, #0
 8016718:	80bb      	strh	r3, [r7, #4]
	char year[2] = {0};
 801671a:	2300      	movs	r3, #0
 801671c:	803b      	strh	r3, [r7, #0]

	if(RTC_Flags.RTC_TimeReady)
 801671e:	4b3f      	ldr	r3, [pc, #252]	; (801681c <Display_Time+0x11c>)
 8016720:	78db      	ldrb	r3, [r3, #3]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d075      	beq.n	8016812 <Display_Time+0x112>
	{

		RTC_Flags.RTC_TimeReady = false;
 8016726:	4b3d      	ldr	r3, [pc, #244]	; (801681c <Display_Time+0x11c>)
 8016728:	2200      	movs	r2, #0
 801672a:	70da      	strb	r2, [r3, #3]

		ReadTime_M41T94rtc();
 801672c:	f7ff feba 	bl	80164a4 <ReadTime_M41T94rtc>

		//display years
		year[0] = time_10year + 0x30;
 8016730:	4b3b      	ldr	r3, [pc, #236]	; (8016820 <Display_Time+0x120>)
 8016732:	681b      	ldr	r3, [r3, #0]
 8016734:	b2db      	uxtb	r3, r3
 8016736:	3330      	adds	r3, #48	; 0x30
 8016738:	b2db      	uxtb	r3, r3
 801673a:	703b      	strb	r3, [r7, #0]
		year[1] = time_year + 0x30;
 801673c:	4b39      	ldr	r3, [pc, #228]	; (8016824 <Display_Time+0x124>)
 801673e:	681b      	ldr	r3, [r3, #0]
 8016740:	b2db      	uxtb	r3, r3
 8016742:	3330      	adds	r3, #48	; 0x30
 8016744:	b2db      	uxtb	r3, r3
 8016746:	707b      	strb	r3, [r7, #1]

		//display months
		month[0] = time_10month + 0x30;
 8016748:	4b37      	ldr	r3, [pc, #220]	; (8016828 <Display_Time+0x128>)
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	b2db      	uxtb	r3, r3
 801674e:	3330      	adds	r3, #48	; 0x30
 8016750:	b2db      	uxtb	r3, r3
 8016752:	713b      	strb	r3, [r7, #4]
		month[1] = time_month + 0x30;
 8016754:	4b35      	ldr	r3, [pc, #212]	; (801682c <Display_Time+0x12c>)
 8016756:	681b      	ldr	r3, [r3, #0]
 8016758:	b2db      	uxtb	r3, r3
 801675a:	3330      	adds	r3, #48	; 0x30
 801675c:	b2db      	uxtb	r3, r3
 801675e:	717b      	strb	r3, [r7, #5]

		//display date
		date[0] = time_10date + 0x30;
 8016760:	4b33      	ldr	r3, [pc, #204]	; (8016830 <Display_Time+0x130>)
 8016762:	681b      	ldr	r3, [r3, #0]
 8016764:	b2db      	uxtb	r3, r3
 8016766:	3330      	adds	r3, #48	; 0x30
 8016768:	b2db      	uxtb	r3, r3
 801676a:	723b      	strb	r3, [r7, #8]
		date[1] = time_date + 0x30;
 801676c:	4b31      	ldr	r3, [pc, #196]	; (8016834 <Display_Time+0x134>)
 801676e:	681b      	ldr	r3, [r3, #0]
 8016770:	b2db      	uxtb	r3, r3
 8016772:	3330      	adds	r3, #48	; 0x30
 8016774:	b2db      	uxtb	r3, r3
 8016776:	727b      	strb	r3, [r7, #9]

		//display hours
		hours[0] = time_10hours + 0x30;
 8016778:	4b2f      	ldr	r3, [pc, #188]	; (8016838 <Display_Time+0x138>)
 801677a:	681b      	ldr	r3, [r3, #0]
 801677c:	b2db      	uxtb	r3, r3
 801677e:	3330      	adds	r3, #48	; 0x30
 8016780:	b2db      	uxtb	r3, r3
 8016782:	753b      	strb	r3, [r7, #20]
		hours[1] = time_hours + 0x30;
 8016784:	4b2d      	ldr	r3, [pc, #180]	; (801683c <Display_Time+0x13c>)
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	b2db      	uxtb	r3, r3
 801678a:	3330      	adds	r3, #48	; 0x30
 801678c:	b2db      	uxtb	r3, r3
 801678e:	757b      	strb	r3, [r7, #21]

		//display minutes
		minutes[0] = time_10minutes + 0x30;
 8016790:	4b2b      	ldr	r3, [pc, #172]	; (8016840 <Display_Time+0x140>)
 8016792:	681b      	ldr	r3, [r3, #0]
 8016794:	b2db      	uxtb	r3, r3
 8016796:	3330      	adds	r3, #48	; 0x30
 8016798:	b2db      	uxtb	r3, r3
 801679a:	743b      	strb	r3, [r7, #16]
		minutes[1] = time_minutes + 0x30;
 801679c:	4b29      	ldr	r3, [pc, #164]	; (8016844 <Display_Time+0x144>)
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	b2db      	uxtb	r3, r3
 80167a2:	3330      	adds	r3, #48	; 0x30
 80167a4:	b2db      	uxtb	r3, r3
 80167a6:	747b      	strb	r3, [r7, #17]

		//display seconds
		seconds[0] = time_10seconds + 0x30;
 80167a8:	4b27      	ldr	r3, [pc, #156]	; (8016848 <Display_Time+0x148>)
 80167aa:	681b      	ldr	r3, [r3, #0]
 80167ac:	b2db      	uxtb	r3, r3
 80167ae:	3330      	adds	r3, #48	; 0x30
 80167b0:	b2db      	uxtb	r3, r3
 80167b2:	733b      	strb	r3, [r7, #12]
		seconds[1] = time_seconds + 0x30;
 80167b4:	4b25      	ldr	r3, [pc, #148]	; (801684c <Display_Time+0x14c>)
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	b2db      	uxtb	r3, r3
 80167ba:	3330      	adds	r3, #48	; 0x30
 80167bc:	b2db      	uxtb	r3, r3
 80167be:	737b      	strb	r3, [r7, #13]

		if(Time_Checker_M41T94rtc())
 80167c0:	f000 f86e 	bl	80168a0 <Time_Checker_M41T94rtc>
 80167c4:	4603      	mov	r3, r0
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d023      	beq.n	8016812 <Display_Time+0x112>
		{
			sprintf(Text_Time,"%c%c:%c%c:%c%c", hours[0],hours[1], minutes[0], minutes[1], seconds[0], seconds[1]);
 80167ca:	7d3b      	ldrb	r3, [r7, #20]
 80167cc:	461c      	mov	r4, r3
 80167ce:	7d7b      	ldrb	r3, [r7, #21]
 80167d0:	461d      	mov	r5, r3
 80167d2:	7c3b      	ldrb	r3, [r7, #16]
 80167d4:	7c7a      	ldrb	r2, [r7, #17]
 80167d6:	7b39      	ldrb	r1, [r7, #12]
 80167d8:	7b78      	ldrb	r0, [r7, #13]
 80167da:	9003      	str	r0, [sp, #12]
 80167dc:	9102      	str	r1, [sp, #8]
 80167de:	9201      	str	r2, [sp, #4]
 80167e0:	9300      	str	r3, [sp, #0]
 80167e2:	462b      	mov	r3, r5
 80167e4:	4622      	mov	r2, r4
 80167e6:	491a      	ldr	r1, [pc, #104]	; (8016850 <Display_Time+0x150>)
 80167e8:	481a      	ldr	r0, [pc, #104]	; (8016854 <Display_Time+0x154>)
 80167ea:	f006 f9db 	bl	801cba4 <sprintf>
			sprintf(Text_Date,"20%c%c/%c%c/%c%c", year[0],year[1], month[0], month[1], date[0], date[1]);
 80167ee:	783b      	ldrb	r3, [r7, #0]
 80167f0:	461c      	mov	r4, r3
 80167f2:	787b      	ldrb	r3, [r7, #1]
 80167f4:	461d      	mov	r5, r3
 80167f6:	793b      	ldrb	r3, [r7, #4]
 80167f8:	797a      	ldrb	r2, [r7, #5]
 80167fa:	7a39      	ldrb	r1, [r7, #8]
 80167fc:	7a78      	ldrb	r0, [r7, #9]
 80167fe:	9003      	str	r0, [sp, #12]
 8016800:	9102      	str	r1, [sp, #8]
 8016802:	9201      	str	r2, [sp, #4]
 8016804:	9300      	str	r3, [sp, #0]
 8016806:	462b      	mov	r3, r5
 8016808:	4622      	mov	r2, r4
 801680a:	4913      	ldr	r1, [pc, #76]	; (8016858 <Display_Time+0x158>)
 801680c:	4813      	ldr	r0, [pc, #76]	; (801685c <Display_Time+0x15c>)
 801680e:	f006 f9c9 	bl	801cba4 <sprintf>
		}
	}

}
 8016812:	bf00      	nop
 8016814:	3718      	adds	r7, #24
 8016816:	46bd      	mov	sp, r7
 8016818:	bdb0      	pop	{r4, r5, r7, pc}
 801681a:	bf00      	nop
 801681c:	200212f8 	.word	0x200212f8
 8016820:	20021544 	.word	0x20021544
 8016824:	20020d1c 	.word	0x20020d1c
 8016828:	20021580 	.word	0x20021580
 801682c:	200214fc 	.word	0x200214fc
 8016830:	20020d10 	.word	0x20020d10
 8016834:	2002147c 	.word	0x2002147c
 8016838:	2002143c 	.word	0x2002143c
 801683c:	20021388 	.word	0x20021388
 8016840:	2002131c 	.word	0x2002131c
 8016844:	200215cc 	.word	0x200215cc
 8016848:	200213d8 	.word	0x200213d8
 801684c:	200215b4 	.word	0x200215b4
 8016850:	0801fa7c 	.word	0x0801fa7c
 8016854:	200214c8 	.word	0x200214c8
 8016858:	0801fa8c 	.word	0x0801fa8c
 801685c:	20020d40 	.word	0x20020d40

08016860 <ReadByte_M41T94rtc>:
 * @param  None
 * @retval Byte Read from the RTC.
 */
/****************************************************************/
uint8_t ReadByte_M41T94rtc(void)
{
 8016860:	b580      	push	{r7, lr}
 8016862:	af00      	add	r7, sp, #0
	return (WriteByte_M41T94rtc(0x55));
 8016864:	2055      	movs	r0, #85	; 0x55
 8016866:	f000 f803 	bl	8016870 <WriteByte_M41T94rtc>
 801686a:	4603      	mov	r3, r0
}
 801686c:	4618      	mov	r0, r3
 801686e:	bd80      	pop	{r7, pc}

08016870 <WriteByte_M41T94rtc>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t WriteByte_M41T94rtc(uint8_t Data)
{
 8016870:	b580      	push	{r7, lr}
 8016872:	b086      	sub	sp, #24
 8016874:	af02      	add	r7, sp, #8
 8016876:	4603      	mov	r3, r0
 8016878:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 801687a:	2300      	movs	r3, #0
 801687c:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &Data, &rx_data, 1, 100);
 801687e:	f107 020f 	add.w	r2, r7, #15
 8016882:	1df9      	adds	r1, r7, #7
 8016884:	2364      	movs	r3, #100	; 0x64
 8016886:	9300      	str	r3, [sp, #0]
 8016888:	2301      	movs	r3, #1
 801688a:	4804      	ldr	r0, [pc, #16]	; (801689c <WriteByte_M41T94rtc+0x2c>)
 801688c:	f7f1 fc3c 	bl	8008108 <HAL_SPI_TransmitReceive>

	return rx_data;
 8016890:	7bfb      	ldrb	r3, [r7, #15]

}
 8016892:	4618      	mov	r0, r3
 8016894:	3710      	adds	r7, #16
 8016896:	46bd      	mov	sp, r7
 8016898:	bd80      	pop	{r7, pc}
 801689a:	bf00      	nop
 801689c:	2003140c 	.word	0x2003140c

080168a0 <Time_Checker_M41T94rtc>:

bool Time_Checker_M41T94rtc(void)
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	af00      	add	r7, sp, #0
	//Check the time stamp
	if (Time_Checker_0_99(Time_Actual_Year))							//Check Year
 80168a4:	4b1a      	ldr	r3, [pc, #104]	; (8016910 <Time_Checker_M41T94rtc+0x70>)
 80168a6:	781b      	ldrb	r3, [r3, #0]
 80168a8:	4618      	mov	r0, r3
 80168aa:	f000 f83d 	bl	8016928 <Time_Checker_0_99>
 80168ae:	4603      	mov	r3, r0
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d029      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
		if (Time_Checker_1_12(Time_Actual_Month))						//Check Month
 80168b4:	4b17      	ldr	r3, [pc, #92]	; (8016914 <Time_Checker_M41T94rtc+0x74>)
 80168b6:	781b      	ldrb	r3, [r3, #0]
 80168b8:	4618      	mov	r0, r3
 80168ba:	f000 fb1f 	bl	8016efc <Time_Checker_1_12>
 80168be:	4603      	mov	r3, r0
 80168c0:	2b00      	cmp	r3, #0
 80168c2:	d021      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
			if (Time_Checker_1_31(Time_Actual_Date))					//Check Date
 80168c4:	4b14      	ldr	r3, [pc, #80]	; (8016918 <Time_Checker_M41T94rtc+0x78>)
 80168c6:	781b      	ldrb	r3, [r3, #0]
 80168c8:	4618      	mov	r0, r3
 80168ca:	f000 fa41 	bl	8016d50 <Time_Checker_1_31>
 80168ce:	4603      	mov	r3, r0
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d019      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
				if (Time_Checker_0_23(Time_Actual_Hour))				//Check Hour
 80168d4:	4b11      	ldr	r3, [pc, #68]	; (801691c <Time_Checker_M41T94rtc+0x7c>)
 80168d6:	781b      	ldrb	r3, [r3, #0]
 80168d8:	4618      	mov	r0, r3
 80168da:	f000 fab1 	bl	8016e40 <Time_Checker_0_23>
 80168de:	4603      	mov	r3, r0
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	d011      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
					if (Time_Checker_0_59(Time_Actual_Minute))			//Check Minute
 80168e4:	4b0e      	ldr	r3, [pc, #56]	; (8016920 <Time_Checker_M41T94rtc+0x80>)
 80168e6:	781b      	ldrb	r3, [r3, #0]
 80168e8:	4618      	mov	r0, r3
 80168ea:	f000 f967 	bl	8016bbc <Time_Checker_0_59>
 80168ee:	4603      	mov	r3, r0
 80168f0:	2b00      	cmp	r3, #0
 80168f2:	d009      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
						if (Time_Checker_0_59(Time_Actual_Second))		//Check Second
 80168f4:	4b0b      	ldr	r3, [pc, #44]	; (8016924 <Time_Checker_M41T94rtc+0x84>)
 80168f6:	781b      	ldrb	r3, [r3, #0]
 80168f8:	4618      	mov	r0, r3
 80168fa:	f000 f95f 	bl	8016bbc <Time_Checker_0_59>
 80168fe:	4603      	mov	r3, r0
 8016900:	2b00      	cmp	r3, #0
 8016902:	d001      	beq.n	8016908 <Time_Checker_M41T94rtc+0x68>
							return true;
 8016904:	2301      	movs	r3, #1
 8016906:	e000      	b.n	801690a <Time_Checker_M41T94rtc+0x6a>

	//If timestamp incorrect in any way
	return false;
 8016908:	2300      	movs	r3, #0
}
 801690a:	4618      	mov	r0, r3
 801690c:	bd80      	pop	{r7, pc}
 801690e:	bf00      	nop
 8016910:	20020a68 	.word	0x20020a68
 8016914:	20020a69 	.word	0x20020a69
 8016918:	20020a6a 	.word	0x20020a6a
 801691c:	20020a6c 	.word	0x20020a6c
 8016920:	20020a6d 	.word	0x20020a6d
 8016924:	20020a6e 	.word	0x20020a6e

08016928 <Time_Checker_0_99>:

bool Time_Checker_0_99(uint8_t value)
{
 8016928:	b480      	push	{r7}
 801692a:	b083      	sub	sp, #12
 801692c:	af00      	add	r7, sp, #0
 801692e:	4603      	mov	r3, r0
 8016930:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8016932:	79fb      	ldrb	r3, [r7, #7]
 8016934:	2b99      	cmp	r3, #153	; 0x99
 8016936:	f200 8139 	bhi.w	8016bac <Time_Checker_0_99+0x284>
 801693a:	a201      	add	r2, pc, #4	; (adr r2, 8016940 <Time_Checker_0_99+0x18>)
 801693c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016940:	08016ba9 	.word	0x08016ba9
 8016944:	08016ba9 	.word	0x08016ba9
 8016948:	08016ba9 	.word	0x08016ba9
 801694c:	08016ba9 	.word	0x08016ba9
 8016950:	08016ba9 	.word	0x08016ba9
 8016954:	08016ba9 	.word	0x08016ba9
 8016958:	08016ba9 	.word	0x08016ba9
 801695c:	08016ba9 	.word	0x08016ba9
 8016960:	08016ba9 	.word	0x08016ba9
 8016964:	08016ba9 	.word	0x08016ba9
 8016968:	08016bad 	.word	0x08016bad
 801696c:	08016bad 	.word	0x08016bad
 8016970:	08016bad 	.word	0x08016bad
 8016974:	08016bad 	.word	0x08016bad
 8016978:	08016bad 	.word	0x08016bad
 801697c:	08016bad 	.word	0x08016bad
 8016980:	08016ba9 	.word	0x08016ba9
 8016984:	08016ba9 	.word	0x08016ba9
 8016988:	08016ba9 	.word	0x08016ba9
 801698c:	08016ba9 	.word	0x08016ba9
 8016990:	08016ba9 	.word	0x08016ba9
 8016994:	08016ba9 	.word	0x08016ba9
 8016998:	08016ba9 	.word	0x08016ba9
 801699c:	08016ba9 	.word	0x08016ba9
 80169a0:	08016ba9 	.word	0x08016ba9
 80169a4:	08016ba9 	.word	0x08016ba9
 80169a8:	08016bad 	.word	0x08016bad
 80169ac:	08016bad 	.word	0x08016bad
 80169b0:	08016bad 	.word	0x08016bad
 80169b4:	08016bad 	.word	0x08016bad
 80169b8:	08016bad 	.word	0x08016bad
 80169bc:	08016bad 	.word	0x08016bad
 80169c0:	08016ba9 	.word	0x08016ba9
 80169c4:	08016ba9 	.word	0x08016ba9
 80169c8:	08016ba9 	.word	0x08016ba9
 80169cc:	08016ba9 	.word	0x08016ba9
 80169d0:	08016ba9 	.word	0x08016ba9
 80169d4:	08016ba9 	.word	0x08016ba9
 80169d8:	08016ba9 	.word	0x08016ba9
 80169dc:	08016ba9 	.word	0x08016ba9
 80169e0:	08016ba9 	.word	0x08016ba9
 80169e4:	08016ba9 	.word	0x08016ba9
 80169e8:	08016bad 	.word	0x08016bad
 80169ec:	08016bad 	.word	0x08016bad
 80169f0:	08016bad 	.word	0x08016bad
 80169f4:	08016bad 	.word	0x08016bad
 80169f8:	08016bad 	.word	0x08016bad
 80169fc:	08016bad 	.word	0x08016bad
 8016a00:	08016ba9 	.word	0x08016ba9
 8016a04:	08016ba9 	.word	0x08016ba9
 8016a08:	08016ba9 	.word	0x08016ba9
 8016a0c:	08016ba9 	.word	0x08016ba9
 8016a10:	08016ba9 	.word	0x08016ba9
 8016a14:	08016ba9 	.word	0x08016ba9
 8016a18:	08016ba9 	.word	0x08016ba9
 8016a1c:	08016ba9 	.word	0x08016ba9
 8016a20:	08016ba9 	.word	0x08016ba9
 8016a24:	08016ba9 	.word	0x08016ba9
 8016a28:	08016bad 	.word	0x08016bad
 8016a2c:	08016bad 	.word	0x08016bad
 8016a30:	08016bad 	.word	0x08016bad
 8016a34:	08016bad 	.word	0x08016bad
 8016a38:	08016bad 	.word	0x08016bad
 8016a3c:	08016bad 	.word	0x08016bad
 8016a40:	08016ba9 	.word	0x08016ba9
 8016a44:	08016ba9 	.word	0x08016ba9
 8016a48:	08016ba9 	.word	0x08016ba9
 8016a4c:	08016ba9 	.word	0x08016ba9
 8016a50:	08016ba9 	.word	0x08016ba9
 8016a54:	08016ba9 	.word	0x08016ba9
 8016a58:	08016ba9 	.word	0x08016ba9
 8016a5c:	08016ba9 	.word	0x08016ba9
 8016a60:	08016ba9 	.word	0x08016ba9
 8016a64:	08016ba9 	.word	0x08016ba9
 8016a68:	08016bad 	.word	0x08016bad
 8016a6c:	08016bad 	.word	0x08016bad
 8016a70:	08016bad 	.word	0x08016bad
 8016a74:	08016bad 	.word	0x08016bad
 8016a78:	08016bad 	.word	0x08016bad
 8016a7c:	08016bad 	.word	0x08016bad
 8016a80:	08016ba9 	.word	0x08016ba9
 8016a84:	08016ba9 	.word	0x08016ba9
 8016a88:	08016ba9 	.word	0x08016ba9
 8016a8c:	08016ba9 	.word	0x08016ba9
 8016a90:	08016ba9 	.word	0x08016ba9
 8016a94:	08016ba9 	.word	0x08016ba9
 8016a98:	08016ba9 	.word	0x08016ba9
 8016a9c:	08016ba9 	.word	0x08016ba9
 8016aa0:	08016ba9 	.word	0x08016ba9
 8016aa4:	08016ba9 	.word	0x08016ba9
 8016aa8:	08016bad 	.word	0x08016bad
 8016aac:	08016bad 	.word	0x08016bad
 8016ab0:	08016bad 	.word	0x08016bad
 8016ab4:	08016bad 	.word	0x08016bad
 8016ab8:	08016bad 	.word	0x08016bad
 8016abc:	08016bad 	.word	0x08016bad
 8016ac0:	08016ba9 	.word	0x08016ba9
 8016ac4:	08016ba9 	.word	0x08016ba9
 8016ac8:	08016ba9 	.word	0x08016ba9
 8016acc:	08016ba9 	.word	0x08016ba9
 8016ad0:	08016ba9 	.word	0x08016ba9
 8016ad4:	08016ba9 	.word	0x08016ba9
 8016ad8:	08016ba9 	.word	0x08016ba9
 8016adc:	08016ba9 	.word	0x08016ba9
 8016ae0:	08016ba9 	.word	0x08016ba9
 8016ae4:	08016ba9 	.word	0x08016ba9
 8016ae8:	08016bad 	.word	0x08016bad
 8016aec:	08016bad 	.word	0x08016bad
 8016af0:	08016bad 	.word	0x08016bad
 8016af4:	08016bad 	.word	0x08016bad
 8016af8:	08016bad 	.word	0x08016bad
 8016afc:	08016bad 	.word	0x08016bad
 8016b00:	08016ba9 	.word	0x08016ba9
 8016b04:	08016ba9 	.word	0x08016ba9
 8016b08:	08016ba9 	.word	0x08016ba9
 8016b0c:	08016ba9 	.word	0x08016ba9
 8016b10:	08016ba9 	.word	0x08016ba9
 8016b14:	08016ba9 	.word	0x08016ba9
 8016b18:	08016ba9 	.word	0x08016ba9
 8016b1c:	08016ba9 	.word	0x08016ba9
 8016b20:	08016ba9 	.word	0x08016ba9
 8016b24:	08016ba9 	.word	0x08016ba9
 8016b28:	08016bad 	.word	0x08016bad
 8016b2c:	08016bad 	.word	0x08016bad
 8016b30:	08016bad 	.word	0x08016bad
 8016b34:	08016bad 	.word	0x08016bad
 8016b38:	08016bad 	.word	0x08016bad
 8016b3c:	08016bad 	.word	0x08016bad
 8016b40:	08016ba9 	.word	0x08016ba9
 8016b44:	08016ba9 	.word	0x08016ba9
 8016b48:	08016ba9 	.word	0x08016ba9
 8016b4c:	08016ba9 	.word	0x08016ba9
 8016b50:	08016ba9 	.word	0x08016ba9
 8016b54:	08016ba9 	.word	0x08016ba9
 8016b58:	08016ba9 	.word	0x08016ba9
 8016b5c:	08016ba9 	.word	0x08016ba9
 8016b60:	08016ba9 	.word	0x08016ba9
 8016b64:	08016ba9 	.word	0x08016ba9
 8016b68:	08016bad 	.word	0x08016bad
 8016b6c:	08016bad 	.word	0x08016bad
 8016b70:	08016bad 	.word	0x08016bad
 8016b74:	08016bad 	.word	0x08016bad
 8016b78:	08016bad 	.word	0x08016bad
 8016b7c:	08016bad 	.word	0x08016bad
 8016b80:	08016ba9 	.word	0x08016ba9
 8016b84:	08016ba9 	.word	0x08016ba9
 8016b88:	08016ba9 	.word	0x08016ba9
 8016b8c:	08016ba9 	.word	0x08016ba9
 8016b90:	08016ba9 	.word	0x08016ba9
 8016b94:	08016ba9 	.word	0x08016ba9
 8016b98:	08016ba9 	.word	0x08016ba9
 8016b9c:	08016ba9 	.word	0x08016ba9
 8016ba0:	08016ba9 	.word	0x08016ba9
 8016ba4:	08016ba9 	.word	0x08016ba9
	case 0x60 ... 0x69:
	case 0x70 ... 0x79:
	case 0x80 ... 0x89:
	case 0x90 ... 0x99:

	return true;
 8016ba8:	2301      	movs	r3, #1
 8016baa:	e000      	b.n	8016bae <Time_Checker_0_99+0x286>
	break;

	default:
		return false;
 8016bac:	2300      	movs	r3, #0
		break;
	}
}
 8016bae:	4618      	mov	r0, r3
 8016bb0:	370c      	adds	r7, #12
 8016bb2:	46bd      	mov	sp, r7
 8016bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bb8:	4770      	bx	lr
 8016bba:	bf00      	nop

08016bbc <Time_Checker_0_59>:
bool Time_Checker_0_59(uint8_t value)
{
 8016bbc:	b480      	push	{r7}
 8016bbe:	b083      	sub	sp, #12
 8016bc0:	af00      	add	r7, sp, #0
 8016bc2:	4603      	mov	r3, r0
 8016bc4:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8016bc6:	79fb      	ldrb	r3, [r7, #7]
 8016bc8:	2b59      	cmp	r3, #89	; 0x59
 8016bca:	f200 80b9 	bhi.w	8016d40 <Time_Checker_0_59+0x184>
 8016bce:	a201      	add	r2, pc, #4	; (adr r2, 8016bd4 <Time_Checker_0_59+0x18>)
 8016bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bd4:	08016d3d 	.word	0x08016d3d
 8016bd8:	08016d3d 	.word	0x08016d3d
 8016bdc:	08016d3d 	.word	0x08016d3d
 8016be0:	08016d3d 	.word	0x08016d3d
 8016be4:	08016d3d 	.word	0x08016d3d
 8016be8:	08016d3d 	.word	0x08016d3d
 8016bec:	08016d3d 	.word	0x08016d3d
 8016bf0:	08016d3d 	.word	0x08016d3d
 8016bf4:	08016d3d 	.word	0x08016d3d
 8016bf8:	08016d3d 	.word	0x08016d3d
 8016bfc:	08016d41 	.word	0x08016d41
 8016c00:	08016d41 	.word	0x08016d41
 8016c04:	08016d41 	.word	0x08016d41
 8016c08:	08016d41 	.word	0x08016d41
 8016c0c:	08016d41 	.word	0x08016d41
 8016c10:	08016d41 	.word	0x08016d41
 8016c14:	08016d3d 	.word	0x08016d3d
 8016c18:	08016d3d 	.word	0x08016d3d
 8016c1c:	08016d3d 	.word	0x08016d3d
 8016c20:	08016d3d 	.word	0x08016d3d
 8016c24:	08016d3d 	.word	0x08016d3d
 8016c28:	08016d3d 	.word	0x08016d3d
 8016c2c:	08016d3d 	.word	0x08016d3d
 8016c30:	08016d3d 	.word	0x08016d3d
 8016c34:	08016d3d 	.word	0x08016d3d
 8016c38:	08016d3d 	.word	0x08016d3d
 8016c3c:	08016d41 	.word	0x08016d41
 8016c40:	08016d41 	.word	0x08016d41
 8016c44:	08016d41 	.word	0x08016d41
 8016c48:	08016d41 	.word	0x08016d41
 8016c4c:	08016d41 	.word	0x08016d41
 8016c50:	08016d41 	.word	0x08016d41
 8016c54:	08016d3d 	.word	0x08016d3d
 8016c58:	08016d3d 	.word	0x08016d3d
 8016c5c:	08016d3d 	.word	0x08016d3d
 8016c60:	08016d3d 	.word	0x08016d3d
 8016c64:	08016d3d 	.word	0x08016d3d
 8016c68:	08016d3d 	.word	0x08016d3d
 8016c6c:	08016d3d 	.word	0x08016d3d
 8016c70:	08016d3d 	.word	0x08016d3d
 8016c74:	08016d3d 	.word	0x08016d3d
 8016c78:	08016d3d 	.word	0x08016d3d
 8016c7c:	08016d41 	.word	0x08016d41
 8016c80:	08016d41 	.word	0x08016d41
 8016c84:	08016d41 	.word	0x08016d41
 8016c88:	08016d41 	.word	0x08016d41
 8016c8c:	08016d41 	.word	0x08016d41
 8016c90:	08016d41 	.word	0x08016d41
 8016c94:	08016d3d 	.word	0x08016d3d
 8016c98:	08016d3d 	.word	0x08016d3d
 8016c9c:	08016d3d 	.word	0x08016d3d
 8016ca0:	08016d3d 	.word	0x08016d3d
 8016ca4:	08016d3d 	.word	0x08016d3d
 8016ca8:	08016d3d 	.word	0x08016d3d
 8016cac:	08016d3d 	.word	0x08016d3d
 8016cb0:	08016d3d 	.word	0x08016d3d
 8016cb4:	08016d3d 	.word	0x08016d3d
 8016cb8:	08016d3d 	.word	0x08016d3d
 8016cbc:	08016d41 	.word	0x08016d41
 8016cc0:	08016d41 	.word	0x08016d41
 8016cc4:	08016d41 	.word	0x08016d41
 8016cc8:	08016d41 	.word	0x08016d41
 8016ccc:	08016d41 	.word	0x08016d41
 8016cd0:	08016d41 	.word	0x08016d41
 8016cd4:	08016d3d 	.word	0x08016d3d
 8016cd8:	08016d3d 	.word	0x08016d3d
 8016cdc:	08016d3d 	.word	0x08016d3d
 8016ce0:	08016d3d 	.word	0x08016d3d
 8016ce4:	08016d3d 	.word	0x08016d3d
 8016ce8:	08016d3d 	.word	0x08016d3d
 8016cec:	08016d3d 	.word	0x08016d3d
 8016cf0:	08016d3d 	.word	0x08016d3d
 8016cf4:	08016d3d 	.word	0x08016d3d
 8016cf8:	08016d3d 	.word	0x08016d3d
 8016cfc:	08016d41 	.word	0x08016d41
 8016d00:	08016d41 	.word	0x08016d41
 8016d04:	08016d41 	.word	0x08016d41
 8016d08:	08016d41 	.word	0x08016d41
 8016d0c:	08016d41 	.word	0x08016d41
 8016d10:	08016d41 	.word	0x08016d41
 8016d14:	08016d3d 	.word	0x08016d3d
 8016d18:	08016d3d 	.word	0x08016d3d
 8016d1c:	08016d3d 	.word	0x08016d3d
 8016d20:	08016d3d 	.word	0x08016d3d
 8016d24:	08016d3d 	.word	0x08016d3d
 8016d28:	08016d3d 	.word	0x08016d3d
 8016d2c:	08016d3d 	.word	0x08016d3d
 8016d30:	08016d3d 	.word	0x08016d3d
 8016d34:	08016d3d 	.word	0x08016d3d
 8016d38:	08016d3d 	.word	0x08016d3d
	case 0x10 ... 0x19:
	case 0x20 ... 0x29:
	case 0x30 ... 0x39:
	case 0x40 ... 0x49:
	case 0x50 ... 0x59:
	return true;
 8016d3c:	2301      	movs	r3, #1
 8016d3e:	e000      	b.n	8016d42 <Time_Checker_0_59+0x186>
	break;

	default:
		return false;
 8016d40:	2300      	movs	r3, #0
		break;
	}
}
 8016d42:	4618      	mov	r0, r3
 8016d44:	370c      	adds	r7, #12
 8016d46:	46bd      	mov	sp, r7
 8016d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d4c:	4770      	bx	lr
 8016d4e:	bf00      	nop

08016d50 <Time_Checker_1_31>:
bool Time_Checker_1_31(uint8_t value)
{
 8016d50:	b480      	push	{r7}
 8016d52:	b083      	sub	sp, #12
 8016d54:	af00      	add	r7, sp, #0
 8016d56:	4603      	mov	r3, r0
 8016d58:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8016d5a:	79fb      	ldrb	r3, [r7, #7]
 8016d5c:	3b01      	subs	r3, #1
 8016d5e:	2b30      	cmp	r3, #48	; 0x30
 8016d60:	d866      	bhi.n	8016e30 <Time_Checker_1_31+0xe0>
 8016d62:	a201      	add	r2, pc, #4	; (adr r2, 8016d68 <Time_Checker_1_31+0x18>)
 8016d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d68:	08016e2d 	.word	0x08016e2d
 8016d6c:	08016e2d 	.word	0x08016e2d
 8016d70:	08016e2d 	.word	0x08016e2d
 8016d74:	08016e2d 	.word	0x08016e2d
 8016d78:	08016e2d 	.word	0x08016e2d
 8016d7c:	08016e2d 	.word	0x08016e2d
 8016d80:	08016e2d 	.word	0x08016e2d
 8016d84:	08016e2d 	.word	0x08016e2d
 8016d88:	08016e2d 	.word	0x08016e2d
 8016d8c:	08016e31 	.word	0x08016e31
 8016d90:	08016e31 	.word	0x08016e31
 8016d94:	08016e31 	.word	0x08016e31
 8016d98:	08016e31 	.word	0x08016e31
 8016d9c:	08016e31 	.word	0x08016e31
 8016da0:	08016e31 	.word	0x08016e31
 8016da4:	08016e2d 	.word	0x08016e2d
 8016da8:	08016e2d 	.word	0x08016e2d
 8016dac:	08016e2d 	.word	0x08016e2d
 8016db0:	08016e2d 	.word	0x08016e2d
 8016db4:	08016e2d 	.word	0x08016e2d
 8016db8:	08016e2d 	.word	0x08016e2d
 8016dbc:	08016e2d 	.word	0x08016e2d
 8016dc0:	08016e2d 	.word	0x08016e2d
 8016dc4:	08016e2d 	.word	0x08016e2d
 8016dc8:	08016e2d 	.word	0x08016e2d
 8016dcc:	08016e31 	.word	0x08016e31
 8016dd0:	08016e31 	.word	0x08016e31
 8016dd4:	08016e31 	.word	0x08016e31
 8016dd8:	08016e31 	.word	0x08016e31
 8016ddc:	08016e31 	.word	0x08016e31
 8016de0:	08016e31 	.word	0x08016e31
 8016de4:	08016e2d 	.word	0x08016e2d
 8016de8:	08016e2d 	.word	0x08016e2d
 8016dec:	08016e2d 	.word	0x08016e2d
 8016df0:	08016e2d 	.word	0x08016e2d
 8016df4:	08016e2d 	.word	0x08016e2d
 8016df8:	08016e2d 	.word	0x08016e2d
 8016dfc:	08016e2d 	.word	0x08016e2d
 8016e00:	08016e2d 	.word	0x08016e2d
 8016e04:	08016e2d 	.word	0x08016e2d
 8016e08:	08016e2d 	.word	0x08016e2d
 8016e0c:	08016e31 	.word	0x08016e31
 8016e10:	08016e31 	.word	0x08016e31
 8016e14:	08016e31 	.word	0x08016e31
 8016e18:	08016e31 	.word	0x08016e31
 8016e1c:	08016e31 	.word	0x08016e31
 8016e20:	08016e31 	.word	0x08016e31
 8016e24:	08016e2d 	.word	0x08016e2d
 8016e28:	08016e2d 	.word	0x08016e2d
	{
	case 0x01 ... 0x09:
	case 0x10 ... 0x19:
	case 0x20 ... 0x29:
	case 0x30 ... 0x31:
	return true;
 8016e2c:	2301      	movs	r3, #1
 8016e2e:	e000      	b.n	8016e32 <Time_Checker_1_31+0xe2>
	break;

	default:
		return false;
 8016e30:	2300      	movs	r3, #0
		break;
	}
}
 8016e32:	4618      	mov	r0, r3
 8016e34:	370c      	adds	r7, #12
 8016e36:	46bd      	mov	sp, r7
 8016e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e3c:	4770      	bx	lr
 8016e3e:	bf00      	nop

08016e40 <Time_Checker_0_23>:
bool Time_Checker_0_23(uint8_t value)
{
 8016e40:	b480      	push	{r7}
 8016e42:	b083      	sub	sp, #12
 8016e44:	af00      	add	r7, sp, #0
 8016e46:	4603      	mov	r3, r0
 8016e48:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8016e4a:	79fb      	ldrb	r3, [r7, #7]
 8016e4c:	2b23      	cmp	r3, #35	; 0x23
 8016e4e:	d84d      	bhi.n	8016eec <Time_Checker_0_23+0xac>
 8016e50:	a201      	add	r2, pc, #4	; (adr r2, 8016e58 <Time_Checker_0_23+0x18>)
 8016e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e56:	bf00      	nop
 8016e58:	08016ee9 	.word	0x08016ee9
 8016e5c:	08016ee9 	.word	0x08016ee9
 8016e60:	08016ee9 	.word	0x08016ee9
 8016e64:	08016ee9 	.word	0x08016ee9
 8016e68:	08016ee9 	.word	0x08016ee9
 8016e6c:	08016ee9 	.word	0x08016ee9
 8016e70:	08016ee9 	.word	0x08016ee9
 8016e74:	08016ee9 	.word	0x08016ee9
 8016e78:	08016ee9 	.word	0x08016ee9
 8016e7c:	08016ee9 	.word	0x08016ee9
 8016e80:	08016eed 	.word	0x08016eed
 8016e84:	08016eed 	.word	0x08016eed
 8016e88:	08016eed 	.word	0x08016eed
 8016e8c:	08016eed 	.word	0x08016eed
 8016e90:	08016eed 	.word	0x08016eed
 8016e94:	08016eed 	.word	0x08016eed
 8016e98:	08016ee9 	.word	0x08016ee9
 8016e9c:	08016ee9 	.word	0x08016ee9
 8016ea0:	08016ee9 	.word	0x08016ee9
 8016ea4:	08016ee9 	.word	0x08016ee9
 8016ea8:	08016ee9 	.word	0x08016ee9
 8016eac:	08016ee9 	.word	0x08016ee9
 8016eb0:	08016ee9 	.word	0x08016ee9
 8016eb4:	08016ee9 	.word	0x08016ee9
 8016eb8:	08016ee9 	.word	0x08016ee9
 8016ebc:	08016ee9 	.word	0x08016ee9
 8016ec0:	08016eed 	.word	0x08016eed
 8016ec4:	08016eed 	.word	0x08016eed
 8016ec8:	08016eed 	.word	0x08016eed
 8016ecc:	08016eed 	.word	0x08016eed
 8016ed0:	08016eed 	.word	0x08016eed
 8016ed4:	08016eed 	.word	0x08016eed
 8016ed8:	08016ee9 	.word	0x08016ee9
 8016edc:	08016ee9 	.word	0x08016ee9
 8016ee0:	08016ee9 	.word	0x08016ee9
 8016ee4:	08016ee9 	.word	0x08016ee9
	{
	case 0x00 ... 0x09:
	case 0x10 ... 0x19:
	case 0x20 ... 0x23:
	return true;
 8016ee8:	2301      	movs	r3, #1
 8016eea:	e000      	b.n	8016eee <Time_Checker_0_23+0xae>
	break;

	default:
		return false;
 8016eec:	2300      	movs	r3, #0
		break;
	}
}
 8016eee:	4618      	mov	r0, r3
 8016ef0:	370c      	adds	r7, #12
 8016ef2:	46bd      	mov	sp, r7
 8016ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ef8:	4770      	bx	lr
 8016efa:	bf00      	nop

08016efc <Time_Checker_1_12>:
bool Time_Checker_1_12(uint8_t value)
{
 8016efc:	b480      	push	{r7}
 8016efe:	b083      	sub	sp, #12
 8016f00:	af00      	add	r7, sp, #0
 8016f02:	4603      	mov	r3, r0
 8016f04:	71fb      	strb	r3, [r7, #7]
	switch (value)
 8016f06:	79fb      	ldrb	r3, [r7, #7]
 8016f08:	3b01      	subs	r3, #1
 8016f0a:	2b11      	cmp	r3, #17
 8016f0c:	d828      	bhi.n	8016f60 <Time_Checker_1_12+0x64>
 8016f0e:	a201      	add	r2, pc, #4	; (adr r2, 8016f14 <Time_Checker_1_12+0x18>)
 8016f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f14:	08016f5d 	.word	0x08016f5d
 8016f18:	08016f5d 	.word	0x08016f5d
 8016f1c:	08016f5d 	.word	0x08016f5d
 8016f20:	08016f5d 	.word	0x08016f5d
 8016f24:	08016f5d 	.word	0x08016f5d
 8016f28:	08016f5d 	.word	0x08016f5d
 8016f2c:	08016f5d 	.word	0x08016f5d
 8016f30:	08016f5d 	.word	0x08016f5d
 8016f34:	08016f5d 	.word	0x08016f5d
 8016f38:	08016f61 	.word	0x08016f61
 8016f3c:	08016f61 	.word	0x08016f61
 8016f40:	08016f61 	.word	0x08016f61
 8016f44:	08016f61 	.word	0x08016f61
 8016f48:	08016f61 	.word	0x08016f61
 8016f4c:	08016f61 	.word	0x08016f61
 8016f50:	08016f5d 	.word	0x08016f5d
 8016f54:	08016f5d 	.word	0x08016f5d
 8016f58:	08016f5d 	.word	0x08016f5d
	{
	case 0x01 ... 0x09:
	case 0x10 ... 0x12:
	return true;
 8016f5c:	2301      	movs	r3, #1
 8016f5e:	e000      	b.n	8016f62 <Time_Checker_1_12+0x66>
	break;

	default:
		return false;
 8016f60:	2300      	movs	r3, #0
		break;
	}
}
 8016f62:	4618      	mov	r0, r3
 8016f64:	370c      	adds	r7, #12
 8016f66:	46bd      	mov	sp, r7
 8016f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f6c:	4770      	bx	lr
 8016f6e:	bf00      	nop

08016f70 <MCP23S17_CS_LOW>:
//{
//	MR25H256_LowLevel_DeInit();
//}

void MCP23S17_CS_LOW(uint8_t IC_Number)
{
 8016f70:	b580      	push	{r7, lr}
 8016f72:	b082      	sub	sp, #8
 8016f74:	af00      	add	r7, sp, #0
 8016f76:	4603      	mov	r3, r0
 8016f78:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 8016f7a:	79fb      	ldrb	r3, [r7, #7]
 8016f7c:	2b02      	cmp	r3, #2
 8016f7e:	d00a      	beq.n	8016f96 <MCP23S17_CS_LOW+0x26>
 8016f80:	2b03      	cmp	r3, #3
 8016f82:	d00e      	beq.n	8016fa2 <MCP23S17_CS_LOW+0x32>
 8016f84:	2b01      	cmp	r3, #1
 8016f86:	d000      	beq.n	8016f8a <MCP23S17_CS_LOW+0x1a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}


}
 8016f88:	e012      	b.n	8016fb0 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	2104      	movs	r1, #4
 8016f8e:	480a      	ldr	r0, [pc, #40]	; (8016fb8 <MCP23S17_CS_LOW+0x48>)
 8016f90:	f7ec fc60 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016f94:	e00c      	b.n	8016fb0 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8016f96:	2200      	movs	r2, #0
 8016f98:	2180      	movs	r1, #128	; 0x80
 8016f9a:	4807      	ldr	r0, [pc, #28]	; (8016fb8 <MCP23S17_CS_LOW+0x48>)
 8016f9c:	f7ec fc5a 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016fa0:	e006      	b.n	8016fb0 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8016fa2:	2200      	movs	r2, #0
 8016fa4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016fa8:	4804      	ldr	r0, [pc, #16]	; (8016fbc <MCP23S17_CS_LOW+0x4c>)
 8016faa:	f7ec fc53 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016fae:	bf00      	nop
}
 8016fb0:	bf00      	nop
 8016fb2:	3708      	adds	r7, #8
 8016fb4:	46bd      	mov	sp, r7
 8016fb6:	bd80      	pop	{r7, pc}
 8016fb8:	40020400 	.word	0x40020400
 8016fbc:	40020800 	.word	0x40020800

08016fc0 <MCP23S17_CS_HIGH>:

void MCP23S17_CS_HIGH(uint8_t IC_Number)
{
 8016fc0:	b580      	push	{r7, lr}
 8016fc2:	b082      	sub	sp, #8
 8016fc4:	af00      	add	r7, sp, #0
 8016fc6:	4603      	mov	r3, r0
 8016fc8:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 8016fca:	79fb      	ldrb	r3, [r7, #7]
 8016fcc:	2b02      	cmp	r3, #2
 8016fce:	d00a      	beq.n	8016fe6 <MCP23S17_CS_HIGH+0x26>
 8016fd0:	2b03      	cmp	r3, #3
 8016fd2:	d00e      	beq.n	8016ff2 <MCP23S17_CS_HIGH+0x32>
 8016fd4:	2b01      	cmp	r3, #1
 8016fd6:	d000      	beq.n	8016fda <MCP23S17_CS_HIGH+0x1a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
		break;
	}

}
 8016fd8:	e012      	b.n	8017000 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8016fda:	2201      	movs	r2, #1
 8016fdc:	2104      	movs	r1, #4
 8016fde:	480a      	ldr	r0, [pc, #40]	; (8017008 <MCP23S17_CS_HIGH+0x48>)
 8016fe0:	f7ec fc38 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016fe4:	e00c      	b.n	8017000 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8016fe6:	2201      	movs	r2, #1
 8016fe8:	2180      	movs	r1, #128	; 0x80
 8016fea:	4807      	ldr	r0, [pc, #28]	; (8017008 <MCP23S17_CS_HIGH+0x48>)
 8016fec:	f7ec fc32 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016ff0:	e006      	b.n	8017000 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8016ff2:	2201      	movs	r2, #1
 8016ff4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8016ff8:	4804      	ldr	r0, [pc, #16]	; (801700c <MCP23S17_CS_HIGH+0x4c>)
 8016ffa:	f7ec fc2b 	bl	8003854 <HAL_GPIO_WritePin>
		break;
 8016ffe:	bf00      	nop
}
 8017000:	bf00      	nop
 8017002:	3708      	adds	r7, #8
 8017004:	46bd      	mov	sp, r7
 8017006:	bd80      	pop	{r7, pc}
 8017008:	40020400 	.word	0x40020400
 801700c:	40020800 	.word	0x40020800

08017010 <MCP23S17_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MCP23S17_SendByte(uint8_t byte)
{
 8017010:	b580      	push	{r7, lr}
 8017012:	b084      	sub	sp, #16
 8017014:	af00      	add	r7, sp, #0
 8017016:	4603      	mov	r3, r0
 8017018:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 801701a:	2300      	movs	r3, #0
 801701c:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	//HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
	HAL_SPI_Transmit(&hspi5, &byte, 1, 50);
 801701e:	1df9      	adds	r1, r7, #7
 8017020:	2332      	movs	r3, #50	; 0x32
 8017022:	2201      	movs	r2, #1
 8017024:	4803      	ldr	r0, [pc, #12]	; (8017034 <MCP23S17_SendByte+0x24>)
 8017026:	f7f0 fe3f 	bl	8007ca8 <HAL_SPI_Transmit>
	return rx_byte;
 801702a:	7bfb      	ldrb	r3, [r7, #15]
}
 801702c:	4618      	mov	r0, r3
 801702e:	3710      	adds	r7, #16
 8017030:	46bd      	mov	sp, r7
 8017032:	bd80      	pop	{r7, pc}
 8017034:	20031470 	.word	0x20031470

08017038 <MCP23S17_CS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MCP23S17_CS_Init(void)
{
 8017038:	b580      	push	{r7, lr}
 801703a:	b086      	sub	sp, #24
 801703c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	/*!< Enable GPIO clocks */
//	RCC_AHB1PeriphClockCmd(MR25H40_CS_GPIO_CLK, ENABLE);//MR25H40_CS_GPIO_CLK

	/*!< Configure MR25H40 Card CS pin in output pushpull mode ********************/
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_7 ;
 801703e:	2384      	movs	r3, #132	; 0x84
 8017040:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8017042:	2301      	movs	r3, #1
 8017044:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8017046:	2300      	movs	r3, #0
 8017048:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801704a:	2301      	movs	r3, #1
 801704c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801704e:	1d3b      	adds	r3, r7, #4
 8017050:	4619      	mov	r1, r3
 8017052:	484b      	ldr	r0, [pc, #300]	; (8017180 <MCP23S17_CS_Init+0x148>)
 8017054:	f7ec f930 	bl	80032b8 <HAL_GPIO_Init>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8017058:	4a4a      	ldr	r2, [pc, #296]	; (8017184 <MCP23S17_CS_Init+0x14c>)
 801705a:	4b4a      	ldr	r3, [pc, #296]	; (8017184 <MCP23S17_CS_Init+0x14c>)
 801705c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801705e:	f043 0304 	orr.w	r3, r3, #4
 8017062:	6313      	str	r3, [r2, #48]	; 0x30
 8017064:	4b47      	ldr	r3, [pc, #284]	; (8017184 <MCP23S17_CS_Init+0x14c>)
 8017066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017068:	f003 0304 	and.w	r3, r3, #4
 801706c:	603b      	str	r3, [r7, #0]
 801706e:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8017070:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8017074:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8017076:	2301      	movs	r3, #1
 8017078:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 801707a:	2300      	movs	r3, #0
 801707c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 801707e:	2301      	movs	r3, #1
 8017080:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8017082:	1d3b      	adds	r3, r7, #4
 8017084:	4619      	mov	r1, r3
 8017086:	4840      	ldr	r0, [pc, #256]	; (8017188 <MCP23S17_CS_Init+0x150>)
 8017088:	f7ec f916 	bl	80032b8 <HAL_GPIO_Init>

	MCP23S17_CS_HIGH(IO_EXPANDER1);
 801708c:	2001      	movs	r0, #1
 801708e:	f7ff ff97 	bl	8016fc0 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017092:	2002      	movs	r0, #2
 8017094:	f7ff ff94 	bl	8016fc0 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017098:	2003      	movs	r0, #3
 801709a:	f7ff ff91 	bl	8016fc0 <MCP23S17_CS_HIGH>

	//IO Expander 1 Init
	HAL_Delay(10);
 801709e:	200a      	movs	r0, #10
 80170a0:	f7e9 ff9c 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 80170a4:	2001      	movs	r0, #1
 80170a6:	f7ff ff63 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 80170aa:	204e      	movs	r0, #78	; 0x4e
 80170ac:	f7ff ffb0 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 80170b0:	2001      	movs	r0, #1
 80170b2:	f7ff ffad 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_B);
 80170b6:	2000      	movs	r0, #0
 80170b8:	f7ff ffaa 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80170bc:	2001      	movs	r0, #1
 80170be:	f7ff ff7f 	bl	8016fc0 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 80170c2:	200a      	movs	r0, #10
 80170c4:	f7e9 ff8a 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 80170c8:	2001      	movs	r0, #1
 80170ca:	f7ff ff51 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 80170ce:	204e      	movs	r0, #78	; 0x4e
 80170d0:	f7ff ff9e 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 80170d4:	2000      	movs	r0, #0
 80170d6:	f7ff ff9b 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_A);
 80170da:	20fc      	movs	r0, #252	; 0xfc
 80170dc:	f7ff ff98 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80170e0:	2001      	movs	r0, #1
 80170e2:	f7ff ff6d 	bl	8016fc0 <MCP23S17_CS_HIGH>

	//IO Expander 2 Init
	HAL_Delay(10);
 80170e6:	200a      	movs	r0, #10
 80170e8:	f7e9 ff78 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 80170ec:	2002      	movs	r0, #2
 80170ee:	f7ff ff3f 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80170f2:	204c      	movs	r0, #76	; 0x4c
 80170f4:	f7ff ff8c 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 80170f8:	2001      	movs	r0, #1
 80170fa:	f7ff ff89 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_B);
 80170fe:	20ff      	movs	r0, #255	; 0xff
 8017100:	f7ff ff86 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017104:	2002      	movs	r0, #2
 8017106:	f7ff ff5b 	bl	8016fc0 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 801710a:	200a      	movs	r0, #10
 801710c:	f7e9 ff66 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 8017110:	2002      	movs	r0, #2
 8017112:	f7ff ff2d 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 8017116:	204c      	movs	r0, #76	; 0x4c
 8017118:	f7ff ff7a 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 801711c:	2000      	movs	r0, #0
 801711e:	f7ff ff77 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_A);
 8017122:	20ff      	movs	r0, #255	; 0xff
 8017124:	f7ff ff74 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017128:	2002      	movs	r0, #2
 801712a:	f7ff ff49 	bl	8016fc0 <MCP23S17_CS_HIGH>

	//IO Expander 3 Init
	HAL_Delay(10);
 801712e:	200a      	movs	r0, #10
 8017130:	f7e9 ff54 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017134:	2003      	movs	r0, #3
 8017136:	f7ff ff1b 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 801713a:	2048      	movs	r0, #72	; 0x48
 801713c:	f7ff ff68 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 8017140:	2001      	movs	r0, #1
 8017142:	f7ff ff65 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_B);
 8017146:	203f      	movs	r0, #63	; 0x3f
 8017148:	f7ff ff62 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 801714c:	2003      	movs	r0, #3
 801714e:	f7ff ff37 	bl	8016fc0 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 8017152:	200a      	movs	r0, #10
 8017154:	f7e9 ff42 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017158:	2003      	movs	r0, #3
 801715a:	f7ff ff09 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 801715e:	2048      	movs	r0, #72	; 0x48
 8017160:	f7ff ff56 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 8017164:	2000      	movs	r0, #0
 8017166:	f7ff ff53 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_A);
 801716a:	2000      	movs	r0, #0
 801716c:	f7ff ff50 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017170:	2003      	movs	r0, #3
 8017172:	f7ff ff25 	bl	8016fc0 <MCP23S17_CS_HIGH>

}
 8017176:	bf00      	nop
 8017178:	3718      	adds	r7, #24
 801717a:	46bd      	mov	sp, r7
 801717c:	bd80      	pop	{r7, pc}
 801717e:	bf00      	nop
 8017180:	40020400 	.word	0x40020400
 8017184:	40023800 	.word	0x40023800
 8017188:	40020800 	.word	0x40020800

0801718c <MCP23S17_ReadByte>:

	return Temp0;
}

uint8_t MCP23S17_ReadByte(uint8_t byte)
{
 801718c:	b580      	push	{r7, lr}
 801718e:	b086      	sub	sp, #24
 8017190:	af02      	add	r7, sp, #8
 8017192:	4603      	mov	r3, r0
 8017194:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 8017196:	2300      	movs	r3, #0
 8017198:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
 801719a:	f107 020f 	add.w	r2, r7, #15
 801719e:	1df9      	adds	r1, r7, #7
 80171a0:	2332      	movs	r3, #50	; 0x32
 80171a2:	9300      	str	r3, [sp, #0]
 80171a4:	2301      	movs	r3, #1
 80171a6:	4804      	ldr	r0, [pc, #16]	; (80171b8 <MCP23S17_ReadByte+0x2c>)
 80171a8:	f7f0 ffae 	bl	8008108 <HAL_SPI_TransmitReceive>

	return rx_byte;
 80171ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80171ae:	4618      	mov	r0, r3
 80171b0:	3710      	adds	r7, #16
 80171b2:	46bd      	mov	sp, r7
 80171b4:	bd80      	pop	{r7, pc}
 80171b6:	bf00      	nop
 80171b8:	20031470 	.word	0x20031470

080171bc <Get_ExpanderIO_Input_Bytes>:

void Get_ExpanderIO_Input_Bytes(void)
{
 80171bc:	b580      	push	{r7, lr}
 80171be:	af00      	add	r7, sp, #0
	MCP23S17_CS_LOW(IO_EXPANDER1);
 80171c0:	2001      	movs	r0, #1
 80171c2:	f7ff fed5 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_READ);
 80171c6:	204f      	movs	r0, #79	; 0x4f
 80171c8:	f7ff ff22 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_A);
 80171cc:	2012      	movs	r0, #18
 80171ce:	f7ff ff1f 	bl	8017010 <MCP23S17_SendByte>
	IO_Expander1A_byte = MCP23S17_ReadByte(0b11111111);
 80171d2:	20ff      	movs	r0, #255	; 0xff
 80171d4:	f7ff ffda 	bl	801718c <MCP23S17_ReadByte>
 80171d8:	4603      	mov	r3, r0
 80171da:	461a      	mov	r2, r3
 80171dc:	4b20      	ldr	r3, [pc, #128]	; (8017260 <Get_ExpanderIO_Input_Bytes+0xa4>)
 80171de:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80171e0:	2001      	movs	r0, #1
 80171e2:	f7ff feed 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80171e6:	2002      	movs	r0, #2
 80171e8:	f7ff fec2 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_READ);
 80171ec:	204d      	movs	r0, #77	; 0x4d
 80171ee:	f7ff ff0f 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_A);
 80171f2:	2012      	movs	r0, #18
 80171f4:	f7ff ff0c 	bl	8017010 <MCP23S17_SendByte>
	IO_Expander2A_byte = MCP23S17_ReadByte(0b11111111);
 80171f8:	20ff      	movs	r0, #255	; 0xff
 80171fa:	f7ff ffc7 	bl	801718c <MCP23S17_ReadByte>
 80171fe:	4603      	mov	r3, r0
 8017200:	461a      	mov	r2, r3
 8017202:	4b18      	ldr	r3, [pc, #96]	; (8017264 <Get_ExpanderIO_Input_Bytes+0xa8>)
 8017204:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 8017206:	2002      	movs	r0, #2
 8017208:	f7ff feda 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 801720c:	2002      	movs	r0, #2
 801720e:	f7ff feaf 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_READ);
 8017212:	204d      	movs	r0, #77	; 0x4d
 8017214:	f7ff fefc 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_B);
 8017218:	2013      	movs	r0, #19
 801721a:	f7ff fef9 	bl	8017010 <MCP23S17_SendByte>
	IO_Expander2B_byte = MCP23S17_ReadByte(0b11111111);
 801721e:	20ff      	movs	r0, #255	; 0xff
 8017220:	f7ff ffb4 	bl	801718c <MCP23S17_ReadByte>
 8017224:	4603      	mov	r3, r0
 8017226:	461a      	mov	r2, r3
 8017228:	4b0f      	ldr	r3, [pc, #60]	; (8017268 <Get_ExpanderIO_Input_Bytes+0xac>)
 801722a:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 801722c:	2002      	movs	r0, #2
 801722e:	f7ff fec7 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017232:	2003      	movs	r0, #3
 8017234:	f7ff fe9c 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_READ);
 8017238:	2049      	movs	r0, #73	; 0x49
 801723a:	f7ff fee9 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_B);
 801723e:	2013      	movs	r0, #19
 8017240:	f7ff fee6 	bl	8017010 <MCP23S17_SendByte>
	IO_Expander3B_byte = MCP23S17_ReadByte(0b11111111);
 8017244:	20ff      	movs	r0, #255	; 0xff
 8017246:	f7ff ffa1 	bl	801718c <MCP23S17_ReadByte>
 801724a:	4603      	mov	r3, r0
 801724c:	461a      	mov	r2, r3
 801724e:	4b07      	ldr	r3, [pc, #28]	; (801726c <Get_ExpanderIO_Input_Bytes+0xb0>)
 8017250:	701a      	strb	r2, [r3, #0]
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8017252:	2003      	movs	r0, #3
 8017254:	f7ff feb4 	bl	8016fc0 <MCP23S17_CS_HIGH>

	Set_ExpanderIO_In_Flags();
 8017258:	f000 f80a 	bl	8017270 <Set_ExpanderIO_In_Flags>
}
 801725c:	bf00      	nop
 801725e:	bd80      	pop	{r7, pc}
 8017260:	20031d61 	.word	0x20031d61
 8017264:	20031d60 	.word	0x20031d60
 8017268:	20031d63 	.word	0x20031d63
 801726c:	20031d62 	.word	0x20031d62

08017270 <Set_ExpanderIO_In_Flags>:

void Set_ExpanderIO_In_Flags(void)
{
 8017270:	b580      	push	{r7, lr}
 8017272:	af00      	add	r7, sp, #0
	IO_Expander_Input_Flags_Array[5]  = IO_Expander_In_Flags.PSU_Protect 			 =  check_bit(IO_Expander1A_byte, 2);
 8017274:	4ba3      	ldr	r3, [pc, #652]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 8017276:	781b      	ldrb	r3, [r3, #0]
 8017278:	2102      	movs	r1, #2
 801727a:	4618      	mov	r0, r3
 801727c:	f004 f83e 	bl	801b2fc <check_bit>
 8017280:	4603      	mov	r3, r0
 8017282:	2b00      	cmp	r3, #0
 8017284:	bf14      	ite	ne
 8017286:	2301      	movne	r3, #1
 8017288:	2300      	moveq	r3, #0
 801728a:	b2da      	uxtb	r2, r3
 801728c:	4b9e      	ldr	r3, [pc, #632]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801728e:	715a      	strb	r2, [r3, #5]
 8017290:	4b9d      	ldr	r3, [pc, #628]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017292:	795a      	ldrb	r2, [r3, #5]
 8017294:	4b9d      	ldr	r3, [pc, #628]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017296:	715a      	strb	r2, [r3, #5]
	IO_Expander_Input_Flags_Array[4]  = IO_Expander_In_Flags.Charge_Active 			 =  check_bit(IO_Expander1A_byte, 3);
 8017298:	4b9a      	ldr	r3, [pc, #616]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 801729a:	781b      	ldrb	r3, [r3, #0]
 801729c:	2103      	movs	r1, #3
 801729e:	4618      	mov	r0, r3
 80172a0:	f004 f82c 	bl	801b2fc <check_bit>
 80172a4:	4603      	mov	r3, r0
 80172a6:	2b00      	cmp	r3, #0
 80172a8:	bf14      	ite	ne
 80172aa:	2301      	movne	r3, #1
 80172ac:	2300      	moveq	r3, #0
 80172ae:	b2da      	uxtb	r2, r3
 80172b0:	4b95      	ldr	r3, [pc, #596]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172b2:	711a      	strb	r2, [r3, #4]
 80172b4:	4b94      	ldr	r3, [pc, #592]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172b6:	791a      	ldrb	r2, [r3, #4]
 80172b8:	4b94      	ldr	r3, [pc, #592]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80172ba:	711a      	strb	r2, [r3, #4]
	IO_Expander_Input_Flags_Array[3]  = IO_Expander_In_Flags.Module_detect4 		 =  check_bit(IO_Expander1A_byte, 4);
 80172bc:	4b91      	ldr	r3, [pc, #580]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 80172be:	781b      	ldrb	r3, [r3, #0]
 80172c0:	2104      	movs	r1, #4
 80172c2:	4618      	mov	r0, r3
 80172c4:	f004 f81a 	bl	801b2fc <check_bit>
 80172c8:	4603      	mov	r3, r0
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	bf14      	ite	ne
 80172ce:	2301      	movne	r3, #1
 80172d0:	2300      	moveq	r3, #0
 80172d2:	b2da      	uxtb	r2, r3
 80172d4:	4b8c      	ldr	r3, [pc, #560]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172d6:	70da      	strb	r2, [r3, #3]
 80172d8:	4b8b      	ldr	r3, [pc, #556]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172da:	78da      	ldrb	r2, [r3, #3]
 80172dc:	4b8b      	ldr	r3, [pc, #556]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80172de:	70da      	strb	r2, [r3, #3]
	IO_Expander_Input_Flags_Array[2]  = IO_Expander_In_Flags.Module_detect3 		 =  check_bit(IO_Expander1A_byte, 5);
 80172e0:	4b88      	ldr	r3, [pc, #544]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 80172e2:	781b      	ldrb	r3, [r3, #0]
 80172e4:	2105      	movs	r1, #5
 80172e6:	4618      	mov	r0, r3
 80172e8:	f004 f808 	bl	801b2fc <check_bit>
 80172ec:	4603      	mov	r3, r0
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	bf14      	ite	ne
 80172f2:	2301      	movne	r3, #1
 80172f4:	2300      	moveq	r3, #0
 80172f6:	b2da      	uxtb	r2, r3
 80172f8:	4b83      	ldr	r3, [pc, #524]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172fa:	709a      	strb	r2, [r3, #2]
 80172fc:	4b82      	ldr	r3, [pc, #520]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80172fe:	789a      	ldrb	r2, [r3, #2]
 8017300:	4b82      	ldr	r3, [pc, #520]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017302:	709a      	strb	r2, [r3, #2]
	IO_Expander_Input_Flags_Array[1]  = IO_Expander_In_Flags.Module_detect2 		 =  check_bit(IO_Expander1A_byte, 6);
 8017304:	4b7f      	ldr	r3, [pc, #508]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 8017306:	781b      	ldrb	r3, [r3, #0]
 8017308:	2106      	movs	r1, #6
 801730a:	4618      	mov	r0, r3
 801730c:	f003 fff6 	bl	801b2fc <check_bit>
 8017310:	4603      	mov	r3, r0
 8017312:	2b00      	cmp	r3, #0
 8017314:	bf14      	ite	ne
 8017316:	2301      	movne	r3, #1
 8017318:	2300      	moveq	r3, #0
 801731a:	b2da      	uxtb	r2, r3
 801731c:	4b7a      	ldr	r3, [pc, #488]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801731e:	705a      	strb	r2, [r3, #1]
 8017320:	4b79      	ldr	r3, [pc, #484]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017322:	785a      	ldrb	r2, [r3, #1]
 8017324:	4b79      	ldr	r3, [pc, #484]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017326:	705a      	strb	r2, [r3, #1]
	IO_Expander_Input_Flags_Array[0]  = IO_Expander_In_Flags.Module_detect1 		 =  check_bit(IO_Expander1A_byte, 7);
 8017328:	4b76      	ldr	r3, [pc, #472]	; (8017504 <Set_ExpanderIO_In_Flags+0x294>)
 801732a:	781b      	ldrb	r3, [r3, #0]
 801732c:	2107      	movs	r1, #7
 801732e:	4618      	mov	r0, r3
 8017330:	f003 ffe4 	bl	801b2fc <check_bit>
 8017334:	4603      	mov	r3, r0
 8017336:	2b00      	cmp	r3, #0
 8017338:	bf14      	ite	ne
 801733a:	2301      	movne	r3, #1
 801733c:	2300      	moveq	r3, #0
 801733e:	b2da      	uxtb	r2, r3
 8017340:	4b71      	ldr	r3, [pc, #452]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017342:	701a      	strb	r2, [r3, #0]
 8017344:	4b70      	ldr	r3, [pc, #448]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017346:	781a      	ldrb	r2, [r3, #0]
 8017348:	4b70      	ldr	r3, [pc, #448]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 801734a:	701a      	strb	r2, [r3, #0]
	IO_Expander_Input_Flags_Array[6]  = IO_Expander_In_Flags.fbk_CAN_PWR			 =  check_bit(IO_Expander2A_byte, 7);	//: IO_Epander2 A
 801734c:	4b70      	ldr	r3, [pc, #448]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 801734e:	781b      	ldrb	r3, [r3, #0]
 8017350:	2107      	movs	r1, #7
 8017352:	4618      	mov	r0, r3
 8017354:	f003 ffd2 	bl	801b2fc <check_bit>
 8017358:	4603      	mov	r3, r0
 801735a:	2b00      	cmp	r3, #0
 801735c:	bf14      	ite	ne
 801735e:	2301      	movne	r3, #1
 8017360:	2300      	moveq	r3, #0
 8017362:	b2da      	uxtb	r2, r3
 8017364:	4b68      	ldr	r3, [pc, #416]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017366:	719a      	strb	r2, [r3, #6]
 8017368:	4b67      	ldr	r3, [pc, #412]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801736a:	799a      	ldrb	r2, [r3, #6]
 801736c:	4b67      	ldr	r3, [pc, #412]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 801736e:	719a      	strb	r2, [r3, #6]
	IO_Expander_Input_Flags_Array[7]  = IO_Expander_In_Flags.fbk_V_EXT_Uart			 =  check_bit(IO_Expander2A_byte, 6);
 8017370:	4b67      	ldr	r3, [pc, #412]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017372:	781b      	ldrb	r3, [r3, #0]
 8017374:	2106      	movs	r1, #6
 8017376:	4618      	mov	r0, r3
 8017378:	f003 ffc0 	bl	801b2fc <check_bit>
 801737c:	4603      	mov	r3, r0
 801737e:	2b00      	cmp	r3, #0
 8017380:	bf14      	ite	ne
 8017382:	2301      	movne	r3, #1
 8017384:	2300      	moveq	r3, #0
 8017386:	b2da      	uxtb	r2, r3
 8017388:	4b5f      	ldr	r3, [pc, #380]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801738a:	71da      	strb	r2, [r3, #7]
 801738c:	4b5e      	ldr	r3, [pc, #376]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801738e:	79da      	ldrb	r2, [r3, #7]
 8017390:	4b5e      	ldr	r3, [pc, #376]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017392:	71da      	strb	r2, [r3, #7]
	IO_Expander_Input_Flags_Array[8]  = IO_Expander_In_Flags.fbk_V_Proxy			 =  check_bit(IO_Expander2A_byte, 5);
 8017394:	4b5e      	ldr	r3, [pc, #376]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017396:	781b      	ldrb	r3, [r3, #0]
 8017398:	2105      	movs	r1, #5
 801739a:	4618      	mov	r0, r3
 801739c:	f003 ffae 	bl	801b2fc <check_bit>
 80173a0:	4603      	mov	r3, r0
 80173a2:	2b00      	cmp	r3, #0
 80173a4:	bf14      	ite	ne
 80173a6:	2301      	movne	r3, #1
 80173a8:	2300      	moveq	r3, #0
 80173aa:	b2da      	uxtb	r2, r3
 80173ac:	4b56      	ldr	r3, [pc, #344]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173ae:	721a      	strb	r2, [r3, #8]
 80173b0:	4b55      	ldr	r3, [pc, #340]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173b2:	7a1a      	ldrb	r2, [r3, #8]
 80173b4:	4b55      	ldr	r3, [pc, #340]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80173b6:	721a      	strb	r2, [r3, #8]
	IO_Expander_Input_Flags_Array[9]  = IO_Expander_In_Flags.fbk_V_Ethernet			 =  check_bit(IO_Expander2A_byte, 4);
 80173b8:	4b55      	ldr	r3, [pc, #340]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 80173ba:	781b      	ldrb	r3, [r3, #0]
 80173bc:	2104      	movs	r1, #4
 80173be:	4618      	mov	r0, r3
 80173c0:	f003 ff9c 	bl	801b2fc <check_bit>
 80173c4:	4603      	mov	r3, r0
 80173c6:	2b00      	cmp	r3, #0
 80173c8:	bf14      	ite	ne
 80173ca:	2301      	movne	r3, #1
 80173cc:	2300      	moveq	r3, #0
 80173ce:	b2da      	uxtb	r2, r3
 80173d0:	4b4d      	ldr	r3, [pc, #308]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173d2:	725a      	strb	r2, [r3, #9]
 80173d4:	4b4c      	ldr	r3, [pc, #304]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173d6:	7a5a      	ldrb	r2, [r3, #9]
 80173d8:	4b4c      	ldr	r3, [pc, #304]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80173da:	725a      	strb	r2, [r3, #9]
	IO_Expander_Input_Flags_Array[10] = IO_Expander_In_Flags.fbk_V_Control			 =  check_bit(IO_Expander2A_byte, 3);
 80173dc:	4b4c      	ldr	r3, [pc, #304]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 80173de:	781b      	ldrb	r3, [r3, #0]
 80173e0:	2103      	movs	r1, #3
 80173e2:	4618      	mov	r0, r3
 80173e4:	f003 ff8a 	bl	801b2fc <check_bit>
 80173e8:	4603      	mov	r3, r0
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	bf14      	ite	ne
 80173ee:	2301      	movne	r3, #1
 80173f0:	2300      	moveq	r3, #0
 80173f2:	b2da      	uxtb	r2, r3
 80173f4:	4b44      	ldr	r3, [pc, #272]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173f6:	729a      	strb	r2, [r3, #10]
 80173f8:	4b43      	ldr	r3, [pc, #268]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80173fa:	7a9a      	ldrb	r2, [r3, #10]
 80173fc:	4b43      	ldr	r3, [pc, #268]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80173fe:	729a      	strb	r2, [r3, #10]
	IO_Expander_Input_Flags_Array[11] = IO_Expander_In_Flags.fbk_Siren1				 =  check_bit(IO_Expander2A_byte, 2);
 8017400:	4b43      	ldr	r3, [pc, #268]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017402:	781b      	ldrb	r3, [r3, #0]
 8017404:	2102      	movs	r1, #2
 8017406:	4618      	mov	r0, r3
 8017408:	f003 ff78 	bl	801b2fc <check_bit>
 801740c:	4603      	mov	r3, r0
 801740e:	2b00      	cmp	r3, #0
 8017410:	bf14      	ite	ne
 8017412:	2301      	movne	r3, #1
 8017414:	2300      	moveq	r3, #0
 8017416:	b2da      	uxtb	r2, r3
 8017418:	4b3b      	ldr	r3, [pc, #236]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801741a:	72da      	strb	r2, [r3, #11]
 801741c:	4b3a      	ldr	r3, [pc, #232]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801741e:	7ada      	ldrb	r2, [r3, #11]
 8017420:	4b3a      	ldr	r3, [pc, #232]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017422:	72da      	strb	r2, [r3, #11]
	IO_Expander_Input_Flags_Array[12] = IO_Expander_In_Flags.fbk_Siren2				 =  check_bit(IO_Expander2A_byte, 1);
 8017424:	4b3a      	ldr	r3, [pc, #232]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 8017426:	781b      	ldrb	r3, [r3, #0]
 8017428:	2101      	movs	r1, #1
 801742a:	4618      	mov	r0, r3
 801742c:	f003 ff66 	bl	801b2fc <check_bit>
 8017430:	4603      	mov	r3, r0
 8017432:	2b00      	cmp	r3, #0
 8017434:	bf14      	ite	ne
 8017436:	2301      	movne	r3, #1
 8017438:	2300      	moveq	r3, #0
 801743a:	b2da      	uxtb	r2, r3
 801743c:	4b32      	ldr	r3, [pc, #200]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801743e:	731a      	strb	r2, [r3, #12]
 8017440:	4b31      	ldr	r3, [pc, #196]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017442:	7b1a      	ldrb	r2, [r3, #12]
 8017444:	4b31      	ldr	r3, [pc, #196]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 8017446:	731a      	strb	r2, [r3, #12]
	IO_Expander_Input_Flags_Array[13] = IO_Expander_In_Flags.Charge_fault			 =  check_bit(IO_Expander2A_byte, 0);
 8017448:	4b31      	ldr	r3, [pc, #196]	; (8017510 <Set_ExpanderIO_In_Flags+0x2a0>)
 801744a:	781b      	ldrb	r3, [r3, #0]
 801744c:	2100      	movs	r1, #0
 801744e:	4618      	mov	r0, r3
 8017450:	f003 ff54 	bl	801b2fc <check_bit>
 8017454:	4603      	mov	r3, r0
 8017456:	2b00      	cmp	r3, #0
 8017458:	bf14      	ite	ne
 801745a:	2301      	movne	r3, #1
 801745c:	2300      	moveq	r3, #0
 801745e:	b2da      	uxtb	r2, r3
 8017460:	4b29      	ldr	r3, [pc, #164]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017462:	735a      	strb	r2, [r3, #13]
 8017464:	4b28      	ldr	r3, [pc, #160]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017466:	7b5a      	ldrb	r2, [r3, #13]
 8017468:	4b28      	ldr	r3, [pc, #160]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 801746a:	735a      	strb	r2, [r3, #13]
	IO_Expander_Input_Flags_Array[14] = IO_Expander_In_Flags.fbk_F_Light_White     	 =  check_bit(IO_Expander2B_byte, 0); //: IO_Epander2 B
 801746c:	4b29      	ldr	r3, [pc, #164]	; (8017514 <Set_ExpanderIO_In_Flags+0x2a4>)
 801746e:	781b      	ldrb	r3, [r3, #0]
 8017470:	2100      	movs	r1, #0
 8017472:	4618      	mov	r0, r3
 8017474:	f003 ff42 	bl	801b2fc <check_bit>
 8017478:	4603      	mov	r3, r0
 801747a:	2b00      	cmp	r3, #0
 801747c:	bf14      	ite	ne
 801747e:	2301      	movne	r3, #1
 8017480:	2300      	moveq	r3, #0
 8017482:	b2da      	uxtb	r2, r3
 8017484:	4b20      	ldr	r3, [pc, #128]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 8017486:	739a      	strb	r2, [r3, #14]
 8017488:	4b1f      	ldr	r3, [pc, #124]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 801748a:	7b9a      	ldrb	r2, [r3, #14]
 801748c:	4b1f      	ldr	r3, [pc, #124]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 801748e:	739a      	strb	r2, [r3, #14]
	IO_Expander_Input_Flags_Array[15] = IO_Expander_In_Flags.fbk_F_Light_Red     	 =  check_bit(IO_Expander2B_byte, 1);
 8017490:	4b20      	ldr	r3, [pc, #128]	; (8017514 <Set_ExpanderIO_In_Flags+0x2a4>)
 8017492:	781b      	ldrb	r3, [r3, #0]
 8017494:	2101      	movs	r1, #1
 8017496:	4618      	mov	r0, r3
 8017498:	f003 ff30 	bl	801b2fc <check_bit>
 801749c:	4603      	mov	r3, r0
 801749e:	2b00      	cmp	r3, #0
 80174a0:	bf14      	ite	ne
 80174a2:	2301      	movne	r3, #1
 80174a4:	2300      	moveq	r3, #0
 80174a6:	b2da      	uxtb	r2, r3
 80174a8:	4b17      	ldr	r3, [pc, #92]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174aa:	73da      	strb	r2, [r3, #15]
 80174ac:	4b16      	ldr	r3, [pc, #88]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174ae:	7bda      	ldrb	r2, [r3, #15]
 80174b0:	4b16      	ldr	r3, [pc, #88]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80174b2:	73da      	strb	r2, [r3, #15]
	IO_Expander_Input_Flags_Array[16] = IO_Expander_In_Flags.fbk_F_Light_Flash_Red   =  check_bit(IO_Expander2B_byte, 2);
 80174b4:	4b17      	ldr	r3, [pc, #92]	; (8017514 <Set_ExpanderIO_In_Flags+0x2a4>)
 80174b6:	781b      	ldrb	r3, [r3, #0]
 80174b8:	2102      	movs	r1, #2
 80174ba:	4618      	mov	r0, r3
 80174bc:	f003 ff1e 	bl	801b2fc <check_bit>
 80174c0:	4603      	mov	r3, r0
 80174c2:	2b00      	cmp	r3, #0
 80174c4:	bf14      	ite	ne
 80174c6:	2301      	movne	r3, #1
 80174c8:	2300      	moveq	r3, #0
 80174ca:	b2da      	uxtb	r2, r3
 80174cc:	4b0e      	ldr	r3, [pc, #56]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174ce:	741a      	strb	r2, [r3, #16]
 80174d0:	4b0d      	ldr	r3, [pc, #52]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174d2:	7c1a      	ldrb	r2, [r3, #16]
 80174d4:	4b0d      	ldr	r3, [pc, #52]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80174d6:	741a      	strb	r2, [r3, #16]
	IO_Expander_Input_Flags_Array[17] = IO_Expander_In_Flags.fbk_F_Light_Dev     	 =  check_bit(IO_Expander2B_byte, 3);
 80174d8:	4b0e      	ldr	r3, [pc, #56]	; (8017514 <Set_ExpanderIO_In_Flags+0x2a4>)
 80174da:	781b      	ldrb	r3, [r3, #0]
 80174dc:	2103      	movs	r1, #3
 80174de:	4618      	mov	r0, r3
 80174e0:	f003 ff0c 	bl	801b2fc <check_bit>
 80174e4:	4603      	mov	r3, r0
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	bf14      	ite	ne
 80174ea:	2301      	movne	r3, #1
 80174ec:	2300      	moveq	r3, #0
 80174ee:	b2da      	uxtb	r2, r3
 80174f0:	4b05      	ldr	r3, [pc, #20]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174f2:	745a      	strb	r2, [r3, #17]
 80174f4:	4b04      	ldr	r3, [pc, #16]	; (8017508 <Set_ExpanderIO_In_Flags+0x298>)
 80174f6:	7c5a      	ldrb	r2, [r3, #17]
 80174f8:	4b04      	ldr	r3, [pc, #16]	; (801750c <Set_ExpanderIO_In_Flags+0x29c>)
 80174fa:	745a      	strb	r2, [r3, #17]
	IO_Expander_Input_Flags_Array[18] = IO_Expander_In_Flags.fbk_R_Light_White     	 =  check_bit(IO_Expander2B_byte, 4);
 80174fc:	4b05      	ldr	r3, [pc, #20]	; (8017514 <Set_ExpanderIO_In_Flags+0x2a4>)
 80174fe:	781b      	ldrb	r3, [r3, #0]
 8017500:	e00a      	b.n	8017518 <Set_ExpanderIO_In_Flags+0x2a8>
 8017502:	bf00      	nop
 8017504:	20031d61 	.word	0x20031d61
 8017508:	20021410 	.word	0x20021410
 801750c:	20021440 	.word	0x20021440
 8017510:	20031d60 	.word	0x20031d60
 8017514:	20031d63 	.word	0x20031d63
 8017518:	2104      	movs	r1, #4
 801751a:	4618      	mov	r0, r3
 801751c:	f003 feee 	bl	801b2fc <check_bit>
 8017520:	4603      	mov	r3, r0
 8017522:	2b00      	cmp	r3, #0
 8017524:	bf14      	ite	ne
 8017526:	2301      	movne	r3, #1
 8017528:	2300      	moveq	r3, #0
 801752a:	b2da      	uxtb	r2, r3
 801752c:	4b54      	ldr	r3, [pc, #336]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801752e:	749a      	strb	r2, [r3, #18]
 8017530:	4b53      	ldr	r3, [pc, #332]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017532:	7c9a      	ldrb	r2, [r3, #18]
 8017534:	4b53      	ldr	r3, [pc, #332]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 8017536:	749a      	strb	r2, [r3, #18]
	IO_Expander_Input_Flags_Array[19] = IO_Expander_In_Flags.fbk_R_Light_Red     	 =  check_bit(IO_Expander2B_byte, 5);
 8017538:	4b53      	ldr	r3, [pc, #332]	; (8017688 <Set_ExpanderIO_In_Flags+0x418>)
 801753a:	781b      	ldrb	r3, [r3, #0]
 801753c:	2105      	movs	r1, #5
 801753e:	4618      	mov	r0, r3
 8017540:	f003 fedc 	bl	801b2fc <check_bit>
 8017544:	4603      	mov	r3, r0
 8017546:	2b00      	cmp	r3, #0
 8017548:	bf14      	ite	ne
 801754a:	2301      	movne	r3, #1
 801754c:	2300      	moveq	r3, #0
 801754e:	b2da      	uxtb	r2, r3
 8017550:	4b4b      	ldr	r3, [pc, #300]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017552:	74da      	strb	r2, [r3, #19]
 8017554:	4b4a      	ldr	r3, [pc, #296]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017556:	7cda      	ldrb	r2, [r3, #19]
 8017558:	4b4a      	ldr	r3, [pc, #296]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 801755a:	74da      	strb	r2, [r3, #19]
	IO_Expander_Input_Flags_Array[20] = IO_Expander_In_Flags.fbk_R_Light_Flash_Red   =  check_bit(IO_Expander2B_byte, 6);
 801755c:	4b4a      	ldr	r3, [pc, #296]	; (8017688 <Set_ExpanderIO_In_Flags+0x418>)
 801755e:	781b      	ldrb	r3, [r3, #0]
 8017560:	2106      	movs	r1, #6
 8017562:	4618      	mov	r0, r3
 8017564:	f003 feca 	bl	801b2fc <check_bit>
 8017568:	4603      	mov	r3, r0
 801756a:	2b00      	cmp	r3, #0
 801756c:	bf14      	ite	ne
 801756e:	2301      	movne	r3, #1
 8017570:	2300      	moveq	r3, #0
 8017572:	b2da      	uxtb	r2, r3
 8017574:	4b42      	ldr	r3, [pc, #264]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017576:	751a      	strb	r2, [r3, #20]
 8017578:	4b41      	ldr	r3, [pc, #260]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801757a:	7d1a      	ldrb	r2, [r3, #20]
 801757c:	4b41      	ldr	r3, [pc, #260]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 801757e:	751a      	strb	r2, [r3, #20]
	IO_Expander_Input_Flags_Array[21] = IO_Expander_In_Flags.fbk_R_Light_Dev     	 =  check_bit(IO_Expander2B_byte, 7);
 8017580:	4b41      	ldr	r3, [pc, #260]	; (8017688 <Set_ExpanderIO_In_Flags+0x418>)
 8017582:	781b      	ldrb	r3, [r3, #0]
 8017584:	2107      	movs	r1, #7
 8017586:	4618      	mov	r0, r3
 8017588:	f003 feb8 	bl	801b2fc <check_bit>
 801758c:	4603      	mov	r3, r0
 801758e:	2b00      	cmp	r3, #0
 8017590:	bf14      	ite	ne
 8017592:	2301      	movne	r3, #1
 8017594:	2300      	moveq	r3, #0
 8017596:	b2da      	uxtb	r2, r3
 8017598:	4b39      	ldr	r3, [pc, #228]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801759a:	755a      	strb	r2, [r3, #21]
 801759c:	4b38      	ldr	r3, [pc, #224]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801759e:	7d5a      	ldrb	r2, [r3, #21]
 80175a0:	4b38      	ldr	r3, [pc, #224]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 80175a2:	755a      	strb	r2, [r3, #21]
	IO_Expander_Input_Flags_Array[22] = IO_Expander_In_Flags.LCD_PWR_Fault			 =  check_bit(IO_Expander3B_byte, 0);	//: IO_Epander3 B
 80175a4:	4b39      	ldr	r3, [pc, #228]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 80175a6:	781b      	ldrb	r3, [r3, #0]
 80175a8:	2100      	movs	r1, #0
 80175aa:	4618      	mov	r0, r3
 80175ac:	f003 fea6 	bl	801b2fc <check_bit>
 80175b0:	4603      	mov	r3, r0
 80175b2:	2b00      	cmp	r3, #0
 80175b4:	bf14      	ite	ne
 80175b6:	2301      	movne	r3, #1
 80175b8:	2300      	moveq	r3, #0
 80175ba:	b2da      	uxtb	r2, r3
 80175bc:	4b30      	ldr	r3, [pc, #192]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 80175be:	759a      	strb	r2, [r3, #22]
 80175c0:	4b2f      	ldr	r3, [pc, #188]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 80175c2:	7d9a      	ldrb	r2, [r3, #22]
 80175c4:	4b2f      	ldr	r3, [pc, #188]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 80175c6:	759a      	strb	r2, [r3, #22]
	IO_Expander_Input_Flags_Array[23] = IO_Expander_In_Flags.Variant0				 =  check_bit(IO_Expander3B_byte, 1);
 80175c8:	4b30      	ldr	r3, [pc, #192]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 80175ca:	781b      	ldrb	r3, [r3, #0]
 80175cc:	2101      	movs	r1, #1
 80175ce:	4618      	mov	r0, r3
 80175d0:	f003 fe94 	bl	801b2fc <check_bit>
 80175d4:	4603      	mov	r3, r0
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	bf14      	ite	ne
 80175da:	2301      	movne	r3, #1
 80175dc:	2300      	moveq	r3, #0
 80175de:	b2da      	uxtb	r2, r3
 80175e0:	4b27      	ldr	r3, [pc, #156]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 80175e2:	75da      	strb	r2, [r3, #23]
 80175e4:	4b26      	ldr	r3, [pc, #152]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 80175e6:	7dda      	ldrb	r2, [r3, #23]
 80175e8:	4b26      	ldr	r3, [pc, #152]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 80175ea:	75da      	strb	r2, [r3, #23]
	IO_Expander_Input_Flags_Array[24] = IO_Expander_In_Flags.Variant1				 =  check_bit(IO_Expander3B_byte, 2);
 80175ec:	4b27      	ldr	r3, [pc, #156]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 80175ee:	781b      	ldrb	r3, [r3, #0]
 80175f0:	2102      	movs	r1, #2
 80175f2:	4618      	mov	r0, r3
 80175f4:	f003 fe82 	bl	801b2fc <check_bit>
 80175f8:	4603      	mov	r3, r0
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	bf14      	ite	ne
 80175fe:	2301      	movne	r3, #1
 8017600:	2300      	moveq	r3, #0
 8017602:	b2da      	uxtb	r2, r3
 8017604:	4b1e      	ldr	r3, [pc, #120]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017606:	761a      	strb	r2, [r3, #24]
 8017608:	4b1d      	ldr	r3, [pc, #116]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801760a:	7e1a      	ldrb	r2, [r3, #24]
 801760c:	4b1d      	ldr	r3, [pc, #116]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 801760e:	761a      	strb	r2, [r3, #24]
	IO_Expander_Input_Flags_Array[25] = IO_Expander_In_Flags.Revision0				 =  check_bit(IO_Expander3B_byte, 3);
 8017610:	4b1e      	ldr	r3, [pc, #120]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 8017612:	781b      	ldrb	r3, [r3, #0]
 8017614:	2103      	movs	r1, #3
 8017616:	4618      	mov	r0, r3
 8017618:	f003 fe70 	bl	801b2fc <check_bit>
 801761c:	4603      	mov	r3, r0
 801761e:	2b00      	cmp	r3, #0
 8017620:	bf14      	ite	ne
 8017622:	2301      	movne	r3, #1
 8017624:	2300      	moveq	r3, #0
 8017626:	b2da      	uxtb	r2, r3
 8017628:	4b15      	ldr	r3, [pc, #84]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801762a:	765a      	strb	r2, [r3, #25]
 801762c:	4b14      	ldr	r3, [pc, #80]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801762e:	7e5a      	ldrb	r2, [r3, #25]
 8017630:	4b14      	ldr	r3, [pc, #80]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 8017632:	765a      	strb	r2, [r3, #25]
	IO_Expander_Input_Flags_Array[26] = IO_Expander_In_Flags.Revision1				 =  check_bit(IO_Expander3B_byte, 4);
 8017634:	4b15      	ldr	r3, [pc, #84]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 8017636:	781b      	ldrb	r3, [r3, #0]
 8017638:	2104      	movs	r1, #4
 801763a:	4618      	mov	r0, r3
 801763c:	f003 fe5e 	bl	801b2fc <check_bit>
 8017640:	4603      	mov	r3, r0
 8017642:	2b00      	cmp	r3, #0
 8017644:	bf14      	ite	ne
 8017646:	2301      	movne	r3, #1
 8017648:	2300      	moveq	r3, #0
 801764a:	b2da      	uxtb	r2, r3
 801764c:	4b0c      	ldr	r3, [pc, #48]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 801764e:	769a      	strb	r2, [r3, #26]
 8017650:	4b0b      	ldr	r3, [pc, #44]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017652:	7e9a      	ldrb	r2, [r3, #26]
 8017654:	4b0b      	ldr	r3, [pc, #44]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 8017656:	769a      	strb	r2, [r3, #26]
	IO_Expander_Input_Flags_Array[27] = IO_Expander_In_Flags.Revision2				 =  check_bit(IO_Expander3B_byte, 5);
 8017658:	4b0c      	ldr	r3, [pc, #48]	; (801768c <Set_ExpanderIO_In_Flags+0x41c>)
 801765a:	781b      	ldrb	r3, [r3, #0]
 801765c:	2105      	movs	r1, #5
 801765e:	4618      	mov	r0, r3
 8017660:	f003 fe4c 	bl	801b2fc <check_bit>
 8017664:	4603      	mov	r3, r0
 8017666:	2b00      	cmp	r3, #0
 8017668:	bf14      	ite	ne
 801766a:	2301      	movne	r3, #1
 801766c:	2300      	moveq	r3, #0
 801766e:	b2da      	uxtb	r2, r3
 8017670:	4b03      	ldr	r3, [pc, #12]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017672:	76da      	strb	r2, [r3, #27]
 8017674:	4b02      	ldr	r3, [pc, #8]	; (8017680 <Set_ExpanderIO_In_Flags+0x410>)
 8017676:	7eda      	ldrb	r2, [r3, #27]
 8017678:	4b02      	ldr	r3, [pc, #8]	; (8017684 <Set_ExpanderIO_In_Flags+0x414>)
 801767a:	76da      	strb	r2, [r3, #27]

}
 801767c:	bf00      	nop
 801767e:	bd80      	pop	{r7, pc}
 8017680:	20021410 	.word	0x20021410
 8017684:	20021440 	.word	0x20021440
 8017688:	20031d63 	.word	0x20031d63
 801768c:	20031d62 	.word	0x20031d62

08017690 <Set_ExpanderIO_Output_Bytes>:

void Set_ExpanderIO_Output_Bytes(void)
{
 8017690:	b580      	push	{r7, lr}
 8017692:	af00      	add	r7, sp, #0
	IO_Expander1A_Output_byte = 0;
 8017694:	4b73      	ldr	r3, [pc, #460]	; (8017864 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8017696:	2200      	movs	r2, #0
 8017698:	701a      	strb	r2, [r3, #0]
	IO_Expander1B_Output_byte = 0;
 801769a:	4b73      	ldr	r3, [pc, #460]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801769c:	2200      	movs	r2, #0
 801769e:	701a      	strb	r2, [r3, #0]

	IO_Expander2A_Output_byte = 0;
 80176a0:	4b72      	ldr	r3, [pc, #456]	; (801786c <Set_ExpanderIO_Output_Bytes+0x1dc>)
 80176a2:	2200      	movs	r2, #0
 80176a4:	701a      	strb	r2, [r3, #0]
	IO_Expander2B_Output_byte = 0;
 80176a6:	4b72      	ldr	r3, [pc, #456]	; (8017870 <Set_ExpanderIO_Output_Bytes+0x1e0>)
 80176a8:	2200      	movs	r2, #0
 80176aa:	701a      	strb	r2, [r3, #0]

	IO_Expander3A_Output_byte = 0;
 80176ac:	4b71      	ldr	r3, [pc, #452]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80176ae:	2200      	movs	r2, #0
 80176b0:	701a      	strb	r2, [r3, #0]
	IO_Expander3B_Output_byte = 0;
 80176b2:	4b71      	ldr	r3, [pc, #452]	; (8017878 <Set_ExpanderIO_Output_Bytes+0x1e8>)
 80176b4:	2200      	movs	r2, #0
 80176b6:	701a      	strb	r2, [r3, #0]

	IO_Expander_Output_Flags.Led_Status_G	 = 	IO_Expander_Output_Flags_Array[1];
 80176b8:	4b70      	ldr	r3, [pc, #448]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176ba:	785a      	ldrb	r2, [r3, #1]
 80176bc:	4b70      	ldr	r3, [pc, #448]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176be:	705a      	strb	r2, [r3, #1]
	IO_Expander_Output_Flags.Led_Status_B	 = 	IO_Expander_Output_Flags_Array[0];
 80176c0:	4b6e      	ldr	r3, [pc, #440]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176c2:	781a      	ldrb	r2, [r3, #0]
 80176c4:	4b6e      	ldr	r3, [pc, #440]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176c6:	701a      	strb	r2, [r3, #0]
	IO_Expander_Output_Flags.Module_reset1   = 	IO_Expander_Output_Flags_Array[2];
 80176c8:	4b6c      	ldr	r3, [pc, #432]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176ca:	789a      	ldrb	r2, [r3, #2]
 80176cc:	4b6c      	ldr	r3, [pc, #432]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176ce:	709a      	strb	r2, [r3, #2]
	IO_Expander_Output_Flags.Module_reset2   = 	IO_Expander_Output_Flags_Array[3];
 80176d0:	4b6a      	ldr	r3, [pc, #424]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176d2:	78da      	ldrb	r2, [r3, #3]
 80176d4:	4b6a      	ldr	r3, [pc, #424]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176d6:	70da      	strb	r2, [r3, #3]
	IO_Expander_Output_Flags.Module_reset3   = 	IO_Expander_Output_Flags_Array[4];
 80176d8:	4b68      	ldr	r3, [pc, #416]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176da:	791a      	ldrb	r2, [r3, #4]
 80176dc:	4b68      	ldr	r3, [pc, #416]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176de:	711a      	strb	r2, [r3, #4]
	IO_Expander_Output_Flags.Module_reset4   = 	IO_Expander_Output_Flags_Array[5];
 80176e0:	4b66      	ldr	r3, [pc, #408]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176e2:	795a      	ldrb	r2, [r3, #5]
 80176e4:	4b66      	ldr	r3, [pc, #408]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176e6:	715a      	strb	r2, [r3, #5]
	IO_Expander_Output_Flags.Led_Key_R	     = 	IO_Expander_Output_Flags_Array[6];
 80176e8:	4b64      	ldr	r3, [pc, #400]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176ea:	799a      	ldrb	r2, [r3, #6]
 80176ec:	4b64      	ldr	r3, [pc, #400]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176ee:	719a      	strb	r2, [r3, #6]
	IO_Expander_Output_Flags.Led_Key_G	     = 	IO_Expander_Output_Flags_Array[7];
 80176f0:	4b62      	ldr	r3, [pc, #392]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176f2:	79da      	ldrb	r2, [r3, #7]
 80176f4:	4b62      	ldr	r3, [pc, #392]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176f6:	71da      	strb	r2, [r3, #7]
	IO_Expander_Output_Flags.Led_Key_B	     = 	IO_Expander_Output_Flags_Array[8];
 80176f8:	4b60      	ldr	r3, [pc, #384]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 80176fa:	7a1a      	ldrb	r2, [r3, #8]
 80176fc:	4b60      	ldr	r3, [pc, #384]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80176fe:	721a      	strb	r2, [r3, #8]
	IO_Expander_Output_Flags.Led_Status_R	 = 	IO_Expander_Output_Flags_Array[9];
 8017700:	4b5e      	ldr	r3, [pc, #376]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 8017702:	7a5a      	ldrb	r2, [r3, #9]
 8017704:	4b5e      	ldr	r3, [pc, #376]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017706:	725a      	strb	r2, [r3, #9]
	IO_Expander_Output_Flags.CAN1_Term	     = 	IO_Expander_Output_Flags_Array[10];
 8017708:	4b5c      	ldr	r3, [pc, #368]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 801770a:	7a9a      	ldrb	r2, [r3, #10]
 801770c:	4b5c      	ldr	r3, [pc, #368]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801770e:	729a      	strb	r2, [r3, #10]
	IO_Expander_Output_Flags.CAN2_Term	     = 	IO_Expander_Output_Flags_Array[11];
 8017710:	4b5a      	ldr	r3, [pc, #360]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 8017712:	7ada      	ldrb	r2, [r3, #11]
 8017714:	4b5a      	ldr	r3, [pc, #360]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017716:	72da      	strb	r2, [r3, #11]
	IO_Expander_Output_Flags.CAN3_Term	     = 	IO_Expander_Output_Flags_Array[12];
 8017718:	4b58      	ldr	r3, [pc, #352]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 801771a:	7b1a      	ldrb	r2, [r3, #12]
 801771c:	4b58      	ldr	r3, [pc, #352]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801771e:	731a      	strb	r2, [r3, #12]
	IO_Expander_Output_Flags.LCD_Power	     = 	IO_Expander_Output_Flags_Array[13];
 8017720:	4b56      	ldr	r3, [pc, #344]	; (801787c <Set_ExpanderIO_Output_Bytes+0x1ec>)
 8017722:	7b5a      	ldrb	r2, [r3, #13]
 8017724:	4b56      	ldr	r3, [pc, #344]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017726:	735a      	strb	r2, [r3, #13]

	if(IO_Expander_Output_Flags.Led_Status_B)
 8017728:	4b55      	ldr	r3, [pc, #340]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801772a:	781b      	ldrb	r3, [r3, #0]
 801772c:	2b00      	cmp	r3, #0
 801772e:	d006      	beq.n	801773e <Set_ExpanderIO_Output_Bytes+0xae>
		IO_Expander1A_Output_byte |= 0x01;
 8017730:	4b4c      	ldr	r3, [pc, #304]	; (8017864 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8017732:	781b      	ldrb	r3, [r3, #0]
 8017734:	f043 0301 	orr.w	r3, r3, #1
 8017738:	b2da      	uxtb	r2, r3
 801773a:	4b4a      	ldr	r3, [pc, #296]	; (8017864 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 801773c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_G)
 801773e:	4b50      	ldr	r3, [pc, #320]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017740:	785b      	ldrb	r3, [r3, #1]
 8017742:	2b00      	cmp	r3, #0
 8017744:	d006      	beq.n	8017754 <Set_ExpanderIO_Output_Bytes+0xc4>
		IO_Expander1A_Output_byte |= 0x02;
 8017746:	4b47      	ldr	r3, [pc, #284]	; (8017864 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8017748:	781b      	ldrb	r3, [r3, #0]
 801774a:	f043 0302 	orr.w	r3, r3, #2
 801774e:	b2da      	uxtb	r2, r3
 8017750:	4b44      	ldr	r3, [pc, #272]	; (8017864 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8017752:	701a      	strb	r2, [r3, #0]


	if(IO_Expander_Output_Flags.Module_reset1)
 8017754:	4b4a      	ldr	r3, [pc, #296]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017756:	789b      	ldrb	r3, [r3, #2]
 8017758:	2b00      	cmp	r3, #0
 801775a:	d006      	beq.n	801776a <Set_ExpanderIO_Output_Bytes+0xda>
		IO_Expander1B_Output_byte |= 0x01;
 801775c:	4b42      	ldr	r3, [pc, #264]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801775e:	781b      	ldrb	r3, [r3, #0]
 8017760:	f043 0301 	orr.w	r3, r3, #1
 8017764:	b2da      	uxtb	r2, r3
 8017766:	4b40      	ldr	r3, [pc, #256]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8017768:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset2)
 801776a:	4b45      	ldr	r3, [pc, #276]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801776c:	78db      	ldrb	r3, [r3, #3]
 801776e:	2b00      	cmp	r3, #0
 8017770:	d006      	beq.n	8017780 <Set_ExpanderIO_Output_Bytes+0xf0>
		IO_Expander1B_Output_byte |= 0x02;
 8017772:	4b3d      	ldr	r3, [pc, #244]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8017774:	781b      	ldrb	r3, [r3, #0]
 8017776:	f043 0302 	orr.w	r3, r3, #2
 801777a:	b2da      	uxtb	r2, r3
 801777c:	4b3a      	ldr	r3, [pc, #232]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801777e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset3)
 8017780:	4b3f      	ldr	r3, [pc, #252]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017782:	791b      	ldrb	r3, [r3, #4]
 8017784:	2b00      	cmp	r3, #0
 8017786:	d006      	beq.n	8017796 <Set_ExpanderIO_Output_Bytes+0x106>
		IO_Expander1B_Output_byte |= 0x04;
 8017788:	4b37      	ldr	r3, [pc, #220]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801778a:	781b      	ldrb	r3, [r3, #0]
 801778c:	f043 0304 	orr.w	r3, r3, #4
 8017790:	b2da      	uxtb	r2, r3
 8017792:	4b35      	ldr	r3, [pc, #212]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8017794:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset4)
 8017796:	4b3a      	ldr	r3, [pc, #232]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017798:	795b      	ldrb	r3, [r3, #5]
 801779a:	2b00      	cmp	r3, #0
 801779c:	d006      	beq.n	80177ac <Set_ExpanderIO_Output_Bytes+0x11c>
		IO_Expander1B_Output_byte |= 0x08;
 801779e:	4b32      	ldr	r3, [pc, #200]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177a0:	781b      	ldrb	r3, [r3, #0]
 80177a2:	f043 0308 	orr.w	r3, r3, #8
 80177a6:	b2da      	uxtb	r2, r3
 80177a8:	4b2f      	ldr	r3, [pc, #188]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177aa:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_R)
 80177ac:	4b34      	ldr	r3, [pc, #208]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80177ae:	799b      	ldrb	r3, [r3, #6]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d006      	beq.n	80177c2 <Set_ExpanderIO_Output_Bytes+0x132>
		IO_Expander1B_Output_byte |= 0x10;
 80177b4:	4b2c      	ldr	r3, [pc, #176]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177b6:	781b      	ldrb	r3, [r3, #0]
 80177b8:	f043 0310 	orr.w	r3, r3, #16
 80177bc:	b2da      	uxtb	r2, r3
 80177be:	4b2a      	ldr	r3, [pc, #168]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177c0:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_G)
 80177c2:	4b2f      	ldr	r3, [pc, #188]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80177c4:	79db      	ldrb	r3, [r3, #7]
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d006      	beq.n	80177d8 <Set_ExpanderIO_Output_Bytes+0x148>
		IO_Expander1B_Output_byte |= 0x20;
 80177ca:	4b27      	ldr	r3, [pc, #156]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177cc:	781b      	ldrb	r3, [r3, #0]
 80177ce:	f043 0320 	orr.w	r3, r3, #32
 80177d2:	b2da      	uxtb	r2, r3
 80177d4:	4b24      	ldr	r3, [pc, #144]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177d6:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_B)
 80177d8:	4b29      	ldr	r3, [pc, #164]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80177da:	7a1b      	ldrb	r3, [r3, #8]
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d006      	beq.n	80177ee <Set_ExpanderIO_Output_Bytes+0x15e>
		IO_Expander1B_Output_byte |= 0x40;
 80177e0:	4b21      	ldr	r3, [pc, #132]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177e2:	781b      	ldrb	r3, [r3, #0]
 80177e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80177e8:	b2da      	uxtb	r2, r3
 80177ea:	4b1f      	ldr	r3, [pc, #124]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177ec:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_R)
 80177ee:	4b24      	ldr	r3, [pc, #144]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80177f0:	7a5b      	ldrb	r3, [r3, #9]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d006      	beq.n	8017804 <Set_ExpanderIO_Output_Bytes+0x174>
		IO_Expander1B_Output_byte |= 0x80;
 80177f6:	4b1c      	ldr	r3, [pc, #112]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80177f8:	781b      	ldrb	r3, [r3, #0]
 80177fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80177fe:	b2da      	uxtb	r2, r3
 8017800:	4b19      	ldr	r3, [pc, #100]	; (8017868 <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8017802:	701a      	strb	r2, [r3, #0]

	if(IO_Expander_Output_Flags.CAN1_Term)
 8017804:	4b1e      	ldr	r3, [pc, #120]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017806:	7a9b      	ldrb	r3, [r3, #10]
 8017808:	2b00      	cmp	r3, #0
 801780a:	d006      	beq.n	801781a <Set_ExpanderIO_Output_Bytes+0x18a>
		IO_Expander3A_Output_byte |= 0x80;
 801780c:	4b19      	ldr	r3, [pc, #100]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801780e:	781b      	ldrb	r3, [r3, #0]
 8017810:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8017814:	b2da      	uxtb	r2, r3
 8017816:	4b17      	ldr	r3, [pc, #92]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8017818:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN2_Term)
 801781a:	4b19      	ldr	r3, [pc, #100]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801781c:	7adb      	ldrb	r3, [r3, #11]
 801781e:	2b00      	cmp	r3, #0
 8017820:	d006      	beq.n	8017830 <Set_ExpanderIO_Output_Bytes+0x1a0>
		IO_Expander3A_Output_byte |= 0x40;
 8017822:	4b14      	ldr	r3, [pc, #80]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8017824:	781b      	ldrb	r3, [r3, #0]
 8017826:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801782a:	b2da      	uxtb	r2, r3
 801782c:	4b11      	ldr	r3, [pc, #68]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801782e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN3_Term)
 8017830:	4b13      	ldr	r3, [pc, #76]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017832:	7b1b      	ldrb	r3, [r3, #12]
 8017834:	2b00      	cmp	r3, #0
 8017836:	d006      	beq.n	8017846 <Set_ExpanderIO_Output_Bytes+0x1b6>
		IO_Expander3A_Output_byte |= 0x20;
 8017838:	4b0e      	ldr	r3, [pc, #56]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801783a:	781b      	ldrb	r3, [r3, #0]
 801783c:	f043 0320 	orr.w	r3, r3, #32
 8017840:	b2da      	uxtb	r2, r3
 8017842:	4b0c      	ldr	r3, [pc, #48]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8017844:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.LCD_Power)
 8017846:	4b0e      	ldr	r3, [pc, #56]	; (8017880 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8017848:	7b5b      	ldrb	r3, [r3, #13]
 801784a:	2b00      	cmp	r3, #0
 801784c:	d006      	beq.n	801785c <Set_ExpanderIO_Output_Bytes+0x1cc>
		IO_Expander3A_Output_byte |= 0x10;
 801784e:	4b09      	ldr	r3, [pc, #36]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8017850:	781b      	ldrb	r3, [r3, #0]
 8017852:	f043 0310 	orr.w	r3, r3, #16
 8017856:	b2da      	uxtb	r2, r3
 8017858:	4b06      	ldr	r3, [pc, #24]	; (8017874 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801785a:	701a      	strb	r2, [r3, #0]

	Latch_IOExpander_Outputs();
 801785c:	f000 f812 	bl	8017884 <Latch_IOExpander_Outputs>
}
 8017860:	bf00      	nop
 8017862:	bd80      	pop	{r7, pc}
 8017864:	20031d66 	.word	0x20031d66
 8017868:	20031d67 	.word	0x20031d67
 801786c:	20031d65 	.word	0x20031d65
 8017870:	20031d68 	.word	0x20031d68
 8017874:	20031d64 	.word	0x20031d64
 8017878:	20031d69 	.word	0x20031d69
 801787c:	200215b8 	.word	0x200215b8
 8017880:	20020d00 	.word	0x20020d00

08017884 <Latch_IOExpander_Outputs>:

void Latch_IOExpander_Outputs(void)
{
 8017884:	b580      	push	{r7, lr}
 8017886:	af00      	add	r7, sp, #0

	MCP23S17_CS_LOW(IO_EXPANDER1);
 8017888:	2001      	movs	r0, #1
 801788a:	f7ff fb71 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 801788e:	204e      	movs	r0, #78	; 0x4e
 8017890:	f7ff fbbe 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 8017894:	2014      	movs	r0, #20
 8017896:	f7ff fbbb 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1A_Output_byte);
 801789a:	4b2f      	ldr	r3, [pc, #188]	; (8017958 <Latch_IOExpander_Outputs+0xd4>)
 801789c:	781b      	ldrb	r3, [r3, #0]
 801789e:	4618      	mov	r0, r3
 80178a0:	f7ff fbb6 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80178a4:	2001      	movs	r0, #1
 80178a6:	f7ff fb8b 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER1);
 80178aa:	2001      	movs	r0, #1
 80178ac:	f7ff fb60 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 80178b0:	204e      	movs	r0, #78	; 0x4e
 80178b2:	f7ff fbad 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80178b6:	2015      	movs	r0, #21
 80178b8:	f7ff fbaa 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1B_Output_byte);
 80178bc:	4b27      	ldr	r3, [pc, #156]	; (801795c <Latch_IOExpander_Outputs+0xd8>)
 80178be:	781b      	ldrb	r3, [r3, #0]
 80178c0:	4618      	mov	r0, r3
 80178c2:	f7ff fba5 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 80178c6:	2001      	movs	r0, #1
 80178c8:	f7ff fb7a 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80178cc:	2002      	movs	r0, #2
 80178ce:	f7ff fb4f 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80178d2:	204c      	movs	r0, #76	; 0x4c
 80178d4:	f7ff fb9c 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 80178d8:	2014      	movs	r0, #20
 80178da:	f7ff fb99 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2A_Output_byte);
 80178de:	4b20      	ldr	r3, [pc, #128]	; (8017960 <Latch_IOExpander_Outputs+0xdc>)
 80178e0:	781b      	ldrb	r3, [r3, #0]
 80178e2:	4618      	mov	r0, r3
 80178e4:	f7ff fb94 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 80178e8:	2002      	movs	r0, #2
 80178ea:	f7ff fb69 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80178ee:	2002      	movs	r0, #2
 80178f0:	f7ff fb3e 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80178f4:	204c      	movs	r0, #76	; 0x4c
 80178f6:	f7ff fb8b 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80178fa:	2015      	movs	r0, #21
 80178fc:	f7ff fb88 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2B_Output_byte);
 8017900:	4b18      	ldr	r3, [pc, #96]	; (8017964 <Latch_IOExpander_Outputs+0xe0>)
 8017902:	781b      	ldrb	r3, [r3, #0]
 8017904:	4618      	mov	r0, r3
 8017906:	f7ff fb83 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 801790a:	2002      	movs	r0, #2
 801790c:	f7ff fb58 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017910:	2003      	movs	r0, #3
 8017912:	f7ff fb2d 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 8017916:	2048      	movs	r0, #72	; 0x48
 8017918:	f7ff fb7a 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 801791c:	2014      	movs	r0, #20
 801791e:	f7ff fb77 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3A_Output_byte);
 8017922:	4b11      	ldr	r3, [pc, #68]	; (8017968 <Latch_IOExpander_Outputs+0xe4>)
 8017924:	781b      	ldrb	r3, [r3, #0]
 8017926:	4618      	mov	r0, r3
 8017928:	f7ff fb72 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 801792c:	2003      	movs	r0, #3
 801792e:	f7ff fb47 	bl	8016fc0 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 8017932:	2003      	movs	r0, #3
 8017934:	f7ff fb1c 	bl	8016f70 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 8017938:	2048      	movs	r0, #72	; 0x48
 801793a:	f7ff fb69 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 801793e:	2015      	movs	r0, #21
 8017940:	f7ff fb66 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3B_Output_byte);
 8017944:	4b09      	ldr	r3, [pc, #36]	; (801796c <Latch_IOExpander_Outputs+0xe8>)
 8017946:	781b      	ldrb	r3, [r3, #0]
 8017948:	4618      	mov	r0, r3
 801794a:	f7ff fb61 	bl	8017010 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 801794e:	2003      	movs	r0, #3
 8017950:	f7ff fb36 	bl	8016fc0 <MCP23S17_CS_HIGH>
}
 8017954:	bf00      	nop
 8017956:	bd80      	pop	{r7, pc}
 8017958:	20031d66 	.word	0x20031d66
 801795c:	20031d67 	.word	0x20031d67
 8017960:	20031d65 	.word	0x20031d65
 8017964:	20031d68 	.word	0x20031d68
 8017968:	20031d64 	.word	0x20031d64
 801796c:	20031d69 	.word	0x20031d69

08017970 <MR25H40_CS_LOW>:
//	MR25H40_CS_HIGH();
}


void MR25H40_CS_LOW(void)
{
 8017970:	b580      	push	{r7, lr}
 8017972:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_RESET);
	IO_Output_control(NV_CS, On);
 8017974:	2101      	movs	r1, #1
 8017976:	2001      	movs	r0, #1
 8017978:	f000 fdcc 	bl	8018514 <IO_Output_control>
}
 801797c:	bf00      	nop
 801797e:	bd80      	pop	{r7, pc}

08017980 <MR25H40_CS_HIGH>:

void MR25H40_CS_HIGH(void)
{
 8017980:	b580      	push	{r7, lr}
 8017982:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_SET);
	IO_Output_control(NV_CS, Off);
 8017984:	2100      	movs	r1, #0
 8017986:	2001      	movs	r0, #1
 8017988:	f000 fdc4 	bl	8018514 <IO_Output_control>
}
 801798c:	bf00      	nop
 801798e:	bd80      	pop	{r7, pc}

08017990 <MR25H40_Write_StatusByte>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_Write_StatusByte(uint8_t data)
{
 8017990:	b580      	push	{r7, lr}
 8017992:	b082      	sub	sp, #8
 8017994:	af00      	add	r7, sp, #0
 8017996:	4603      	mov	r3, r0
 8017998:	71fb      	strb	r3, [r7, #7]
	/// enable writing
	MR25H40_WriteEnable();
 801799a:	f000 f985 	bl	8017ca8 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_HIGH();
 801799e:	f7ff ffef 	bl	8017980 <MR25H40_CS_HIGH>

	MR25H40_CS_HIGH();
 80179a2:	f7ff ffed 	bl	8017980 <MR25H40_CS_HIGH>

	MR25H40_CS_LOW();
 80179a6:	f7ff ffe3 	bl	8017970 <MR25H40_CS_LOW>

	/*!< Send "Write Status byte" instruction */
	MR25H40_SendByte(MR25H40_CMD_WRSR);
 80179aa:	2001      	movs	r0, #1
 80179ac:	f000 f964 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send data to be written */
	MR25H40_SendByte(data);
 80179b0:	79fb      	ldrb	r3, [r7, #7]
 80179b2:	4618      	mov	r0, r3
 80179b4:	f000 f960 	bl	8017c78 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80179b8:	f7ff ffe2 	bl	8017980 <MR25H40_CS_HIGH>
}
 80179bc:	bf00      	nop
 80179be:	3708      	adds	r7, #8
 80179c0:	46bd      	mov	sp, r7
 80179c2:	bd80      	pop	{r7, pc}

080179c4 <MR25H40_WritePage>:
 *         or less than "MR25H40_PAGESIZE" value.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WritePage(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b084      	sub	sp, #16
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	60f8      	str	r0, [r7, #12]
 80179cc:	60b9      	str	r1, [r7, #8]
 80179ce:	4613      	mov	r3, r2
 80179d0:	80fb      	strh	r3, [r7, #6]
	/*!< Enable the write access to the NVRAM */
	MR25H40_WriteEnable();
 80179d2:	f000 f969 	bl	8017ca8 <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 80179d6:	f7ff ffcb 	bl	8017970 <MR25H40_CS_LOW>

	/*!< Send "Write to Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_WRITE);
 80179da:	2002      	movs	r0, #2
 80179dc:	f000 f94c 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send WriteAddr high nibble address byte to write to */
	if (MR25H_Size) MR25H40_SendByte((WriteAddr & 0xFF0000) >> 16);
 80179e0:	68bb      	ldr	r3, [r7, #8]
 80179e2:	0c1b      	lsrs	r3, r3, #16
 80179e4:	b2db      	uxtb	r3, r3
 80179e6:	4618      	mov	r0, r3
 80179e8:	f000 f946 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send WriteAddr medium nibble address byte to write to */
	MR25H40_SendByte((WriteAddr & 0xFF00) >> 8);
 80179ec:	68bb      	ldr	r3, [r7, #8]
 80179ee:	0a1b      	lsrs	r3, r3, #8
 80179f0:	b2db      	uxtb	r3, r3
 80179f2:	4618      	mov	r0, r3
 80179f4:	f000 f940 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send WriteAddr low nibble address byte to write to */
	MR25H40_SendByte(WriteAddr & 0xFF);
 80179f8:	68bb      	ldr	r3, [r7, #8]
 80179fa:	b2db      	uxtb	r3, r3
 80179fc:	4618      	mov	r0, r3
 80179fe:	f000 f93b 	bl	8017c78 <MR25H40_SendByte>

	/*!< while there is data to be written on the NVRAM */
	while (NumByteToWrite--)
 8017a02:	e007      	b.n	8017a14 <MR25H40_WritePage+0x50>
	{
		/*!< Send the current byte */
		MR25H40_SendByte(*pBuffer);
 8017a04:	68fb      	ldr	r3, [r7, #12]
 8017a06:	781b      	ldrb	r3, [r3, #0]
 8017a08:	4618      	mov	r0, r3
 8017a0a:	f000 f935 	bl	8017c78 <MR25H40_SendByte>
		/*!< Point on the next byte to be written */
		pBuffer++;
 8017a0e:	68fb      	ldr	r3, [r7, #12]
 8017a10:	3301      	adds	r3, #1
 8017a12:	60fb      	str	r3, [r7, #12]
	while (NumByteToWrite--)
 8017a14:	88fb      	ldrh	r3, [r7, #6]
 8017a16:	1e5a      	subs	r2, r3, #1
 8017a18:	80fa      	strh	r2, [r7, #6]
 8017a1a:	2b00      	cmp	r3, #0
 8017a1c:	d1f2      	bne.n	8017a04 <MR25H40_WritePage+0x40>
	}

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8017a1e:	f7ff ffaf 	bl	8017980 <MR25H40_CS_HIGH>

	/*!< Wait the end of NVRAM writing */
	if(MR25H40_WaitForWriteEnd() == false)
 8017a22:	f000 f94c 	bl	8017cbe <MR25H40_WaitForWriteEnd>
 8017a26:	4603      	mov	r3, r0
 8017a28:	f083 0301 	eor.w	r3, r3, #1
 8017a2c:	b2db      	uxtb	r3, r3
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d001      	beq.n	8017a36 <MR25H40_WritePage+0x72>
		return false;
 8017a32:	2300      	movs	r3, #0
 8017a34:	e000      	b.n	8017a38 <MR25H40_WritePage+0x74>
	else
		return true;
 8017a36:	2301      	movs	r3, #1
}
 8017a38:	4618      	mov	r0, r3
 8017a3a:	3710      	adds	r7, #16
 8017a3c:	46bd      	mov	sp, r7
 8017a3e:	bd80      	pop	{r7, pc}

08017a40 <MR25H40_WriteBuffer>:
 * @param  NumByteToWrite: number of bytes to write to the NVRAM.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WriteBuffer(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 8017a40:	b580      	push	{r7, lr}
 8017a42:	b086      	sub	sp, #24
 8017a44:	af00      	add	r7, sp, #0
 8017a46:	60f8      	str	r0, [r7, #12]
 8017a48:	60b9      	str	r1, [r7, #8]
 8017a4a:	4613      	mov	r3, r2
 8017a4c:	80fb      	strh	r3, [r7, #6]
	uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
 8017a4e:	2300      	movs	r3, #0
 8017a50:	75fb      	strb	r3, [r7, #23]
 8017a52:	2300      	movs	r3, #0
 8017a54:	75bb      	strb	r3, [r7, #22]
 8017a56:	2300      	movs	r3, #0
 8017a58:	757b      	strb	r3, [r7, #21]
 8017a5a:	2300      	movs	r3, #0
 8017a5c:	753b      	strb	r3, [r7, #20]
 8017a5e:	2300      	movs	r3, #0
 8017a60:	74fb      	strb	r3, [r7, #19]

	Addr = WriteAddr % MR25H40_SPI_PAGESIZE;
 8017a62:	68bb      	ldr	r3, [r7, #8]
 8017a64:	757b      	strb	r3, [r7, #21]
	count = MR25H40_SPI_PAGESIZE - Addr;
 8017a66:	7d7b      	ldrb	r3, [r7, #21]
 8017a68:	425b      	negs	r3, r3
 8017a6a:	753b      	strb	r3, [r7, #20]
	NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8017a6c:	88fb      	ldrh	r3, [r7, #6]
 8017a6e:	0a1b      	lsrs	r3, r3, #8
 8017a70:	b29b      	uxth	r3, r3
 8017a72:	75fb      	strb	r3, [r7, #23]
	NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 8017a74:	88fb      	ldrh	r3, [r7, #6]
 8017a76:	75bb      	strb	r3, [r7, #22]

	if (Addr == 0) /*!< WriteAddr is MR25H40_PAGESIZE aligned  */
 8017a78:	7d7b      	ldrb	r3, [r7, #21]
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d13c      	bne.n	8017af8 <MR25H40_WriteBuffer+0xb8>
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 8017a7e:	7dfb      	ldrb	r3, [r7, #23]
 8017a80:	2b00      	cmp	r3, #0
 8017a82:	d124      	bne.n	8017ace <MR25H40_WriteBuffer+0x8e>
		{
			if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 8017a84:	88fb      	ldrh	r3, [r7, #6]
 8017a86:	461a      	mov	r2, r3
 8017a88:	68b9      	ldr	r1, [r7, #8]
 8017a8a:	68f8      	ldr	r0, [r7, #12]
 8017a8c:	f7ff ff9a 	bl	80179c4 <MR25H40_WritePage>
 8017a90:	4603      	mov	r3, r0
 8017a92:	f083 0301 	eor.w	r3, r3, #1
 8017a96:	b2db      	uxtb	r3, r3
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	f000 80bc 	beq.w	8017c16 <MR25H40_WriteBuffer+0x1d6>
				return false;
 8017a9e:	2300      	movs	r3, #0
 8017aa0:	e0ba      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			while (NumOfPage--)
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 8017aa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017aa6:	68b9      	ldr	r1, [r7, #8]
 8017aa8:	68f8      	ldr	r0, [r7, #12]
 8017aaa:	f7ff ff8b 	bl	80179c4 <MR25H40_WritePage>
 8017aae:	4603      	mov	r3, r0
 8017ab0:	f083 0301 	eor.w	r3, r3, #1
 8017ab4:	b2db      	uxtb	r3, r3
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d001      	beq.n	8017abe <MR25H40_WriteBuffer+0x7e>
					return false;
 8017aba:	2300      	movs	r3, #0
 8017abc:	e0ac      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 8017abe:	68bb      	ldr	r3, [r7, #8]
 8017ac0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8017ac4:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 8017ac6:	68fb      	ldr	r3, [r7, #12]
 8017ac8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8017acc:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 8017ace:	7dfb      	ldrb	r3, [r7, #23]
 8017ad0:	1e5a      	subs	r2, r3, #1
 8017ad2:	75fa      	strb	r2, [r7, #23]
 8017ad4:	2b00      	cmp	r3, #0
 8017ad6:	d1e4      	bne.n	8017aa2 <MR25H40_WriteBuffer+0x62>
			}

			if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 8017ad8:	7dbb      	ldrb	r3, [r7, #22]
 8017ada:	b29b      	uxth	r3, r3
 8017adc:	461a      	mov	r2, r3
 8017ade:	68b9      	ldr	r1, [r7, #8]
 8017ae0:	68f8      	ldr	r0, [r7, #12]
 8017ae2:	f7ff ff6f 	bl	80179c4 <MR25H40_WritePage>
 8017ae6:	4603      	mov	r3, r0
 8017ae8:	f083 0301 	eor.w	r3, r3, #1
 8017aec:	b2db      	uxtb	r3, r3
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	f000 8091 	beq.w	8017c16 <MR25H40_WriteBuffer+0x1d6>
				return false;
 8017af4:	2300      	movs	r3, #0
 8017af6:	e08f      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
		}
	}
	else /*!< WriteAddr is not MR25H40_PAGESIZE aligned  */
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 8017af8:	7dfb      	ldrb	r3, [r7, #23]
 8017afa:	2b00      	cmp	r3, #0
 8017afc:	d13b      	bne.n	8017b76 <MR25H40_WriteBuffer+0x136>
		{
			if (NumOfSingle > count) /*!< (NumByteToWrite + WriteAddr) > MR25H40_PAGESIZE */
 8017afe:	7dba      	ldrb	r2, [r7, #22]
 8017b00:	7d3b      	ldrb	r3, [r7, #20]
 8017b02:	429a      	cmp	r2, r3
 8017b04:	d929      	bls.n	8017b5a <MR25H40_WriteBuffer+0x11a>
			{
				temp = NumOfSingle - count;
 8017b06:	7dba      	ldrb	r2, [r7, #22]
 8017b08:	7d3b      	ldrb	r3, [r7, #20]
 8017b0a:	1ad3      	subs	r3, r2, r3
 8017b0c:	74fb      	strb	r3, [r7, #19]

				if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 8017b0e:	7d3b      	ldrb	r3, [r7, #20]
 8017b10:	b29b      	uxth	r3, r3
 8017b12:	461a      	mov	r2, r3
 8017b14:	68b9      	ldr	r1, [r7, #8]
 8017b16:	68f8      	ldr	r0, [r7, #12]
 8017b18:	f7ff ff54 	bl	80179c4 <MR25H40_WritePage>
 8017b1c:	4603      	mov	r3, r0
 8017b1e:	f083 0301 	eor.w	r3, r3, #1
 8017b22:	b2db      	uxtb	r3, r3
 8017b24:	2b00      	cmp	r3, #0
 8017b26:	d001      	beq.n	8017b2c <MR25H40_WriteBuffer+0xec>
					return false;
 8017b28:	2300      	movs	r3, #0
 8017b2a:	e075      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  count;
 8017b2c:	7d3b      	ldrb	r3, [r7, #20]
 8017b2e:	68ba      	ldr	r2, [r7, #8]
 8017b30:	4413      	add	r3, r2
 8017b32:	60bb      	str	r3, [r7, #8]
				pBuffer += count;
 8017b34:	7d3b      	ldrb	r3, [r7, #20]
 8017b36:	68fa      	ldr	r2, [r7, #12]
 8017b38:	4413      	add	r3, r2
 8017b3a:	60fb      	str	r3, [r7, #12]

				if(MR25H40_WritePage(pBuffer, WriteAddr, temp) == false)
 8017b3c:	7cfb      	ldrb	r3, [r7, #19]
 8017b3e:	b29b      	uxth	r3, r3
 8017b40:	461a      	mov	r2, r3
 8017b42:	68b9      	ldr	r1, [r7, #8]
 8017b44:	68f8      	ldr	r0, [r7, #12]
 8017b46:	f7ff ff3d 	bl	80179c4 <MR25H40_WritePage>
 8017b4a:	4603      	mov	r3, r0
 8017b4c:	f083 0301 	eor.w	r3, r3, #1
 8017b50:	b2db      	uxtb	r3, r3
 8017b52:	2b00      	cmp	r3, #0
 8017b54:	d05f      	beq.n	8017c16 <MR25H40_WriteBuffer+0x1d6>
					return false;
 8017b56:	2300      	movs	r3, #0
 8017b58:	e05e      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
			}
			else
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 8017b5a:	88fb      	ldrh	r3, [r7, #6]
 8017b5c:	461a      	mov	r2, r3
 8017b5e:	68b9      	ldr	r1, [r7, #8]
 8017b60:	68f8      	ldr	r0, [r7, #12]
 8017b62:	f7ff ff2f 	bl	80179c4 <MR25H40_WritePage>
 8017b66:	4603      	mov	r3, r0
 8017b68:	f083 0301 	eor.w	r3, r3, #1
 8017b6c:	b2db      	uxtb	r3, r3
 8017b6e:	2b00      	cmp	r3, #0
 8017b70:	d051      	beq.n	8017c16 <MR25H40_WriteBuffer+0x1d6>
					return false;
 8017b72:	2300      	movs	r3, #0
 8017b74:	e050      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
			}
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			NumByteToWrite -= count;
 8017b76:	7d3b      	ldrb	r3, [r7, #20]
 8017b78:	b29b      	uxth	r3, r3
 8017b7a:	88fa      	ldrh	r2, [r7, #6]
 8017b7c:	1ad3      	subs	r3, r2, r3
 8017b7e:	80fb      	strh	r3, [r7, #6]
			NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8017b80:	88fb      	ldrh	r3, [r7, #6]
 8017b82:	0a1b      	lsrs	r3, r3, #8
 8017b84:	b29b      	uxth	r3, r3
 8017b86:	75fb      	strb	r3, [r7, #23]
			NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 8017b88:	88fb      	ldrh	r3, [r7, #6]
 8017b8a:	75bb      	strb	r3, [r7, #22]

			if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 8017b8c:	7d3b      	ldrb	r3, [r7, #20]
 8017b8e:	b29b      	uxth	r3, r3
 8017b90:	461a      	mov	r2, r3
 8017b92:	68b9      	ldr	r1, [r7, #8]
 8017b94:	68f8      	ldr	r0, [r7, #12]
 8017b96:	f7ff ff15 	bl	80179c4 <MR25H40_WritePage>
 8017b9a:	4603      	mov	r3, r0
 8017b9c:	f083 0301 	eor.w	r3, r3, #1
 8017ba0:	b2db      	uxtb	r3, r3
 8017ba2:	2b00      	cmp	r3, #0
 8017ba4:	d001      	beq.n	8017baa <MR25H40_WriteBuffer+0x16a>
				return false;
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	e036      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
			WriteAddr +=  count;
 8017baa:	7d3b      	ldrb	r3, [r7, #20]
 8017bac:	68ba      	ldr	r2, [r7, #8]
 8017bae:	4413      	add	r3, r2
 8017bb0:	60bb      	str	r3, [r7, #8]
			pBuffer += count;
 8017bb2:	7d3b      	ldrb	r3, [r7, #20]
 8017bb4:	68fa      	ldr	r2, [r7, #12]
 8017bb6:	4413      	add	r3, r2
 8017bb8:	60fb      	str	r3, [r7, #12]

			while (NumOfPage--)
 8017bba:	e015      	b.n	8017be8 <MR25H40_WriteBuffer+0x1a8>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 8017bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017bc0:	68b9      	ldr	r1, [r7, #8]
 8017bc2:	68f8      	ldr	r0, [r7, #12]
 8017bc4:	f7ff fefe 	bl	80179c4 <MR25H40_WritePage>
 8017bc8:	4603      	mov	r3, r0
 8017bca:	f083 0301 	eor.w	r3, r3, #1
 8017bce:	b2db      	uxtb	r3, r3
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d001      	beq.n	8017bd8 <MR25H40_WriteBuffer+0x198>
					return false;
 8017bd4:	2300      	movs	r3, #0
 8017bd6:	e01f      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 8017bd8:	68bb      	ldr	r3, [r7, #8]
 8017bda:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8017bde:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8017be6:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 8017be8:	7dfb      	ldrb	r3, [r7, #23]
 8017bea:	1e5a      	subs	r2, r3, #1
 8017bec:	75fa      	strb	r2, [r7, #23]
 8017bee:	2b00      	cmp	r3, #0
 8017bf0:	d1e4      	bne.n	8017bbc <MR25H40_WriteBuffer+0x17c>
			}

			if (NumOfSingle != 0)
 8017bf2:	7dbb      	ldrb	r3, [r7, #22]
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d00e      	beq.n	8017c16 <MR25H40_WriteBuffer+0x1d6>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 8017bf8:	7dbb      	ldrb	r3, [r7, #22]
 8017bfa:	b29b      	uxth	r3, r3
 8017bfc:	461a      	mov	r2, r3
 8017bfe:	68b9      	ldr	r1, [r7, #8]
 8017c00:	68f8      	ldr	r0, [r7, #12]
 8017c02:	f7ff fedf 	bl	80179c4 <MR25H40_WritePage>
 8017c06:	4603      	mov	r3, r0
 8017c08:	f083 0301 	eor.w	r3, r3, #1
 8017c0c:	b2db      	uxtb	r3, r3
 8017c0e:	2b00      	cmp	r3, #0
 8017c10:	d001      	beq.n	8017c16 <MR25H40_WriteBuffer+0x1d6>
					return false;
 8017c12:	2300      	movs	r3, #0
 8017c14:	e000      	b.n	8017c18 <MR25H40_WriteBuffer+0x1d8>
			}
		}
	}

	return true;
 8017c16:	2301      	movs	r3, #1
}
 8017c18:	4618      	mov	r0, r3
 8017c1a:	3718      	adds	r7, #24
 8017c1c:	46bd      	mov	sp, r7
 8017c1e:	bd80      	pop	{r7, pc}

08017c20 <MR25H40_ReadBuffer>:
 * @param  NumByteToRead: number of bytes to read from the NVRAM.
 * @retval None
 */
/****************************************************************/
void MR25H40_ReadBuffer(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	b084      	sub	sp, #16
 8017c24:	af00      	add	r7, sp, #0
 8017c26:	60f8      	str	r0, [r7, #12]
 8017c28:	60b9      	str	r1, [r7, #8]
 8017c2a:	4613      	mov	r3, r2
 8017c2c:	80fb      	strh	r3, [r7, #6]
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8017c2e:	f7ff fe9f 	bl	8017970 <MR25H40_CS_LOW>

	/*!< Send "Read from Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_READ);
 8017c32:	2003      	movs	r0, #3
 8017c34:	f000 f820 	bl	8017c78 <MR25H40_SendByte>

	/*!< Send ReadAddr high nibble address byte to read from */
	if (MR25H_Size) MR25H40_SendByte((ReadAddr & 0xFF0000) >> 16);
 8017c38:	68bb      	ldr	r3, [r7, #8]
 8017c3a:	0c1b      	lsrs	r3, r3, #16
 8017c3c:	b2db      	uxtb	r3, r3
 8017c3e:	4618      	mov	r0, r3
 8017c40:	f000 f81a 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send ReadAddr medium nibble address byte to read from */
	MR25H40_SendByte((ReadAddr& 0xFF00) >> 8);
 8017c44:	68bb      	ldr	r3, [r7, #8]
 8017c46:	0a1b      	lsrs	r3, r3, #8
 8017c48:	b2db      	uxtb	r3, r3
 8017c4a:	4618      	mov	r0, r3
 8017c4c:	f000 f814 	bl	8017c78 <MR25H40_SendByte>
	/*!< Send ReadAddr low nibble address byte to read from */
	MR25H40_SendByte(ReadAddr & 0xFF);
 8017c50:	68bb      	ldr	r3, [r7, #8]
 8017c52:	b2db      	uxtb	r3, r3
 8017c54:	4618      	mov	r0, r3
 8017c56:	f000 f80f 	bl	8017c78 <MR25H40_SendByte>

	HAL_SPI_Receive(&hspi2, pBuffer,NumByteToRead, 10);
 8017c5a:	88fa      	ldrh	r2, [r7, #6]
 8017c5c:	230a      	movs	r3, #10
 8017c5e:	68f9      	ldr	r1, [r7, #12]
 8017c60:	4804      	ldr	r0, [pc, #16]	; (8017c74 <MR25H40_ReadBuffer+0x54>)
 8017c62:	f7f0 f930 	bl	8007ec6 <HAL_SPI_Receive>
	//		pBuffer++;
	//	}


	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8017c66:	f7ff fe8b 	bl	8017980 <MR25H40_CS_HIGH>
}
 8017c6a:	bf00      	nop
 8017c6c:	3710      	adds	r7, #16
 8017c6e:	46bd      	mov	sp, r7
 8017c70:	bd80      	pop	{r7, pc}
 8017c72:	bf00      	nop
 8017c74:	2003140c 	.word	0x2003140c

08017c78 <MR25H40_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MR25H40_SendByte(uint8_t byte)
{
 8017c78:	b580      	push	{r7, lr}
 8017c7a:	b086      	sub	sp, #24
 8017c7c:	af02      	add	r7, sp, #8
 8017c7e:	4603      	mov	r3, r0
 8017c80:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 8017c82:	2300      	movs	r3, #0
 8017c84:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &byte, &rx_byte, 1, 10);
 8017c86:	f107 020f 	add.w	r2, r7, #15
 8017c8a:	1df9      	adds	r1, r7, #7
 8017c8c:	230a      	movs	r3, #10
 8017c8e:	9300      	str	r3, [sp, #0]
 8017c90:	2301      	movs	r3, #1
 8017c92:	4804      	ldr	r0, [pc, #16]	; (8017ca4 <MR25H40_SendByte+0x2c>)
 8017c94:	f7f0 fa38 	bl	8008108 <HAL_SPI_TransmitReceive>

	return rx_byte;
 8017c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8017c9a:	4618      	mov	r0, r3
 8017c9c:	3710      	adds	r7, #16
 8017c9e:	46bd      	mov	sp, r7
 8017ca0:	bd80      	pop	{r7, pc}
 8017ca2:	bf00      	nop
 8017ca4:	2003140c 	.word	0x2003140c

08017ca8 <MR25H40_WriteEnable>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_WriteEnable(void)
{//MR25H40_CS_HIGH();
 8017ca8:	b580      	push	{r7, lr}
 8017caa:	af00      	add	r7, sp, #0
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8017cac:	f7ff fe60 	bl	8017970 <MR25H40_CS_LOW>

	/*!< Send "Write Enable" instruction */
	MR25H40_SendByte(MR25H40_CMD_WREN);
 8017cb0:	2006      	movs	r0, #6
 8017cb2:	f7ff ffe1 	bl	8017c78 <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8017cb6:	f7ff fe63 	bl	8017980 <MR25H40_CS_HIGH>
}
 8017cba:	bf00      	nop
 8017cbc:	bd80      	pop	{r7, pc}

08017cbe <MR25H40_WaitForWriteEnd>:
 * @param  None
 * @retval None
 */
/****************************************************************/
bool MR25H40_WaitForWriteEnd(void)
{
 8017cbe:	b580      	push	{r7, lr}
 8017cc0:	b082      	sub	sp, #8
 8017cc2:	af00      	add	r7, sp, #0
	uint8_t NVRAMstatus = 0;
 8017cc4:	2300      	movs	r3, #0
 8017cc6:	717b      	strb	r3, [r7, #5]
	uint16_t time_cntr = 0;
 8017cc8:	2300      	movs	r3, #0
 8017cca:	80fb      	strh	r3, [r7, #6]

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8017ccc:	f7ff fe50 	bl	8017970 <MR25H40_CS_LOW>

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 8017cd0:	2005      	movs	r0, #5
 8017cd2:	f7ff ffd1 	bl	8017c78 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
    and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 8017cd6:	2055      	movs	r0, #85	; 0x55
 8017cd8:	f7ff ffce 	bl	8017c78 <MR25H40_SendByte>
 8017cdc:	4603      	mov	r3, r0
 8017cde:	717b      	strb	r3, [r7, #5]

		if(time_cntr++ > 50000)
 8017ce0:	88fb      	ldrh	r3, [r7, #6]
 8017ce2:	1c5a      	adds	r2, r3, #1
 8017ce4:	80fa      	strh	r2, [r7, #6]
 8017ce6:	f24c 3250 	movw	r2, #50000	; 0xc350
 8017cea:	4293      	cmp	r3, r2
 8017cec:	d901      	bls.n	8017cf2 <MR25H40_WaitForWriteEnd+0x34>
		{
			//error with NVRAM
			return false;
 8017cee:	2300      	movs	r3, #0
 8017cf0:	e007      	b.n	8017d02 <MR25H40_WaitForWriteEnd+0x44>
		}
	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); /* Write in progress */
 8017cf2:	797b      	ldrb	r3, [r7, #5]
 8017cf4:	f003 0301 	and.w	r3, r3, #1
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d1ec      	bne.n	8017cd6 <MR25H40_WaitForWriteEnd+0x18>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8017cfc:	f7ff fe40 	bl	8017980 <MR25H40_CS_HIGH>

	//passed
	return true;
 8017d00:	2301      	movs	r3, #1
}
 8017d02:	4618      	mov	r0, r3
 8017d04:	3708      	adds	r7, #8
 8017d06:	46bd      	mov	sp, r7
 8017d08:	bd80      	pop	{r7, pc}

08017d0a <NV_RAM_SPI_Test>:


uint8_t NV_RAM_SPI_Test(void)
{
 8017d0a:	b580      	push	{r7, lr}
 8017d0c:	b0b4      	sub	sp, #208	; 0xd0
 8017d0e:	af00      	add	r7, sp, #0
	uint16_t time_out = 0;
 8017d10:	2300      	movs	r3, #0
 8017d12:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	/*****************************************************/
	//check if NVRAM times out
	/*****************************************************/
	/*!< Select the NVRAM: Chip Select low */
	uint8_t NVRAMstatus = SPI_NVRAM_Failure;
 8017d16:	2302      	movs	r3, #2
 8017d18:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

	MR25H40_CS_LOW();
 8017d1c:	f7ff fe28 	bl	8017970 <MR25H40_CS_LOW>
	time_out = 0;
 8017d20:	2300      	movs	r3, #0
 8017d22:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 8017d26:	2005      	movs	r0, #5
 8017d28:	f7ff ffa6 	bl	8017c78 <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
     and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 8017d2c:	2055      	movs	r0, #85	; 0x55
 8017d2e:	f7ff ffa3 	bl	8017c78 <MR25H40_SendByte>
 8017d32:	4603      	mov	r3, r0
 8017d34:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

		if(time_out++ > 50000)
 8017d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8017d3c:	1c5a      	adds	r2, r3, #1
 8017d3e:	f8a7 20ce 	strh.w	r2, [r7, #206]	; 0xce
 8017d42:	f24c 3250 	movw	r2, #50000	; 0xc350
 8017d46:	4293      	cmp	r3, r2
 8017d48:	d901      	bls.n	8017d4e <NV_RAM_SPI_Test+0x44>
		{
			//error with NVRAM
			return SPI_NVRAM_Failure;
 8017d4a:	2302      	movs	r3, #2
 8017d4c:	e087      	b.n	8017e5e <NV_RAM_SPI_Test+0x154>
		}

	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); // Write in progress //
 8017d4e:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 8017d52:	f003 0301 	and.w	r3, r3, #1
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	d1e8      	bne.n	8017d2c <NV_RAM_SPI_Test+0x22>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 8017d5a:	f7ff fe11 	bl	8017980 <MR25H40_CS_HIGH>

	/*****************************************************/
	//Version 12
	//Clear the status register
	/*****************************************************/
	MR25H40_Write_StatusByte(0);
 8017d5e:	2000      	movs	r0, #0
 8017d60:	f7ff fe16 	bl	8017990 <MR25H40_Write_StatusByte>

	HAL_Delay(100);
 8017d64:	2064      	movs	r0, #100	; 0x64
 8017d66:	f7e9 f939 	bl	8000fdc <HAL_Delay>

	/*****************************************************/
	//check NVRAM integrity
	/*****************************************************/
	bool local_out = true;
 8017d6a:	2301      	movs	r3, #1
 8017d6c:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd

	//Test buffers
	uint8_t TX_Buffer[100] = {0};
 8017d70:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8017d74:	2264      	movs	r2, #100	; 0x64
 8017d76:	2100      	movs	r1, #0
 8017d78:	4618      	mov	r0, r3
 8017d7a:	f004 feee 	bl	801cb5a <memset>
	uint8_t RX_Buffer[100] = {0};
 8017d7e:	463b      	mov	r3, r7
 8017d80:	2264      	movs	r2, #100	; 0x64
 8017d82:	2100      	movs	r1, #0
 8017d84:	4618      	mov	r0, r3
 8017d86:	f004 fee8 	bl	801cb5a <memset>

	for(uint8_t i = 0; i <= 99; i++)
 8017d8a:	2300      	movs	r3, #0
 8017d8c:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 8017d90:	e00c      	b.n	8017dac <NV_RAM_SPI_Test+0xa2>
	{
		RX_Buffer[i] = 0;
 8017d92:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8017d96:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8017d9a:	4413      	add	r3, r2
 8017d9c:	2200      	movs	r2, #0
 8017d9e:	f803 2cd0 	strb.w	r2, [r3, #-208]
	for(uint8_t i = 0; i <= 99; i++)
 8017da2:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8017da6:	3301      	adds	r3, #1
 8017da8:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 8017dac:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8017db0:	2b63      	cmp	r3, #99	; 0x63
 8017db2:	d9ee      	bls.n	8017d92 <NV_RAM_SPI_Test+0x88>
	}

	//generate test data
	for(uint8_t i = 0; i <= 99; i++)
 8017db4:	2300      	movs	r3, #0
 8017db6:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 8017dba:	e00d      	b.n	8017dd8 <NV_RAM_SPI_Test+0xce>
	{
		TX_Buffer[i] = i;
 8017dbc:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8017dc0:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8017dc4:	4413      	add	r3, r2
 8017dc6:	f897 20cb 	ldrb.w	r2, [r7, #203]	; 0xcb
 8017dca:	f803 2c6c 	strb.w	r2, [r3, #-108]
	for(uint8_t i = 0; i <= 99; i++)
 8017dce:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8017dd2:	3301      	adds	r3, #1
 8017dd4:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 8017dd8:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8017ddc:	2b63      	cmp	r3, #99	; 0x63
 8017dde:	d9ed      	bls.n	8017dbc <NV_RAM_SPI_Test+0xb2>
	}

	//write data to NVRAM scratch pad
	if (MR25H40_WriteBuffer(TX_Buffer, 0, 100) == false)
 8017de0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8017de4:	2264      	movs	r2, #100	; 0x64
 8017de6:	2100      	movs	r1, #0
 8017de8:	4618      	mov	r0, r3
 8017dea:	f7ff fe29 	bl	8017a40 <MR25H40_WriteBuffer>
 8017dee:	4603      	mov	r3, r0
 8017df0:	f083 0301 	eor.w	r3, r3, #1
 8017df4:	b2db      	uxtb	r3, r3
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d001      	beq.n	8017dfe <NV_RAM_SPI_Test+0xf4>
		return SPI_NVRAM_Failure;
 8017dfa:	2302      	movs	r3, #2
 8017dfc:	e02f      	b.n	8017e5e <NV_RAM_SPI_Test+0x154>

	//read data back
	MR25H40_ReadBuffer(RX_Buffer, 0, 100);
 8017dfe:	463b      	mov	r3, r7
 8017e00:	2264      	movs	r2, #100	; 0x64
 8017e02:	2100      	movs	r1, #0
 8017e04:	4618      	mov	r0, r3
 8017e06:	f7ff ff0b 	bl	8017c20 <MR25H40_ReadBuffer>

	//compare, if not correct, show error
	for(uint8_t i = 0; i <= 99; i++)
 8017e0a:	2300      	movs	r3, #0
 8017e0c:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 8017e10:	e017      	b.n	8017e42 <NV_RAM_SPI_Test+0x138>
	{
		if((TX_Buffer[i]) != (RX_Buffer[i]))
 8017e12:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8017e16:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8017e1a:	4413      	add	r3, r2
 8017e1c:	f813 2c6c 	ldrb.w	r2, [r3, #-108]
 8017e20:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8017e24:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 8017e28:	440b      	add	r3, r1
 8017e2a:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 8017e2e:	429a      	cmp	r2, r3
 8017e30:	d002      	beq.n	8017e38 <NV_RAM_SPI_Test+0x12e>
			local_out = false;
 8017e32:	2300      	movs	r3, #0
 8017e34:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
	for(uint8_t i = 0; i <= 99; i++)
 8017e38:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8017e3c:	3301      	adds	r3, #1
 8017e3e:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 8017e42:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 8017e46:	2b63      	cmp	r3, #99	; 0x63
 8017e48:	d9e3      	bls.n	8017e12 <NV_RAM_SPI_Test+0x108>
	}

	//check if data was the same
	if(local_out == false)
 8017e4a:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8017e4e:	f083 0301 	eor.w	r3, r3, #1
 8017e52:	b2db      	uxtb	r3, r3
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d001      	beq.n	8017e5c <NV_RAM_SPI_Test+0x152>
	{
		//There is an integrity issue
		return SPI_NVRAM_Integrity;
 8017e58:	2303      	movs	r3, #3
 8017e5a:	e000      	b.n	8017e5e <NV_RAM_SPI_Test+0x154>
	}

	//all OK
	return SPI_OK;
 8017e5c:	2300      	movs	r3, #0
}
 8017e5e:	4618      	mov	r0, r3
 8017e60:	37d0      	adds	r7, #208	; 0xd0
 8017e62:	46bd      	mov	sp, r7
 8017e64:	bd80      	pop	{r7, pc}
	...

08017e68 <S29GL01GS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void S29GL01GS_Init(uint8_t *error, char *return_message)
{
 8017e68:	b5b0      	push	{r4, r5, r7, lr}
 8017e6a:	b098      	sub	sp, #96	; 0x60
 8017e6c:	af00      	add	r7, sp, #0
 8017e6e:	6078      	str	r0, [r7, #4]
 8017e70:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef Status;

	HAL_NOR_DeInit(&S29GL01GS);
 8017e72:	4884      	ldr	r0, [pc, #528]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e74:	f7ee fc16 	bl	80066a4 <HAL_NOR_DeInit>

	/* Flash Device Configuration */
	GPIO_InitTypeDef   				GPIO_InitStructure;
	S29GL01GS.Instance = FMC_NORSRAM_DEVICE;
 8017e78:	4b82      	ldr	r3, [pc, #520]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e7a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8017e7e:	601a      	str	r2, [r3, #0]

	S29GL01GS.Init.AsynchronousWait 	= FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8017e80:	4b80      	ldr	r3, [pc, #512]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e82:	2200      	movs	r2, #0
 8017e84:	631a      	str	r2, [r3, #48]	; 0x30
	S29GL01GS.Init.BurstAccessMode 		= FMC_BURST_ACCESS_MODE_DISABLE;
 8017e86:	4b7f      	ldr	r3, [pc, #508]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e88:	2200      	movs	r2, #0
 8017e8a:	619a      	str	r2, [r3, #24]
	//	S29GL01GS.Init.ContinuousClock		= FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	S29GL01GS.Init.DataAddressMux		= FMC_DATA_ADDRESS_MUX_DISABLE;
 8017e8c:	4b7d      	ldr	r3, [pc, #500]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e8e:	2200      	movs	r2, #0
 8017e90:	60da      	str	r2, [r3, #12]
	S29GL01GS.Init.ExtendedMode			= FMC_EXTENDED_MODE_DISABLE;
 8017e92:	4b7c      	ldr	r3, [pc, #496]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e94:	2200      	movs	r2, #0
 8017e96:	62da      	str	r2, [r3, #44]	; 0x2c
	S29GL01GS.Init.MemoryDataWidth		= FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8017e98:	4b7a      	ldr	r3, [pc, #488]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017e9a:	2210      	movs	r2, #16
 8017e9c:	615a      	str	r2, [r3, #20]
	S29GL01GS.Init.MemoryType           = FMC_MEMORY_TYPE_NOR;
 8017e9e:	4b79      	ldr	r3, [pc, #484]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017ea0:	2208      	movs	r2, #8
 8017ea2:	611a      	str	r2, [r3, #16]
	S29GL01GS.Init.NSBank               = FMC_NORSRAM_BANK1;
 8017ea4:	4b77      	ldr	r3, [pc, #476]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017ea6:	2200      	movs	r2, #0
 8017ea8:	609a      	str	r2, [r3, #8]
	S29GL01GS.Init.WaitSignal           = FMC_WAIT_SIGNAL_DISABLE;
 8017eaa:	4b76      	ldr	r3, [pc, #472]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017eac:	2200      	movs	r2, #0
 8017eae:	629a      	str	r2, [r3, #40]	; 0x28
	S29GL01GS.Init.WaitSignalActive     = FMC_WAIT_TIMING_BEFORE_WS;
 8017eb0:	4b74      	ldr	r3, [pc, #464]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017eb2:	2200      	movs	r2, #0
 8017eb4:	621a      	str	r2, [r3, #32]
	S29GL01GS.Init.WaitSignalPolarity   = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8017eb6:	4b73      	ldr	r3, [pc, #460]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017eb8:	2200      	movs	r2, #0
 8017eba:	61da      	str	r2, [r3, #28]
	S29GL01GS.Init.WriteBurst           = FMC_WRITE_BURST_DISABLE;
 8017ebc:	4b71      	ldr	r3, [pc, #452]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017ebe:	2200      	movs	r2, #0
 8017ec0:	635a      	str	r2, [r3, #52]	; 0x34
	//	S29GL01GS.Init.WriteFifo			= FMC_WRITE_FIFO_DISABLE;
	//	S29GL01GS.Init.PageSize				= FMC_PAGE_SIZE_NONE;
	S29GL01GS.Init.WriteOperation		= FMC_WRITE_OPERATION_ENABLE;
 8017ec2:	4b70      	ldr	r3, [pc, #448]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017ec4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017ec8:	625a      	str	r2, [r3, #36]	; 0x24

	p.AddressSetupTime 			= 1;
 8017eca:	4b6f      	ldr	r3, [pc, #444]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ecc:	2201      	movs	r2, #1
 8017ece:	601a      	str	r2, [r3, #0]
	p.AddressHoldTime 			= 1;
 8017ed0:	4b6d      	ldr	r3, [pc, #436]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ed2:	2201      	movs	r2, #1
 8017ed4:	605a      	str	r2, [r3, #4]
	p.DataSetupTime 			= 20;
 8017ed6:	4b6c      	ldr	r3, [pc, #432]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ed8:	2214      	movs	r2, #20
 8017eda:	609a      	str	r2, [r3, #8]
	p.BusTurnAroundDuration	 	= 1;
 8017edc:	4b6a      	ldr	r3, [pc, #424]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ede:	2201      	movs	r2, #1
 8017ee0:	60da      	str	r2, [r3, #12]
	p.CLKDivision 				= 2;
 8017ee2:	4b69      	ldr	r3, [pc, #420]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ee4:	2202      	movs	r2, #2
 8017ee6:	611a      	str	r2, [r3, #16]
	p.DataLatency 				= 1;
 8017ee8:	4b67      	ldr	r3, [pc, #412]	; (8018088 <S29GL01GS_Init+0x220>)
 8017eea:	2201      	movs	r2, #1
 8017eec:	615a      	str	r2, [r3, #20]
	p.AccessMode 				= FMC_ACCESS_MODE_A;
 8017eee:	4b66      	ldr	r3, [pc, #408]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ef0:	2200      	movs	r2, #0
 8017ef2:	619a      	str	r2, [r3, #24]

	/* Enable the NORSRAM device */
	HAL_NOR_Init(&S29GL01GS, &p, &ex_p);
 8017ef4:	4a65      	ldr	r2, [pc, #404]	; (801808c <S29GL01GS_Init+0x224>)
 8017ef6:	4964      	ldr	r1, [pc, #400]	; (8018088 <S29GL01GS_Init+0x220>)
 8017ef8:	4862      	ldr	r0, [pc, #392]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017efa:	f7ee fb7d 	bl	80065f8 <HAL_NOR_Init>


	//Configure Flash Reset pin
	GPIO_InitStructure.Pin = NORFLASH_PIN;
 8017efe:	2320      	movs	r3, #32
 8017f00:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8017f02:	2301      	movs	r3, #1
 8017f04:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8017f06:	2300      	movs	r3, #0
 8017f08:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 8017f0a:	2300      	movs	r3, #0
 8017f0c:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(NORFLASH_PORT, &GPIO_InitStructure);
 8017f0e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8017f12:	4619      	mov	r1, r3
 8017f14:	485e      	ldr	r0, [pc, #376]	; (8018090 <S29GL01GS_Init+0x228>)
 8017f16:	f7eb f9cf 	bl	80032b8 <HAL_GPIO_Init>

	//Set Reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 8017f1a:	2201      	movs	r2, #1
 8017f1c:	2120      	movs	r1, #32
 8017f1e:	485c      	ldr	r0, [pc, #368]	; (8018090 <S29GL01GS_Init+0x228>)
 8017f20:	f7eb fc98 	bl	8003854 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8017f24:	2064      	movs	r0, #100	; 0x64
 8017f26:	f7e9 f859 	bl	8000fdc <HAL_Delay>

	//Reset the flash device
	S29GL01GS_HW_Reset();
 8017f2a:	f000 f8bb 	bl	80180a4 <S29GL01GS_HW_Reset>

	HAL_Delay(100);
 8017f2e:	2064      	movs	r0, #100	; 0x64
 8017f30:	f7e9 f854 	bl	8000fdc <HAL_Delay>

	//Get status of the flash device
	Status = HAL_NOR_GetStatus(&S29GL01GS, Bank1_NOR1_ADDR, 100);
 8017f34:	2264      	movs	r2, #100	; 0x64
 8017f36:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8017f3a:	4852      	ldr	r0, [pc, #328]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017f3c:	f7ee fd5a 	bl	80069f4 <HAL_NOR_GetStatus>
 8017f40:	4603      	mov	r3, r0
 8017f42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//Read NOR ID and see if it is correct. If not correct, give message
	NOR_IDTypeDef NOR_ID;
	HAL_NOR_Read_ID(&S29GL01GS, &NOR_ID);
 8017f46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8017f4a:	4619      	mov	r1, r3
 8017f4c:	484d      	ldr	r0, [pc, #308]	; (8018084 <S29GL01GS_Init+0x21c>)
 8017f4e:	f7ee fbc7 	bl	80066e0 <HAL_NOR_Read_ID>

	//Manufacturer code
	if((Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code) & (Expected_Device_Code2 != NOR_ID.Device_Code2))
 8017f52:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017f56:	2b01      	cmp	r3, #1
 8017f58:	bf14      	ite	ne
 8017f5a:	2301      	movne	r3, #1
 8017f5c:	2300      	moveq	r3, #0
 8017f5e:	b2da      	uxtb	r2, r3
 8017f60:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017f64:	f242 2128 	movw	r1, #8744	; 0x2228
 8017f68:	428b      	cmp	r3, r1
 8017f6a:	bf14      	ite	ne
 8017f6c:	2301      	movne	r3, #1
 8017f6e:	2300      	moveq	r3, #0
 8017f70:	b2db      	uxtb	r3, r3
 8017f72:	4013      	ands	r3, r2
 8017f74:	b2db      	uxtb	r3, r3
 8017f76:	2b00      	cmp	r3, #0
 8017f78:	d01d      	beq.n	8017fb6 <S29GL01GS_Init+0x14e>
	{
		//Device failure or completely wrong device
		*error = 1;
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	2201      	movs	r2, #1
 8017f7e:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Internal flash failure\r\n");
 8017f80:	4b44      	ldr	r3, [pc, #272]	; (8018094 <S29GL01GS_Init+0x22c>)
 8017f82:	f107 040c 	add.w	r4, r7, #12
 8017f86:	461d      	mov	r5, r3
 8017f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017f8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017f90:	c403      	stmia	r4!, {r0, r1}
 8017f92:	7022      	strb	r2, [r4, #0]
 8017f94:	f107 0325 	add.w	r3, r7, #37	; 0x25
 8017f98:	2200      	movs	r2, #0
 8017f9a:	601a      	str	r2, [r3, #0]
 8017f9c:	605a      	str	r2, [r3, #4]
 8017f9e:	609a      	str	r2, [r3, #8]
 8017fa0:	60da      	str	r2, [r3, #12]
 8017fa2:	611a      	str	r2, [r3, #16]
 8017fa4:	615a      	str	r2, [r3, #20]
 8017fa6:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 8017fa8:	f107 030c 	add.w	r3, r7, #12
 8017fac:	4619      	mov	r1, r3
 8017fae:	6838      	ldr	r0, [r7, #0]
 8017fb0:	f004 fe2b 	bl	801cc0a <strcpy>
 8017fb4:	e05f      	b.n	8018076 <S29GL01GS_Init+0x20e>

	}
	else if (Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code)
 8017fb6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8017fba:	2b01      	cmp	r3, #1
 8017fbc:	d01d      	beq.n	8017ffa <S29GL01GS_Init+0x192>
	{
		//wrong device manufacturer
		*error = 1;
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	2201      	movs	r2, #1
 8017fc2:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect manufacturer ID for internal flash\r\n");
 8017fc4:	4b34      	ldr	r3, [pc, #208]	; (8018098 <S29GL01GS_Init+0x230>)
 8017fc6:	f107 040c 	add.w	r4, r7, #12
 8017fca:	461d      	mov	r5, r3
 8017fcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017fce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017fd4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8017fd8:	c407      	stmia	r4!, {r0, r1, r2}
 8017fda:	8023      	strh	r3, [r4, #0]
 8017fdc:	3402      	adds	r4, #2
 8017fde:	0c1b      	lsrs	r3, r3, #16
 8017fe0:	7023      	strb	r3, [r4, #0]
 8017fe2:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 8017fe6:	2200      	movs	r2, #0
 8017fe8:	801a      	strh	r2, [r3, #0]
 8017fea:	709a      	strb	r2, [r3, #2]
		strcpy((return_message), local_string);
 8017fec:	f107 030c 	add.w	r3, r7, #12
 8017ff0:	4619      	mov	r1, r3
 8017ff2:	6838      	ldr	r0, [r7, #0]
 8017ff4:	f004 fe09 	bl	801cc0a <strcpy>
 8017ff8:	e03d      	b.n	8018076 <S29GL01GS_Init+0x20e>
	}
	else if(Expected_Device_Code2 != NOR_ID.Device_Code2)
 8017ffa:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8017ffe:	f242 2228 	movw	r2, #8744	; 0x2228
 8018002:	4293      	cmp	r3, r2
 8018004:	d01a      	beq.n	801803c <S29GL01GS_Init+0x1d4>
	{
		//wrong specific device
		*error = 1;
 8018006:	687b      	ldr	r3, [r7, #4]
 8018008:	2201      	movs	r2, #1
 801800a:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect internal flash memory\r\n");
 801800c:	4b23      	ldr	r3, [pc, #140]	; (801809c <S29GL01GS_Init+0x234>)
 801800e:	f107 040c 	add.w	r4, r7, #12
 8018012:	461d      	mov	r5, r3
 8018014:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018016:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018018:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801801a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801801c:	682b      	ldr	r3, [r5, #0]
 801801e:	8023      	strh	r3, [r4, #0]
 8018020:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8018024:	2200      	movs	r2, #0
 8018026:	601a      	str	r2, [r3, #0]
 8018028:	605a      	str	r2, [r3, #4]
 801802a:	609a      	str	r2, [r3, #8]
 801802c:	60da      	str	r2, [r3, #12]
		strcpy((return_message), local_string);
 801802e:	f107 030c 	add.w	r3, r7, #12
 8018032:	4619      	mov	r1, r3
 8018034:	6838      	ldr	r0, [r7, #0]
 8018036:	f004 fde8 	bl	801cc0a <strcpy>
 801803a:	e01c      	b.n	8018076 <S29GL01GS_Init+0x20e>
	}
	else
	{
		*error = 0;
 801803c:	687b      	ldr	r3, [r7, #4]
 801803e:	2200      	movs	r2, #0
 8018040:	701a      	strb	r2, [r3, #0]
		char local_string[50] = ("Flash memory confirmed\r\n");
 8018042:	4b17      	ldr	r3, [pc, #92]	; (80180a0 <S29GL01GS_Init+0x238>)
 8018044:	f107 040c 	add.w	r4, r7, #12
 8018048:	461d      	mov	r5, r3
 801804a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801804c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801804e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8018052:	c403      	stmia	r4!, {r0, r1}
 8018054:	7022      	strb	r2, [r4, #0]
 8018056:	f107 0325 	add.w	r3, r7, #37	; 0x25
 801805a:	2200      	movs	r2, #0
 801805c:	601a      	str	r2, [r3, #0]
 801805e:	605a      	str	r2, [r3, #4]
 8018060:	609a      	str	r2, [r3, #8]
 8018062:	60da      	str	r2, [r3, #12]
 8018064:	611a      	str	r2, [r3, #16]
 8018066:	615a      	str	r2, [r3, #20]
 8018068:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 801806a:	f107 030c 	add.w	r3, r7, #12
 801806e:	4619      	mov	r1, r3
 8018070:	6838      	ldr	r0, [r7, #0]
 8018072:	f004 fdca 	bl	801cc0a <strcpy>
	}

	S29GL01GS_ReturnToReadMode(&S29GL01GS);
 8018076:	4803      	ldr	r0, [pc, #12]	; (8018084 <S29GL01GS_Init+0x21c>)
 8018078:	f000 f88f 	bl	801819a <S29GL01GS_ReturnToReadMode>
}
 801807c:	bf00      	nop
 801807e:	3760      	adds	r7, #96	; 0x60
 8018080:	46bd      	mov	sp, r7
 8018082:	bdb0      	pop	{r4, r5, r7, pc}
 8018084:	20031da4 	.word	0x20031da4
 8018088:	20031d6c 	.word	0x20031d6c
 801808c:	20031d88 	.word	0x20031d88
 8018090:	40022800 	.word	0x40022800
 8018094:	0801fab0 	.word	0x0801fab0
 8018098:	0801fae4 	.word	0x0801fae4
 801809c:	0801fb18 	.word	0x0801fb18
 80180a0:	0801fb4c 	.word	0x0801fb4c

080180a4 <S29GL01GS_HW_Reset>:

/****************************************************************/
//hw Reset og flash device
/****************************************************************/
void S29GL01GS_HW_Reset(void)
{
 80180a4:	b580      	push	{r7, lr}
 80180a6:	af00      	add	r7, sp, #0
	//reset pin low
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_RESET);
 80180a8:	2200      	movs	r2, #0
 80180aa:	2120      	movs	r1, #32
 80180ac:	4806      	ldr	r0, [pc, #24]	; (80180c8 <S29GL01GS_HW_Reset+0x24>)
 80180ae:	f7eb fbd1 	bl	8003854 <HAL_GPIO_WritePin>

	//delay
	HAL_Delay(2);
 80180b2:	2002      	movs	r0, #2
 80180b4:	f7e8 ff92 	bl	8000fdc <HAL_Delay>

	//reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 80180b8:	2201      	movs	r2, #1
 80180ba:	2120      	movs	r1, #32
 80180bc:	4802      	ldr	r0, [pc, #8]	; (80180c8 <S29GL01GS_HW_Reset+0x24>)
 80180be:	f7eb fbc9 	bl	8003854 <HAL_GPIO_WritePin>
}
 80180c2:	bf00      	nop
 80180c4:	bd80      	pop	{r7, pc}
 80180c6:	bf00      	nop
 80180c8:	40022800 	.word	0x40022800

080180cc <S29GL01GS_EraseBlock>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_EraseBlock(NOR_HandleTypeDef *hnor, uint32_t BlockAddr)
{
 80180cc:	b580      	push	{r7, lr}
 80180ce:	b082      	sub	sp, #8
 80180d0:	af00      	add	r7, sp, #0
 80180d2:	6078      	str	r0, [r7, #4]
 80180d4:	6039      	str	r1, [r7, #0]
	HAL_NOR_Erase_Block(hnor, BlockAddr, Bank1_NOR1_ADDR);
 80180d6:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80180da:	6839      	ldr	r1, [r7, #0]
 80180dc:	6878      	ldr	r0, [r7, #4]
 80180de:	f7ee fbeb 	bl	80068b8 <HAL_NOR_Erase_Block>

	return (S29GL01GS_GetStatus(hnor, BlockErase_Timeout));
 80180e2:	f44f 0120 	mov.w	r1, #10485760	; 0xa00000
 80180e6:	6878      	ldr	r0, [r7, #4]
 80180e8:	f000 f863 	bl	80181b2 <S29GL01GS_GetStatus>
 80180ec:	4603      	mov	r3, r0
	//	NOR_WRITE(NOR_ADDR_SHIFT(Bank1_NOR1_ADDR, NOR_MEMORY_8B, 0x02AA), 0x0055);
	//
	//	NOR_WRITE((Bank1_NOR1_ADDR + BlockAddr), 0x30);
	//
	//	return (S29GL01GS_GetStatus(hnor, BlockErase_Timeout));
}
 80180ee:	4618      	mov	r0, r3
 80180f0:	3708      	adds	r7, #8
 80180f2:	46bd      	mov	sp, r7
 80180f4:	bd80      	pop	{r7, pc}
	...

080180f8 <S29GL01GS_WriteHalfWord>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_WriteHalfWord(NOR_HandleTypeDef *hnor, uint32_t WriteAddr, uint16_t Data)
{
 80180f8:	b580      	push	{r7, lr}
 80180fa:	b084      	sub	sp, #16
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	60f8      	str	r0, [r7, #12]
 8018100:	60b9      	str	r1, [r7, #8]
 8018102:	4613      	mov	r3, r2
 8018104:	80fb      	strh	r3, [r7, #6]
	NOR_WRITE(ADDR_SHIFT(0x00555), 0x00AA);
 8018106:	4b10      	ldr	r3, [pc, #64]	; (8018148 <S29GL01GS_WriteHalfWord+0x50>)
 8018108:	22aa      	movs	r2, #170	; 0xaa
 801810a:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 801810c:	f3bf 8f4f 	dsb	sy
	NOR_WRITE(ADDR_SHIFT(0x002AA), 0x0055);
 8018110:	4b0e      	ldr	r3, [pc, #56]	; (801814c <S29GL01GS_WriteHalfWord+0x54>)
 8018112:	2255      	movs	r2, #85	; 0x55
 8018114:	801a      	strh	r2, [r3, #0]
 8018116:	f3bf 8f4f 	dsb	sy
	NOR_WRITE(ADDR_SHIFT(0x00555), 0x00A0);
 801811a:	4b0b      	ldr	r3, [pc, #44]	; (8018148 <S29GL01GS_WriteHalfWord+0x50>)
 801811c:	22a0      	movs	r2, #160	; 0xa0
 801811e:	801a      	strh	r2, [r3, #0]
 8018120:	f3bf 8f4f 	dsb	sy
	NOR_WRITE((Bank1_NOR1_ADDR + WriteAddr), Data);
 8018124:	68bb      	ldr	r3, [r7, #8]
 8018126:	f103 43c0 	add.w	r3, r3, #1610612736	; 0x60000000
 801812a:	461a      	mov	r2, r3
 801812c:	88fb      	ldrh	r3, [r7, #6]
 801812e:	8013      	strh	r3, [r2, #0]
 8018130:	f3bf 8f4f 	dsb	sy


	return (S29GL01GS_GetStatus(hnor, Program_Timeout));
 8018134:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8018138:	68f8      	ldr	r0, [r7, #12]
 801813a:	f000 f83a 	bl	80181b2 <S29GL01GS_GetStatus>
 801813e:	4603      	mov	r3, r0
}
 8018140:	4618      	mov	r0, r3
 8018142:	3710      	adds	r7, #16
 8018144:	46bd      	mov	sp, r7
 8018146:	bd80      	pop	{r7, pc}
 8018148:	60000aaa 	.word	0x60000aaa
 801814c:	60000554 	.word	0x60000554

08018150 <S29GL01GS_WriteBuffer>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_WriteBuffer(NOR_HandleTypeDef *hnor, uint16_t* pBuffer, uint32_t WriteAddr, uint32_t NumHalfwordToWrite)
{
 8018150:	b580      	push	{r7, lr}
 8018152:	b086      	sub	sp, #24
 8018154:	af00      	add	r7, sp, #0
 8018156:	60f8      	str	r0, [r7, #12]
 8018158:	60b9      	str	r1, [r7, #8]
 801815a:	607a      	str	r2, [r7, #4]
 801815c:	603b      	str	r3, [r7, #0]

	HAL_NOR_StatusTypeDef status = NOR_ONGOING;
 801815e:	2301      	movs	r3, #1
 8018160:	75fb      	strb	r3, [r7, #23]

	do
	{
		/*!< Transfer data to the memory */
		status = S29GL01GS_WriteHalfWord(hnor, WriteAddr, *pBuffer++);
 8018162:	68bb      	ldr	r3, [r7, #8]
 8018164:	1c9a      	adds	r2, r3, #2
 8018166:	60ba      	str	r2, [r7, #8]
 8018168:	881b      	ldrh	r3, [r3, #0]
 801816a:	461a      	mov	r2, r3
 801816c:	6879      	ldr	r1, [r7, #4]
 801816e:	68f8      	ldr	r0, [r7, #12]
 8018170:	f7ff ffc2 	bl	80180f8 <S29GL01GS_WriteHalfWord>
 8018174:	4603      	mov	r3, r0
 8018176:	75fb      	strb	r3, [r7, #23]
		WriteAddr = WriteAddr + 2;
 8018178:	687b      	ldr	r3, [r7, #4]
 801817a:	3302      	adds	r3, #2
 801817c:	607b      	str	r3, [r7, #4]
		NumHalfwordToWrite--;
 801817e:	683b      	ldr	r3, [r7, #0]
 8018180:	3b01      	subs	r3, #1
 8018182:	603b      	str	r3, [r7, #0]
	}
	while((status == NOR_SUCCESS) && (NumHalfwordToWrite != 0));
 8018184:	7dfb      	ldrb	r3, [r7, #23]
 8018186:	2b00      	cmp	r3, #0
 8018188:	d102      	bne.n	8018190 <S29GL01GS_WriteBuffer+0x40>
 801818a:	683b      	ldr	r3, [r7, #0]
 801818c:	2b00      	cmp	r3, #0
 801818e:	d1e8      	bne.n	8018162 <S29GL01GS_WriteBuffer+0x12>

	return (status);
 8018190:	7dfb      	ldrb	r3, [r7, #23]

}
 8018192:	4618      	mov	r0, r3
 8018194:	3718      	adds	r7, #24
 8018196:	46bd      	mov	sp, r7
 8018198:	bd80      	pop	{r7, pc}

0801819a <S29GL01GS_ReturnToReadMode>:
 * @param  None
 * @retval HAL_NOR_StatusTypeDef
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 801819a:	b580      	push	{r7, lr}
 801819c:	b082      	sub	sp, #8
 801819e:	af00      	add	r7, sp, #0
 80181a0:	6078      	str	r0, [r7, #4]
	return HAL_NOR_ReturnToReadMode(hnor);
 80181a2:	6878      	ldr	r0, [r7, #4]
 80181a4:	f7ee fb40 	bl	8006828 <HAL_NOR_ReturnToReadMode>
 80181a8:	4603      	mov	r3, r0
}
 80181aa:	4618      	mov	r0, r3
 80181ac:	3708      	adds	r7, #8
 80181ae:	46bd      	mov	sp, r7
 80181b0:	bd80      	pop	{r7, pc}

080181b2 <S29GL01GS_GetStatus>:
 * @retval NOR_Status: The returned value can be: NOR_SUCCESS, NOR_ERROR
 *         or NOR_TIMEOUT
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 80181b2:	b580      	push	{r7, lr}
 80181b4:	b084      	sub	sp, #16
 80181b6:	af00      	add	r7, sp, #0
 80181b8:	6078      	str	r0, [r7, #4]
 80181ba:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef status = HAL_NOR_GetStatus(hnor, Bank1_NOR1_ADDR, Timeout);
 80181bc:	683a      	ldr	r2, [r7, #0]
 80181be:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 80181c2:	6878      	ldr	r0, [r7, #4]
 80181c4:	f7ee fc16 	bl	80069f4 <HAL_NOR_GetStatus>
 80181c8:	4603      	mov	r3, r0
 80181ca:	73fb      	strb	r3, [r7, #15]

	/*!< Return the operation status */
	return (status);
 80181cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80181ce:	4618      	mov	r0, r3
 80181d0:	3710      	adds	r7, #16
 80181d2:	46bd      	mov	sp, r7
 80181d4:	bd80      	pop	{r7, pc}
	...

080181d8 <HAL_NOR_MspWait>:
	S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_1, 1024);

}

void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 80181d8:	b580      	push	{r7, lr}
 80181da:	b084      	sub	sp, #16
 80181dc:	af00      	add	r7, sp, #0
 80181de:	6078      	str	r0, [r7, #4]
 80181e0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = Timeout;
 80181e2:	683b      	ldr	r3, [r7, #0]
 80181e4:	60fb      	str	r3, [r7, #12]

	/*!< Poll on NOR memory Ready/Busy signal ----------------------------------*/
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 80181e6:	e002      	b.n	80181ee <HAL_NOR_MspWait+0x16>
	{
		timeout--;
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	3b01      	subs	r3, #1
 80181ec:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 80181ee:	2140      	movs	r1, #64	; 0x40
 80181f0:	480e      	ldr	r0, [pc, #56]	; (801822c <HAL_NOR_MspWait+0x54>)
 80181f2:	f7eb fb17 	bl	8003824 <HAL_GPIO_ReadPin>
 80181f6:	4603      	mov	r3, r0
 80181f8:	2b00      	cmp	r3, #0
 80181fa:	d002      	beq.n	8018202 <HAL_NOR_MspWait+0x2a>
 80181fc:	68fb      	ldr	r3, [r7, #12]
 80181fe:	2b00      	cmp	r3, #0
 8018200:	d1f2      	bne.n	80181e8 <HAL_NOR_MspWait+0x10>
	}

	timeout = Timeout;
 8018202:	683b      	ldr	r3, [r7, #0]
 8018204:	60fb      	str	r3, [r7, #12]

	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 8018206:	e002      	b.n	801820e <HAL_NOR_MspWait+0x36>
	{
		timeout--;
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	3b01      	subs	r3, #1
 801820c:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 801820e:	2140      	movs	r1, #64	; 0x40
 8018210:	4806      	ldr	r0, [pc, #24]	; (801822c <HAL_NOR_MspWait+0x54>)
 8018212:	f7eb fb07 	bl	8003824 <HAL_GPIO_ReadPin>
 8018216:	4603      	mov	r3, r0
 8018218:	2b00      	cmp	r3, #0
 801821a:	d102      	bne.n	8018222 <HAL_NOR_MspWait+0x4a>
 801821c:	68fb      	ldr	r3, [r7, #12]
 801821e:	2b00      	cmp	r3, #0
 8018220:	d1f2      	bne.n	8018208 <HAL_NOR_MspWait+0x30>
	}
}
 8018222:	bf00      	nop
 8018224:	3710      	adds	r7, #16
 8018226:	46bd      	mov	sp, r7
 8018228:	bd80      	pop	{r7, pc}
 801822a:	bf00      	nop
 801822c:	40020c00 	.word	0x40020c00

08018230 <SN65DSI83_WriteReg>:
	}

}

uint8_t SN65DSI83_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, uint8_t WriteAddr, uint8_t Data)
{
 8018230:	b580      	push	{r7, lr}
 8018232:	b082      	sub	sp, #8
 8018234:	af00      	add	r7, sp, #0
 8018236:	6078      	str	r0, [r7, #4]
 8018238:	4608      	mov	r0, r1
 801823a:	4611      	mov	r1, r2
 801823c:	461a      	mov	r2, r3
 801823e:	4603      	mov	r3, r0
 8018240:	70fb      	strb	r3, [r7, #3]
 8018242:	460b      	mov	r3, r1
 8018244:	70bb      	strb	r3, [r7, #2]
 8018246:	4613      	mov	r3, r2
 8018248:	707b      	strb	r3, [r7, #1]
	// Write using I2C bus. This is implemented in external source.
	Delay(1);
 801824a:	2001      	movs	r0, #1
 801824c:	f003 fafe 	bl	801b84c <Delay>
	return I2C_ByteWrite(hi2c,&Data, deviceAddr,  WriteAddr);
 8018250:	78fa      	ldrb	r2, [r7, #3]
 8018252:	78bb      	ldrb	r3, [r7, #2]
 8018254:	1c79      	adds	r1, r7, #1
 8018256:	6878      	ldr	r0, [r7, #4]
 8018258:	f000 f907 	bl	801846a <I2C_ByteWrite>
 801825c:	4603      	mov	r3, r0
 801825e:	b2db      	uxtb	r3, r3
}
 8018260:	4618      	mov	r0, r3
 8018262:	3708      	adds	r7, #8
 8018264:	46bd      	mov	sp, r7
 8018266:	bd80      	pop	{r7, pc}

08018268 <SN65DSI83_Send_Settings>:


void SN65DSI83_Send_Settings()
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b082      	sub	sp, #8
 801826c:	af00      	add	r7, sp, #0
	uint8_t VSA_Low = VSA; //VerticalSyncActive
 801826e:	230a      	movs	r3, #10
 8018270:	71fb      	strb	r3, [r7, #7]
	uint8_t VSA_High = VSA<<8;
 8018272:	2300      	movs	r3, #0
 8018274:	71bb      	strb	r3, [r7, #6]
	uint8_t	HSA_Low = (HSA * laneByteClk_kHz)/LcdClock; //HorizontalSyncActive
 8018276:	231c      	movs	r3, #28
 8018278:	717b      	strb	r3, [r7, #5]
	uint8_t	HSA_High = (HSA * laneByteClk_kHz)/LcdClock<<8;
 801827a:	2300      	movs	r3, #0
 801827c:	713b      	strb	r3, [r7, #4]
	uint8_t	HBP_Low = (HBP * laneByteClk_kHz)/LcdClock;
 801827e:	23c6      	movs	r3, #198	; 0xc6
 8018280:	70fb      	strb	r3, [r7, #3]
	uint8_t	HBP_High = (HBP * laneByteClk_kHz)/LcdClock<<8;
 8018282:	2300      	movs	r3, #0
 8018284:	70bb      	strb	r3, [r7, #2]

	uint8_t HorizontalLine_Low            = 0; /* Value depending on display orientation choice portrait/landscape */
 8018286:	2300      	movs	r3, #0
 8018288:	707b      	strb	r3, [r7, #1]
	uint8_t HorizontalLine_High            =4; /* Value depending on display orientation choice portrait/landscape */
 801828a:	2304      	movs	r3, #4
 801828c:	703b      	strb	r3, [r7, #0]



			// === Reset and Clock Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);			// SOFT_RESET
 801828e:	2300      	movs	r3, #0
 8018290:	2209      	movs	r2, #9
 8018292:	2158      	movs	r1, #88	; 0x58
 8018294:	4857      	ldr	r0, [pc, #348]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018296:	f7ff ffcb 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0A, 0x3);		// 3 PLL_EN_STAT & LVDS_CLK_RANGE & HS_CLK_SRC
 801829a:	2303      	movs	r3, #3
 801829c:	220a      	movs	r2, #10
 801829e:	2158      	movs	r1, #88	; 0x58
 80182a0:	4854      	ldr	r0, [pc, #336]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182a2:	f7ff ffc5 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0B, 0x20);		// 20 DSI_CLK_DIVIDER & REFCLK_MULTIPLIER
 80182a6:	2320      	movs	r3, #32
 80182a8:	220b      	movs	r2, #11
 80182aa:	2158      	movs	r1, #88	; 0x58
 80182ac:	4851      	ldr	r0, [pc, #324]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182ae:	f7ff ffbf 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0D, 0);			// PLL_EN
 80182b2:	2300      	movs	r3, #0
 80182b4:	220d      	movs	r2, #13
 80182b6:	2158      	movs	r1, #88	; 0x58
 80182b8:	484e      	ldr	r0, [pc, #312]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182ba:	f7ff ffb9 	bl	8018230 <SN65DSI83_WriteReg>

	// === DSI Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x10, 0x36);		// 36 CHA_DSI_LANES & SOT_ERR_TOL_DIS
 80182be:	2336      	movs	r3, #54	; 0x36
 80182c0:	2210      	movs	r2, #16
 80182c2:	2158      	movs	r1, #88	; 0x58
 80182c4:	484b      	ldr	r0, [pc, #300]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182c6:	f7ff ffb3 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x11, 0x0);			// CHA_DSI_DATA_EQ & CHA_DSI_CLK_EQ
 80182ca:	2300      	movs	r3, #0
 80182cc:	2211      	movs	r2, #17
 80182ce:	2158      	movs	r1, #88	; 0x58
 80182d0:	4848      	ldr	r0, [pc, #288]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182d2:	f7ff ffad 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x12, 0x32);		// CHA_DSI_CLK_RANGE
 80182d6:	2332      	movs	r3, #50	; 0x32
 80182d8:	2212      	movs	r2, #18
 80182da:	2158      	movs	r1, #88	; 0x58
 80182dc:	4845      	ldr	r0, [pc, #276]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182de:	f7ff ffa7 	bl	8018230 <SN65DSI83_WriteReg>

	//=== LVDS Registers ===
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x7A);		//RGB888  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x70);		//RGB666  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x78);		// DE_NEG_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
 80182e2:	2378      	movs	r3, #120	; 0x78
 80182e4:	2218      	movs	r2, #24
 80182e6:	2158      	movs	r1, #88	; 0x58
 80182e8:	4842      	ldr	r0, [pc, #264]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182ea:	f7ff ffa1 	bl	8018230 <SN65DSI83_WriteReg>

	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x19, 0x3);		// CHA_LVDS_VOCM & CHA_LVDS_VOD_SWING
 80182ee:	2303      	movs	r3, #3
 80182f0:	2219      	movs	r2, #25
 80182f2:	2158      	movs	r1, #88	; 0x58
 80182f4:	483f      	ldr	r0, [pc, #252]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80182f6:	f7ff ff9b 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1A, 0x1);		// CHA_REVERSE_LVDS & CHA_LVDS_TERM
 80182fa:	2301      	movs	r3, #1
 80182fc:	221a      	movs	r2, #26
 80182fe:	2158      	movs	r1, #88	; 0x58
 8018300:	483c      	ldr	r0, [pc, #240]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018302:	f7ff ff95 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1B, 0x18);		// CHA_LVDS_CM_ADJUST
 8018306:	2318      	movs	r3, #24
 8018308:	221b      	movs	r2, #27
 801830a:	2158      	movs	r1, #88	; 0x58
 801830c:	4839      	ldr	r0, [pc, #228]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801830e:	f7ff ff8f 	bl	8018230 <SN65DSI83_WriteReg>

	//===  Video Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x20, 0x00);			// CHA_ACTIVE_LINE_LENGTH_LOW -- Screen width
 8018312:	2300      	movs	r3, #0
 8018314:	2220      	movs	r2, #32
 8018316:	2158      	movs	r1, #88	; 0x58
 8018318:	4836      	ldr	r0, [pc, #216]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801831a:	f7ff ff89 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x21, 0x04);		// CHA_ACTIVE_LINE_LENGTH_HIGH
 801831e:	2304      	movs	r3, #4
 8018320:	2221      	movs	r2, #33	; 0x21
 8018322:	2158      	movs	r1, #88	; 0x58
 8018324:	4833      	ldr	r0, [pc, #204]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018326:	f7ff ff83 	bl	8018230 <SN65DSI83_WriteReg>
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x22, 0);			//
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x24, 0x58);		// CHA_VERTICAL_DISPLAY_SIZE_LOW
 801832a:	2358      	movs	r3, #88	; 0x58
 801832c:	2224      	movs	r2, #36	; 0x24
 801832e:	2158      	movs	r1, #88	; 0x58
 8018330:	4830      	ldr	r0, [pc, #192]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018332:	f7ff ff7d 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x25, 0x2);		// CHA_VERTICAL_DISPLAY_SIZE_HIGH
 8018336:	2302      	movs	r3, #2
 8018338:	2225      	movs	r2, #37	; 0x25
 801833a:	2158      	movs	r1, #88	; 0x58
 801833c:	482d      	ldr	r0, [pc, #180]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801833e:	f7ff ff77 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x28, 0x20);		// CHA_SYNC_DELAY_LOW
 8018342:	2320      	movs	r3, #32
 8018344:	2228      	movs	r2, #40	; 0x28
 8018346:	2158      	movs	r1, #88	; 0x58
 8018348:	482a      	ldr	r0, [pc, #168]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801834a:	f7ff ff71 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x29, 0x01);			// CHA_SYNC_DELAY_HIGH
 801834e:	2301      	movs	r3, #1
 8018350:	2229      	movs	r2, #41	; 0x29
 8018352:	2158      	movs	r1, #88	; 0x58
 8018354:	4827      	ldr	r0, [pc, #156]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018356:	f7ff ff6b 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2C, 0x50);		// 0x64 CHA_HSYNC_PULSE_WIDTH_LOW
 801835a:	2350      	movs	r3, #80	; 0x50
 801835c:	222c      	movs	r2, #44	; 0x2c
 801835e:	2158      	movs	r1, #88	; 0x58
 8018360:	4824      	ldr	r0, [pc, #144]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018362:	f7ff ff65 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2D, 0);			// CHA_HSYNC_PULSE_WIDTH_HIGH
 8018366:	2300      	movs	r3, #0
 8018368:	222d      	movs	r2, #45	; 0x2d
 801836a:	2158      	movs	r1, #88	; 0x58
 801836c:	4821      	ldr	r0, [pc, #132]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801836e:	f7ff ff5f 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x30, 0x10);		// CHA_VSYNC_PULSE_WIDTH_LOW
 8018372:	2310      	movs	r3, #16
 8018374:	2230      	movs	r2, #48	; 0x30
 8018376:	2158      	movs	r1, #88	; 0x58
 8018378:	481e      	ldr	r0, [pc, #120]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801837a:	f7ff ff59 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x31, 0);			// CHA_VSYNC_PULSE_WIDTH_HIGH
 801837e:	2300      	movs	r3, #0
 8018380:	2231      	movs	r2, #49	; 0x31
 8018382:	2158      	movs	r1, #88	; 0x58
 8018384:	481b      	ldr	r0, [pc, #108]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018386:	f7ff ff53 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x34, 0x64);		// CHA_HORIZONTAL_BACK_PORCH
 801838a:	2364      	movs	r3, #100	; 0x64
 801838c:	2234      	movs	r2, #52	; 0x34
 801838e:	2158      	movs	r1, #88	; 0x58
 8018390:	4818      	ldr	r0, [pc, #96]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 8018392:	f7ff ff4d 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x36, 0x0E);		// CHA_VERTICAL_BACK_PORCH			// Test Pattern Generation Purpose Only
 8018396:	230e      	movs	r3, #14
 8018398:	2236      	movs	r2, #54	; 0x36
 801839a:	2158      	movs	r1, #88	; 0x58
 801839c:	4815      	ldr	r0, [pc, #84]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 801839e:	f7ff ff47 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x38, 0x87);		// CHA_HORIZONTAL_FRONT_PORCH		// Test Pattern Generation Purpose Only
 80183a2:	2387      	movs	r3, #135	; 0x87
 80183a4:	2238      	movs	r2, #56	; 0x38
 80183a6:	2158      	movs	r1, #88	; 0x58
 80183a8:	4812      	ldr	r0, [pc, #72]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183aa:	f7ff ff41 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3A, 0x0E);		// CHA_VERTICAL_FRONT_PORCH			// Test Pattern Generation Purpose Only
 80183ae:	230e      	movs	r3, #14
 80183b0:	223a      	movs	r2, #58	; 0x3a
 80183b2:	2158      	movs	r1, #88	; 0x58
 80183b4:	480f      	ldr	r0, [pc, #60]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183b6:	f7ff ff3b 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3C, 0x00);			// CHA_TEST_PATTERN				// Test Pattern Generation Purpose Only
 80183ba:	2300      	movs	r3, #0
 80183bc:	223c      	movs	r2, #60	; 0x3c
 80183be:	2158      	movs	r1, #88	; 0x58
 80183c0:	480c      	ldr	r0, [pc, #48]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183c2:	f7ff ff35 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3E, 0);
 80183c6:	2300      	movs	r3, #0
 80183c8:	223e      	movs	r2, #62	; 0x3e
 80183ca:	2158      	movs	r1, #88	; 0x58
 80183cc:	4809      	ldr	r0, [pc, #36]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183ce:	f7ff ff2f 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0xD, 0x1);
 80183d2:	2301      	movs	r3, #1
 80183d4:	220d      	movs	r2, #13
 80183d6:	2158      	movs	r1, #88	; 0x58
 80183d8:	4806      	ldr	r0, [pc, #24]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183da:	f7ff ff29 	bl	8018230 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);
 80183de:	2300      	movs	r3, #0
 80183e0:	2209      	movs	r2, #9
 80183e2:	2158      	movs	r1, #88	; 0x58
 80183e4:	4803      	ldr	r0, [pc, #12]	; (80183f4 <SN65DSI83_Send_Settings+0x18c>)
 80183e6:	f7ff ff23 	bl	8018230 <SN65DSI83_WriteReg>
}
 80183ea:	bf00      	nop
 80183ec:	3708      	adds	r7, #8
 80183ee:	46bd      	mov	sp, r7
 80183f0:	bd80      	pop	{r7, pc}
 80183f2:	bf00      	nop
 80183f4:	200313c0 	.word	0x200313c0

080183f8 <DMA_Init>:
//uint8_t uBlox_inbuf[VISION_BUF_LEN] =
//{ };
extern vision_device  Pulse400_Module;

void DMA_Init (void)
{
 80183f8:	b580      	push	{r7, lr}
 80183fa:	af00      	add	r7, sp, #0
	DMA_UART_COM_EXP1_RX(Pulse400_Module.vision_inbuf, VISION_BUF_LEN);
 80183fc:	4b06      	ldr	r3, [pc, #24]	; (8018418 <DMA_Init+0x20>)
 80183fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018400:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8018404:	4618      	mov	r0, r3
 8018406:	f000 fdcf 	bl	8018fa8 <DMA_UART_COM_EXP1_RX>
//	UBLOX_Module.vision_inbuf = uBlox_inbuf;
//	DMA_UART_Ublock_RX(UBLOX_Module.vision_inbuf, VISION_BUF_LEN);
//
//	if(System_Flags.System_HW_Rev > 2)
	DMA_UART_External_RX(Config_RX_Buffer, 9);
 801840a:	2109      	movs	r1, #9
 801840c:	4803      	ldr	r0, [pc, #12]	; (801841c <DMA_Init+0x24>)
 801840e:	f000 fe41 	bl	8019094 <DMA_UART_External_RX>

}
 8018412:	bf00      	nop
 8018414:	bd80      	pop	{r7, pc}
 8018416:	bf00      	nop
 8018418:	2002afa0 	.word	0x2002afa0
 801841c:	200212ec 	.word	0x200212ec

08018420 <I2C_BufferRead>:
{
	MX_I2C2_Init();
}

bool I2C_BufferRead(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr, uint8_t ReadAddr, uint8_t len)
{
 8018420:	b580      	push	{r7, lr}
 8018422:	b088      	sub	sp, #32
 8018424:	af04      	add	r7, sp, #16
 8018426:	60f8      	str	r0, [r7, #12]
 8018428:	60b9      	str	r1, [r7, #8]
 801842a:	4611      	mov	r1, r2
 801842c:	461a      	mov	r2, r3
 801842e:	460b      	mov	r3, r1
 8018430:	71fb      	strb	r3, [r7, #7]
 8018432:	4613      	mov	r3, r2
 8018434:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(hi2c,DeviceAddr,ReadAddr,1,data,len,100) == HAL_OK)
 8018436:	79fb      	ldrb	r3, [r7, #7]
 8018438:	b299      	uxth	r1, r3
 801843a:	79bb      	ldrb	r3, [r7, #6]
 801843c:	b298      	uxth	r0, r3
 801843e:	7e3b      	ldrb	r3, [r7, #24]
 8018440:	b29b      	uxth	r3, r3
 8018442:	2264      	movs	r2, #100	; 0x64
 8018444:	9202      	str	r2, [sp, #8]
 8018446:	9301      	str	r3, [sp, #4]
 8018448:	68bb      	ldr	r3, [r7, #8]
 801844a:	9300      	str	r3, [sp, #0]
 801844c:	2301      	movs	r3, #1
 801844e:	4602      	mov	r2, r0
 8018450:	68f8      	ldr	r0, [r7, #12]
 8018452:	f7ed f833 	bl	80054bc <HAL_I2C_Mem_Read>
 8018456:	4603      	mov	r3, r0
 8018458:	2b00      	cmp	r3, #0
 801845a:	d101      	bne.n	8018460 <I2C_BufferRead+0x40>
		return true;
 801845c:	2301      	movs	r3, #1
 801845e:	e000      	b.n	8018462 <I2C_BufferRead+0x42>
	else
		return false;
 8018460:	2300      	movs	r3, #0
}
 8018462:	4618      	mov	r0, r3
 8018464:	3710      	adds	r7, #16
 8018466:	46bd      	mov	sp, r7
 8018468:	bd80      	pop	{r7, pc}

0801846a <I2C_ByteWrite>:

bool I2C_ByteWrite(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr,uint8_t WriteAddr)
{
 801846a:	b580      	push	{r7, lr}
 801846c:	b088      	sub	sp, #32
 801846e:	af04      	add	r7, sp, #16
 8018470:	60f8      	str	r0, [r7, #12]
 8018472:	60b9      	str	r1, [r7, #8]
 8018474:	4611      	mov	r1, r2
 8018476:	461a      	mov	r2, r3
 8018478:	460b      	mov	r3, r1
 801847a:	71fb      	strb	r3, [r7, #7]
 801847c:	4613      	mov	r3, r2
 801847e:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(hi2c,DeviceAddr,WriteAddr,1,data,1,100) == HAL_OK)
 8018480:	79fb      	ldrb	r3, [r7, #7]
 8018482:	b299      	uxth	r1, r3
 8018484:	79bb      	ldrb	r3, [r7, #6]
 8018486:	b29a      	uxth	r2, r3
 8018488:	2364      	movs	r3, #100	; 0x64
 801848a:	9302      	str	r3, [sp, #8]
 801848c:	2301      	movs	r3, #1
 801848e:	9301      	str	r3, [sp, #4]
 8018490:	68bb      	ldr	r3, [r7, #8]
 8018492:	9300      	str	r3, [sp, #0]
 8018494:	2301      	movs	r3, #1
 8018496:	68f8      	ldr	r0, [r7, #12]
 8018498:	f7ec feea 	bl	8005270 <HAL_I2C_Mem_Write>
 801849c:	4603      	mov	r3, r0
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d101      	bne.n	80184a6 <I2C_ByteWrite+0x3c>
		return true;
 80184a2:	2301      	movs	r3, #1
 80184a4:	e000      	b.n	80184a8 <I2C_ByteWrite+0x3e>
	else
		return false;
 80184a6:	2300      	movs	r3, #0
}
 80184a8:	4618      	mov	r0, r3
 80184aa:	3710      	adds	r7, #16
 80184ac:	46bd      	mov	sp, r7
 80184ae:	bd80      	pop	{r7, pc}

080184b0 <IO_Input_Read>:
		Siren1_PIN				,
		Siren2_PIN
};

bool IO_Input_Read(Input_Name_TypeDef Input)
{
 80184b0:	b580      	push	{r7, lr}
 80184b2:	b084      	sub	sp, #16
 80184b4:	af00      	add	r7, sp, #0
 80184b6:	4603      	mov	r3, r0
 80184b8:	71fb      	strb	r3, [r7, #7]
	//Designed for active low inputs
	bool state;

	if(Input<Inputsn)
 80184ba:	79fb      	ldrb	r3, [r7, #7]
 80184bc:	2b17      	cmp	r3, #23
 80184be:	d816      	bhi.n	80184ee <IO_Input_Read+0x3e>
	{
		switch(HAL_GPIO_ReadPin(INS_PORT[Input], Ins_PIN[Input]))
 80184c0:	79fb      	ldrb	r3, [r7, #7]
 80184c2:	4a11      	ldr	r2, [pc, #68]	; (8018508 <IO_Input_Read+0x58>)
 80184c4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80184c8:	79fb      	ldrb	r3, [r7, #7]
 80184ca:	4a10      	ldr	r2, [pc, #64]	; (801850c <IO_Input_Read+0x5c>)
 80184cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80184d0:	4619      	mov	r1, r3
 80184d2:	f7eb f9a7 	bl	8003824 <HAL_GPIO_ReadPin>
 80184d6:	4603      	mov	r3, r0
 80184d8:	2b00      	cmp	r3, #0
 80184da:	d005      	beq.n	80184e8 <IO_Input_Read+0x38>
 80184dc:	2b01      	cmp	r3, #1
 80184de:	d000      	beq.n	80184e2 <IO_Input_Read+0x32>

			state = true;
			break;

		default:
			break;
 80184e0:	e00c      	b.n	80184fc <IO_Input_Read+0x4c>
			state = false;
 80184e2:	2300      	movs	r3, #0
 80184e4:	73fb      	strb	r3, [r7, #15]
			break;
 80184e6:	e009      	b.n	80184fc <IO_Input_Read+0x4c>
			state = true;
 80184e8:	2301      	movs	r3, #1
 80184ea:	73fb      	strb	r3, [r7, #15]
			break;
 80184ec:	e006      	b.n	80184fc <IO_Input_Read+0x4c>
		}
	}
	else
	{
		Get_ExpanderIO_Input_Bytes();
 80184ee:	f7fe fe65 	bl	80171bc <Get_ExpanderIO_Input_Bytes>
		state= IO_Expander_Input_Flags_Array[Input - Inputsn];
 80184f2:	79fb      	ldrb	r3, [r7, #7]
 80184f4:	3b18      	subs	r3, #24
 80184f6:	4a06      	ldr	r2, [pc, #24]	; (8018510 <IO_Input_Read+0x60>)
 80184f8:	5cd3      	ldrb	r3, [r2, r3]
 80184fa:	73fb      	strb	r3, [r7, #15]
	}

	return state;
 80184fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80184fe:	4618      	mov	r0, r3
 8018500:	3710      	adds	r7, #16
 8018502:	46bd      	mov	sp, r7
 8018504:	bd80      	pop	{r7, pc}
 8018506:	bf00      	nop
 8018508:	20020048 	.word	0x20020048
 801850c:	08023a08 	.word	0x08023a08
 8018510:	20021440 	.word	0x20021440

08018514 <IO_Output_control>:
	return state;

}

void IO_Output_control(Output_Name_TypeDef Output, bool state)
{
 8018514:	b580      	push	{r7, lr}
 8018516:	b082      	sub	sp, #8
 8018518:	af00      	add	r7, sp, #0
 801851a:	4603      	mov	r3, r0
 801851c:	460a      	mov	r2, r1
 801851e:	71fb      	strb	r3, [r7, #7]
 8018520:	4613      	mov	r3, r2
 8018522:	71bb      	strb	r3, [r7, #6]
	if(Output<Outputsn)
 8018524:	79fb      	ldrb	r3, [r7, #7]
 8018526:	2b1e      	cmp	r3, #30
 8018528:	d81c      	bhi.n	8018564 <IO_Output_control+0x50>
	{
		if(state)
 801852a:	79bb      	ldrb	r3, [r7, #6]
 801852c:	2b00      	cmp	r3, #0
 801852e:	d00c      	beq.n	801854a <IO_Output_control+0x36>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_RESET);
 8018530:	79fb      	ldrb	r3, [r7, #7]
 8018532:	4a12      	ldr	r2, [pc, #72]	; (801857c <IO_Output_control+0x68>)
 8018534:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8018538:	79fb      	ldrb	r3, [r7, #7]
 801853a:	4a11      	ldr	r2, [pc, #68]	; (8018580 <IO_Output_control+0x6c>)
 801853c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8018540:	2200      	movs	r2, #0
 8018542:	4619      	mov	r1, r3
 8018544:	f7eb f986 	bl	8003854 <HAL_GPIO_WritePin>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
		Set_ExpanderIO_Output_Bytes();
	}


}
 8018548:	e013      	b.n	8018572 <IO_Output_control+0x5e>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_SET);
 801854a:	79fb      	ldrb	r3, [r7, #7]
 801854c:	4a0b      	ldr	r2, [pc, #44]	; (801857c <IO_Output_control+0x68>)
 801854e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8018552:	79fb      	ldrb	r3, [r7, #7]
 8018554:	4a0a      	ldr	r2, [pc, #40]	; (8018580 <IO_Output_control+0x6c>)
 8018556:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801855a:	2201      	movs	r2, #1
 801855c:	4619      	mov	r1, r3
 801855e:	f7eb f979 	bl	8003854 <HAL_GPIO_WritePin>
}
 8018562:	e006      	b.n	8018572 <IO_Output_control+0x5e>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
 8018564:	79fb      	ldrb	r3, [r7, #7]
 8018566:	3b1f      	subs	r3, #31
 8018568:	4906      	ldr	r1, [pc, #24]	; (8018584 <IO_Output_control+0x70>)
 801856a:	79ba      	ldrb	r2, [r7, #6]
 801856c:	54ca      	strb	r2, [r1, r3]
		Set_ExpanderIO_Output_Bytes();
 801856e:	f7ff f88f 	bl	8017690 <Set_ExpanderIO_Output_Bytes>
}
 8018572:	bf00      	nop
 8018574:	3708      	adds	r7, #8
 8018576:	46bd      	mov	sp, r7
 8018578:	bd80      	pop	{r7, pc}
 801857a:	bf00      	nop
 801857c:	200200a8 	.word	0x200200a8
 8018580:	08023a38 	.word	0x08023a38
 8018584:	200215b8 	.word	0x200215b8

08018588 <Init_769>:
 */

#include "F769_Init.h"

void Init_769(void)
{
 8018588:	b580      	push	{r7, lr}
 801858a:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 801858c:	f7e8 fcc8 	bl	8000f20 <HAL_Init>


	/*==============================
	 *Start up delay
	 *-=============================-*/
	HAL_Delay(100);
 8018590:	2064      	movs	r0, #100	; 0x64
 8018592:	f7e8 fd23 	bl	8000fdc <HAL_Delay>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8018596:	f000 f829 	bl	80185ec <SystemClock_Config>

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 801859a:	f7fc f85b 	bl	8014654 <MX_GPIO_Init>

	UART_Init(COM_EXP1, 115200);
 801859e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80185a2:	2000      	movs	r0, #0
 80185a4:	f000 fa8c 	bl	8018ac0 <UART_Init>
	//UART_Init(COM_EXP4,115200);

	//UART_Init(COM_External,115200);

	//=== Board support package (BSP) setup ===
	MX_FMC_Init();
 80185a8:	f7fb ff46 	bl	8014438 <MX_FMC_Init>
	DMA_Init ();
 80185ac:	f7ff ff24 	bl	80183f8 <DMA_Init>


	MX_CAN1_Init();
 80185b0:	f7fb fce6 	bl	8013f80 <MX_CAN1_Init>
	MX_CAN2_Init();
 80185b4:	f7fb fd52 	bl	801405c <MX_CAN2_Init>
	MX_I2C2_Init();
 80185b8:	f7fc f9c2 	bl	8014940 <MX_I2C2_Init>
	MX_SPI2_Init();
 80185bc:	f7fc fa58 	bl	8014a70 <MX_SPI2_Init>
	MX_SPI5_Init();
 80185c0:	f7fc fa98 	bl	8014af4 <MX_SPI5_Init>

	MX_TIM3_Init();
 80185c4:	f7fc fb40 	bl	8014c48 <MX_TIM3_Init>
	MX_TIM5_Init(10);
 80185c8:	200a      	movs	r0, #10
 80185ca:	f7fc fb83 	bl	8014cd4 <MX_TIM5_Init>


	UART_Init(COM_EXP2,115200);
 80185ce:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80185d2:	2004      	movs	r0, #4
 80185d4:	f000 fa74 	bl	8018ac0 <UART_Init>
	DMA_Init();
 80185d8:	f7ff ff0e 	bl	80183f8 <DMA_Init>

	/****************************************************************/
	//Initialise USB-OTG
	/****************************************************************/
	MX_USB_HOST_Init();
 80185dc:	f7fc fc9c 	bl	8014f18 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 80185e0:	f7fb ff10 	bl	8014404 <MX_FATFS_Init>
	 *-=============================-*/
	//MX_LWIP_Init();


	//MX_LWIP_Init();
	MCP23S17_CS_Init();
 80185e4:	f7fe fd28 	bl	8017038 <MCP23S17_CS_Init>

	//=== FMC Initialise ===


}
 80185e8:	bf00      	nop
 80185ea:	bd80      	pop	{r7, pc}

080185ec <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80185ec:	b580      	push	{r7, lr}
 80185ee:	b0b8      	sub	sp, #224	; 0xe0
 80185f0:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80185f2:	4a51      	ldr	r2, [pc, #324]	; (8018738 <SystemClock_Config+0x14c>)
 80185f4:	4b50      	ldr	r3, [pc, #320]	; (8018738 <SystemClock_Config+0x14c>)
 80185f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80185f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80185fc:	6413      	str	r3, [r2, #64]	; 0x40
 80185fe:	4b4e      	ldr	r3, [pc, #312]	; (8018738 <SystemClock_Config+0x14c>)
 8018600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8018606:	607b      	str	r3, [r7, #4]
 8018608:	687b      	ldr	r3, [r7, #4]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 801860a:	4a4c      	ldr	r2, [pc, #304]	; (801873c <SystemClock_Config+0x150>)
 801860c:	4b4b      	ldr	r3, [pc, #300]	; (801873c <SystemClock_Config+0x150>)
 801860e:	681b      	ldr	r3, [r3, #0]
 8018610:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8018614:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8018618:	6013      	str	r3, [r2, #0]
 801861a:	4b48      	ldr	r3, [pc, #288]	; (801873c <SystemClock_Config+0x150>)
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8018622:	603b      	str	r3, [r7, #0]
 8018624:	683b      	ldr	r3, [r7, #0]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8018626:	2301      	movs	r3, #1
 8018628:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801862c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8018630:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8018634:	2302      	movs	r3, #2
 8018636:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801863a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 801863e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 25;
 8018642:	2319      	movs	r3, #25
 8018644:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 336;
 8018648:	f44f 73a8 	mov.w	r3, #336	; 0x150
 801864c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8018650:	2302      	movs	r3, #2
 8018652:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8018656:	2307      	movs	r3, #7
 8018658:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 801865c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8018660:	4618      	mov	r0, r3
 8018662:	f7ee fa27 	bl	8006ab4 <HAL_RCC_OscConfig>
 8018666:	4603      	mov	r3, r0
 8018668:	2b00      	cmp	r3, #0
 801866a:	d003      	beq.n	8018674 <SystemClock_Config+0x88>
	{
		_Error_Handler(__FILE__, __LINE__);
 801866c:	216e      	movs	r1, #110	; 0x6e
 801866e:	4834      	ldr	r0, [pc, #208]	; (8018740 <SystemClock_Config+0x154>)
 8018670:	f002 ff16 	bl	801b4a0 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8018674:	230f      	movs	r3, #15
 8018676:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 801867a:	2302      	movs	r3, #2
 801867c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8018680:	2300      	movs	r3, #0
 8018682:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8018686:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 801868a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 801868e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8018692:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8018696:	f107 0398 	add.w	r3, r7, #152	; 0x98
 801869a:	2105      	movs	r1, #5
 801869c:	4618      	mov	r0, r3
 801869e:	f7ee fc7b 	bl	8006f98 <HAL_RCC_ClockConfig>
 80186a2:	4603      	mov	r3, r0
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d003      	beq.n	80186b0 <SystemClock_Config+0xc4>
	{
		_Error_Handler(__FILE__, __LINE__);
 80186a8:	217c      	movs	r1, #124	; 0x7c
 80186aa:	4825      	ldr	r0, [pc, #148]	; (8018740 <SystemClock_Config+0x154>)
 80186ac:	f002 fef8 	bl	801b4a0 <_Error_Handler>
	}

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 80186b0:	4b24      	ldr	r3, [pc, #144]	; (8018744 <SystemClock_Config+0x158>)
 80186b2:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
			|RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
			|RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C2
			|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 394;
 80186b4:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 80186b8:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80186ba:	2307      	movs	r3, #7
 80186bc:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80186be:	2302      	movs	r3, #2
 80186c0:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80186c2:	2300      	movs	r3, #0
 80186c4:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 80186c6:	2301      	movs	r3, #1
 80186c8:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80186ca:	2300      	movs	r3, #0
 80186cc:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80186ce:	2300      	movs	r3, #0
 80186d0:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80186d2:	2300      	movs	r3, #0
 80186d4:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80186d6:	2300      	movs	r3, #0
 80186d8:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80186da:	2300      	movs	r3, #0
 80186dc:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80186de:	2300      	movs	r3, #0
 80186e0:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 80186e2:	2300      	movs	r3, #0
 80186e4:	66bb      	str	r3, [r7, #104]	; 0x68
	PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80186e6:	2300      	movs	r3, #0
 80186e8:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80186ea:	2300      	movs	r3, #0
 80186ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80186f0:	f107 0308 	add.w	r3, r7, #8
 80186f4:	4618      	mov	r0, r3
 80186f6:	f7ee fe21 	bl	800733c <HAL_RCCEx_PeriphCLKConfig>
 80186fa:	4603      	mov	r3, r0
 80186fc:	2b00      	cmp	r3, #0
 80186fe:	d003      	beq.n	8018708 <SystemClock_Config+0x11c>
	{
		_Error_Handler(__FILE__, __LINE__);
 8018700:	2194      	movs	r1, #148	; 0x94
 8018702:	480f      	ldr	r0, [pc, #60]	; (8018740 <SystemClock_Config+0x154>)
 8018704:	f002 fecc 	bl	801b4a0 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8018708:	f7ee fde4 	bl	80072d4 <HAL_RCC_GetHCLKFreq>
 801870c:	4602      	mov	r2, r0
 801870e:	4b0e      	ldr	r3, [pc, #56]	; (8018748 <SystemClock_Config+0x15c>)
 8018710:	fba3 2302 	umull	r2, r3, r3, r2
 8018714:	099b      	lsrs	r3, r3, #6
 8018716:	4618      	mov	r0, r3
 8018718:	f7e9 fabd 	bl	8001c96 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 801871c:	2004      	movs	r0, #4
 801871e:	f7e9 fad5 	bl	8001ccc <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8018722:	2200      	movs	r2, #0
 8018724:	2100      	movs	r1, #0
 8018726:	f04f 30ff 	mov.w	r0, #4294967295
 801872a:	f7e9 fa7c 	bl	8001c26 <HAL_NVIC_SetPriority>
}
 801872e:	bf00      	nop
 8018730:	37e0      	adds	r7, #224	; 0xe0
 8018732:	46bd      	mov	sp, r7
 8018734:	bd80      	pop	{r7, pc}
 8018736:	bf00      	nop
 8018738:	40023800 	.word	0x40023800
 801873c:	40007000 	.word	0x40007000
 8018740:	0801fb80 	.word	0x0801fb80
 8018744:	0020af48 	.word	0x0020af48
 8018748:	10624dd3 	.word	0x10624dd3

0801874c <DSI_Init>:
//======================================
//============ Functions ================
//======================================

LCD_StateTypeDef DSI_Init(LCD_OrientationTypeDef orientation)
{
 801874c:	b580      	push	{r7, lr}
 801874e:	b084      	sub	sp, #16
 8018750:	af00      	add	r7, sp, #0
 8018752:	4603      	mov	r3, r0
 8018754:	71fb      	strb	r3, [r7, #7]
	MX_DSIHOST_DSI_Init();
 8018756:	f7fb fde9 	bl	801432c <MX_DSIHOST_DSI_Init>
	 * its XRES signal (active low) */

	/* Timing parameters for all Video modes
	 * Set Timing parameters of LTDC depending on its chosen orientation
	 */
	if(orientation == LCD_ORIENTATION_PORTRAIT)
 801875a:	79fb      	ldrb	r3, [r7, #7]
 801875c:	2b00      	cmp	r3, #0
 801875e:	d108      	bne.n	8018772 <DSI_Init+0x26>
	{
		BSP_LCD_X_Size = 600;  /* 480 */
 8018760:	4b3f      	ldr	r3, [pc, #252]	; (8018860 <DSI_Init+0x114>)
 8018762:	f44f 7216 	mov.w	r2, #600	; 0x258
 8018766:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 1024; /* 800 */
 8018768:	4b3e      	ldr	r3, [pc, #248]	; (8018864 <DSI_Init+0x118>)
 801876a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801876e:	601a      	str	r2, [r3, #0]
 8018770:	e007      	b.n	8018782 <DSI_Init+0x36>
	}
	else
	{
		/* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
		BSP_LCD_X_Size = 1024;  /* 800 */
 8018772:	4b3b      	ldr	r3, [pc, #236]	; (8018860 <DSI_Init+0x114>)
 8018774:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8018778:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 600; /* 480 */
 801877a:	4b3a      	ldr	r3, [pc, #232]	; (8018864 <DSI_Init+0x118>)
 801877c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8018780:	601a      	str	r2, [r3, #0]
	}
	HACT = BSP_LCD_X_Size;
 8018782:	4b37      	ldr	r3, [pc, #220]	; (8018860 <DSI_Init+0x114>)
 8018784:	681b      	ldr	r3, [r3, #0]
 8018786:	60fb      	str	r3, [r7, #12]
	VACT = BSP_LCD_Y_Size;
 8018788:	4b36      	ldr	r3, [pc, #216]	; (8018864 <DSI_Init+0x118>)
 801878a:	681b      	ldr	r3, [r3, #0]
 801878c:	60bb      	str	r3, [r7, #8]

	hdsivideo_handle.VirtualChannelID = 0;
 801878e:	4b36      	ldr	r3, [pc, #216]	; (8018868 <DSI_Init+0x11c>)
 8018790:	2200      	movs	r2, #0
 8018792:	601a      	str	r2, [r3, #0]
	hdsivideo_handle.ColorCoding = DSI_RGB888; //((uint32_t)0x00000005U)
 8018794:	4b34      	ldr	r3, [pc, #208]	; (8018868 <DSI_Init+0x11c>)
 8018796:	2205      	movs	r2, #5
 8018798:	605a      	str	r2, [r3, #4]
	hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 801879a:	4b33      	ldr	r3, [pc, #204]	; (8018868 <DSI_Init+0x11c>)
 801879c:	2202      	movs	r2, #2
 801879e:	621a      	str	r2, [r3, #32]
	hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 80187a0:	4b31      	ldr	r3, [pc, #196]	; (8018868 <DSI_Init+0x11c>)
 80187a2:	2204      	movs	r2, #4
 80187a4:	61da      	str	r2, [r3, #28]
	hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_LOW; //TODO may cause problems
 80187a6:	4b30      	ldr	r3, [pc, #192]	; (8018868 <DSI_Init+0x11c>)
 80187a8:	2201      	movs	r2, #1
 80187aa:	625a      	str	r2, [r3, #36]	; 0x24
	hdsivideo_handle.Mode = DSI_VID_MODE_NB_EVENTS; /* Mode Video burst ie : one LgP per line */
 80187ac:	4b2e      	ldr	r3, [pc, #184]	; (8018868 <DSI_Init+0x11c>)
 80187ae:	2201      	movs	r2, #1
 80187b0:	60da      	str	r2, [r3, #12]

	//hdsivideo_handle.NullPacketSize = 0xFFF;
	hdsivideo_handle.NullPacketSize = 0xFFF;
 80187b2:	4b2d      	ldr	r3, [pc, #180]	; (8018868 <DSI_Init+0x11c>)
 80187b4:	f640 72ff 	movw	r2, #4095	; 0xfff
 80187b8:	619a      	str	r2, [r3, #24]
	hdsivideo_handle.NumberOfChunks = 0;
 80187ba:	4b2b      	ldr	r3, [pc, #172]	; (8018868 <DSI_Init+0x11c>)
 80187bc:	2200      	movs	r2, #0
 80187be:	615a      	str	r2, [r3, #20]
	hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */
 80187c0:	4a29      	ldr	r2, [pc, #164]	; (8018868 <DSI_Init+0x11c>)
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	6113      	str	r3, [r2, #16]
	hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80187c6:	4b28      	ldr	r3, [pc, #160]	; (8018868 <DSI_Init+0x11c>)
 80187c8:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80187cc:	629a      	str	r2, [r3, #40]	; 0x28
	hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80187ce:	4b26      	ldr	r3, [pc, #152]	; (8018868 <DSI_Init+0x11c>)
 80187d0:	f44f 72e3 	mov.w	r2, #454	; 0x1c6
 80187d4:	62da      	str	r2, [r3, #44]	; 0x2c
	hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	f24f 4224 	movw	r2, #62500	; 0xf424
 80187dc:	fb02 f203 	mul.w	r2, r2, r3
 80187e0:	4b22      	ldr	r3, [pc, #136]	; (801886c <DSI_Init+0x120>)
 80187e2:	4413      	add	r3, r2
 80187e4:	4a22      	ldr	r2, [pc, #136]	; (8018870 <DSI_Init+0x124>)
 80187e6:	fba2 2303 	umull	r2, r3, r2, r3
 80187ea:	0b9b      	lsrs	r3, r3, #14
 80187ec:	4a1e      	ldr	r2, [pc, #120]	; (8018868 <DSI_Init+0x11c>)
 80187ee:	6313      	str	r3, [r2, #48]	; 0x30
	hdsivideo_handle.VerticalSyncActive        = VSA;
 80187f0:	4b1d      	ldr	r3, [pc, #116]	; (8018868 <DSI_Init+0x11c>)
 80187f2:	220a      	movs	r2, #10
 80187f4:	635a      	str	r2, [r3, #52]	; 0x34
	hdsivideo_handle.VerticalBackPorch         = VBP;
 80187f6:	4b1c      	ldr	r3, [pc, #112]	; (8018868 <DSI_Init+0x11c>)
 80187f8:	2246      	movs	r2, #70	; 0x46
 80187fa:	639a      	str	r2, [r3, #56]	; 0x38
	hdsivideo_handle.VerticalFrontPorch        = VFP;
 80187fc:	4b1a      	ldr	r3, [pc, #104]	; (8018868 <DSI_Init+0x11c>)
 80187fe:	2246      	movs	r2, #70	; 0x46
 8018800:	63da      	str	r2, [r3, #60]	; 0x3c
//	hdsivideo_handle.HorizontalSyncActive      = 50;
	//hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;

	hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8018802:	4a19      	ldr	r2, [pc, #100]	; (8018868 <DSI_Init+0x11c>)
 8018804:	68bb      	ldr	r3, [r7, #8]
 8018806:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable or disable sending LP command while streaming is active in video mode */
	hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8018808:	4b17      	ldr	r3, [pc, #92]	; (8018868 <DSI_Init+0x11c>)
 801880a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 801880e:	645a      	str	r2, [r3, #68]	; 0x44

	/* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPLargestPacketSize = 16;
 8018810:	4b15      	ldr	r3, [pc, #84]	; (8018868 <DSI_Init+0x11c>)
 8018812:	2210      	movs	r2, #16
 8018814:	649a      	str	r2, [r3, #72]	; 0x48

	/* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8018816:	4b14      	ldr	r3, [pc, #80]	; (8018868 <DSI_Init+0x11c>)
 8018818:	2200      	movs	r2, #0
 801881a:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
	/* while streaming is active in video mode                                                                         */
	hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 801881c:	4b12      	ldr	r3, [pc, #72]	; (8018868 <DSI_Init+0x11c>)
 801881e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8018822:	651a      	str	r2, [r3, #80]	; 0x50
	hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8018824:	4b10      	ldr	r3, [pc, #64]	; (8018868 <DSI_Init+0x11c>)
 8018826:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801882a:	655a      	str	r2, [r3, #84]	; 0x54
	hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 801882c:	4b0e      	ldr	r3, [pc, #56]	; (8018868 <DSI_Init+0x11c>)
 801882e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8018832:	659a      	str	r2, [r3, #88]	; 0x58
	hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8018834:	4b0c      	ldr	r3, [pc, #48]	; (8018868 <DSI_Init+0x11c>)
 8018836:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801883a:	65da      	str	r2, [r3, #92]	; 0x5c
	hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 801883c:	4b0a      	ldr	r3, [pc, #40]	; (8018868 <DSI_Init+0x11c>)
 801883e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018842:	661a      	str	r2, [r3, #96]	; 0x60
	hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8018844:	4b08      	ldr	r3, [pc, #32]	; (8018868 <DSI_Init+0x11c>)
 8018846:	f44f 7280 	mov.w	r2, #256	; 0x100
 801884a:	665a      	str	r2, [r3, #100]	; 0x64

	/* Configure DSI Video mode timings with settings set above */
	HAL_DSI_ConfigVideoMode(&(hdsi), &(hdsivideo_handle));
 801884c:	4906      	ldr	r1, [pc, #24]	; (8018868 <DSI_Init+0x11c>)
 801884e:	4809      	ldr	r0, [pc, #36]	; (8018874 <DSI_Init+0x128>)
 8018850:	f7ea fa9e 	bl	8002d90 <HAL_DSI_ConfigVideoMode>

	return LCD_OK;
 8018854:	2300      	movs	r3, #0
}
 8018856:	4618      	mov	r0, r3
 8018858:	3710      	adds	r7, #16
 801885a:	46bd      	mov	sp, r7
 801885c:	bd80      	pop	{r7, pc}
 801885e:	bf00      	nop
 8018860:	20021380 	.word	0x20021380
 8018864:	20021408 	.word	0x20021408
 8018868:	20020a78 	.word	0x20020a78
 801886c:	01908b10 	.word	0x01908b10
 8018870:	bea67251 	.word	0xbea67251
 8018874:	20030f20 	.word	0x20030f20

08018878 <LTDC_Init>:

LCD_StateTypeDef LTDC_Init()
{
 8018878:	b580      	push	{r7, lr}
 801887a:	af00      	add	r7, sp, #0
	static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
	/* Timing Configuration */
	hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 801887c:	4b23      	ldr	r3, [pc, #140]	; (801890c <LTDC_Init+0x94>)
 801887e:	2263      	movs	r2, #99	; 0x63
 8018880:	615a      	str	r2, [r3, #20]
	hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8018882:	4b22      	ldr	r3, [pc, #136]	; (801890c <LTDC_Init+0x94>)
 8018884:	f240 1203 	movw	r2, #259	; 0x103
 8018888:	61da      	str	r2, [r3, #28]
	hltdc_discovery.Init.AccumulatedActiveW = (BSP_LCD_X_Size + HSA + HBP - 1);
 801888a:	4b21      	ldr	r3, [pc, #132]	; (8018910 <LTDC_Init+0x98>)
 801888c:	681b      	ldr	r3, [r3, #0]
 801888e:	f203 1303 	addw	r3, r3, #259	; 0x103
 8018892:	4a1e      	ldr	r2, [pc, #120]	; (801890c <LTDC_Init+0x94>)
 8018894:	6253      	str	r3, [r2, #36]	; 0x24
	hltdc_discovery.Init.TotalWidth = (BSP_LCD_X_Size + HSA + HBP + HFP - 1);
 8018896:	4b1e      	ldr	r3, [pc, #120]	; (8018910 <LTDC_Init+0x98>)
 8018898:	681b      	ldr	r3, [r3, #0]
 801889a:	f203 13a3 	addw	r3, r3, #419	; 0x1a3
 801889e:	4a1b      	ldr	r2, [pc, #108]	; (801890c <LTDC_Init+0x94>)
 80188a0:	62d3      	str	r3, [r2, #44]	; 0x2c

	/* Initialize the LCD pixel width and pixel height */
	hltdc_discovery.LayerCfg->ImageWidth  = BSP_LCD_X_Size;
 80188a2:	4b1b      	ldr	r3, [pc, #108]	; (8018910 <LTDC_Init+0x98>)
 80188a4:	681b      	ldr	r3, [r3, #0]
 80188a6:	4a19      	ldr	r2, [pc, #100]	; (801890c <LTDC_Init+0x94>)
 80188a8:	6613      	str	r3, [r2, #96]	; 0x60
	hltdc_discovery.LayerCfg->ImageHeight = BSP_LCD_Y_Size;
 80188aa:	4b1a      	ldr	r3, [pc, #104]	; (8018914 <LTDC_Init+0x9c>)
 80188ac:	681b      	ldr	r3, [r3, #0]
 80188ae:	4a17      	ldr	r2, [pc, #92]	; (801890c <LTDC_Init+0x94>)
 80188b0:	6653      	str	r3, [r2, #100]	; 0x64

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80188b2:	4b19      	ldr	r3, [pc, #100]	; (8018918 <LTDC_Init+0xa0>)
 80188b4:	2208      	movs	r2, #8
 80188b6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 400;
 80188b8:	4b17      	ldr	r3, [pc, #92]	; (8018918 <LTDC_Init+0xa0>)
 80188ba:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80188be:	615a      	str	r2, [r3, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7; //7
 80188c0:	4b15      	ldr	r3, [pc, #84]	; (8018918 <LTDC_Init+0xa0>)
 80188c2:	2207      	movs	r2, #7
 80188c4:	61da      	str	r2, [r3, #28]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80188c6:	4b14      	ldr	r3, [pc, #80]	; (8018918 <LTDC_Init+0xa0>)
 80188c8:	2200      	movs	r2, #0
 80188ca:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80188cc:	4812      	ldr	r0, [pc, #72]	; (8018918 <LTDC_Init+0xa0>)
 80188ce:	f7ee fd35 	bl	800733c <HAL_RCCEx_PeriphCLKConfig>

	/* Background value */
	hltdc_discovery.Init.Backcolor.Blue = 0;
 80188d2:	4b0e      	ldr	r3, [pc, #56]	; (801890c <LTDC_Init+0x94>)
 80188d4:	2200      	movs	r2, #0
 80188d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc_discovery.Init.Backcolor.Green = 0;
 80188da:	4b0c      	ldr	r3, [pc, #48]	; (801890c <LTDC_Init+0x94>)
 80188dc:	2200      	movs	r2, #0
 80188de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc_discovery.Init.Backcolor.Red = 0;
 80188e2:	4b0a      	ldr	r3, [pc, #40]	; (801890c <LTDC_Init+0x94>)
 80188e4:	2200      	movs	r2, #0
 80188e6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80188ea:	4b08      	ldr	r3, [pc, #32]	; (801890c <LTDC_Init+0x94>)
 80188ec:	2200      	movs	r2, #0
 80188ee:	611a      	str	r2, [r3, #16]
	hltdc_discovery.Instance = LTDC;
 80188f0:	4b06      	ldr	r3, [pc, #24]	; (801890c <LTDC_Init+0x94>)
 80188f2:	4a0a      	ldr	r2, [pc, #40]	; (801891c <LTDC_Init+0xa4>)
 80188f4:	601a      	str	r2, [r3, #0]

	/* Get LTDC Configuration from DSI Configuration */
	HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80188f6:	490a      	ldr	r1, [pc, #40]	; (8018920 <LTDC_Init+0xa8>)
 80188f8:	4804      	ldr	r0, [pc, #16]	; (801890c <LTDC_Init+0x94>)
 80188fa:	f7ed fe2d 	bl	8006558 <HAL_LTDCEx_StructInitFromVideoConfig>

	/* Initialize the LTDC */
	HAL_LTDC_Init(&hltdc_discovery);
 80188fe:	4803      	ldr	r0, [pc, #12]	; (801890c <LTDC_Init+0x94>)
 8018900:	f7ed fa9e 	bl	8005e40 <HAL_LTDC_Init>
}
 8018904:	bf00      	nop
 8018906:	4618      	mov	r0, r3
 8018908:	bd80      	pop	{r7, pc}
 801890a:	bf00      	nop
 801890c:	20031cb8 	.word	0x20031cb8
 8018910:	20021380 	.word	0x20021380
 8018914:	20021408 	.word	0x20021408
 8018918:	20020ae4 	.word	0x20020ae4
 801891c:	40016800 	.word	0x40016800
 8018920:	20020a78 	.word	0x20020a78

08018924 <LCD_Reset>:
 * @brief  BSP LCD Reset
 *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
 *         and desactivating it later.
 */
void LCD_Reset(void)
{
 8018924:	b580      	push	{r7, lr}
 8018926:	af00      	add	r7, sp, #0
	/* Activate XRES active low */
	IO_Output_control(DSI_Reset, On);
 8018928:	2101      	movs	r1, #1
 801892a:	201b      	movs	r0, #27
 801892c:	f7ff fdf2 	bl	8018514 <IO_Output_control>

	HAL_Delay(20); /* wait 20 ms */
 8018930:	2014      	movs	r0, #20
 8018932:	f7e8 fb53 	bl	8000fdc <HAL_Delay>

	/* Desactivate XRES */
	IO_Output_control(DSI_Reset, Off);
 8018936:	2100      	movs	r1, #0
 8018938:	201b      	movs	r0, #27
 801893a:	f7ff fdeb 	bl	8018514 <IO_Output_control>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(10);
 801893e:	200a      	movs	r0, #10
 8018940:	f7e8 fb4c 	bl	8000fdc <HAL_Delay>
}
 8018944:	bf00      	nop
 8018946:	bd80      	pop	{r7, pc}

08018948 <LCD_Init>:

LCD_StateTypeDef LCD_Init()
{
 8018948:	b580      	push	{r7, lr}
 801894a:	af00      	add	r7, sp, #0
	LCD_Reset();
 801894c:	f7ff ffea 	bl	8018924 <LCD_Reset>
	BSP_LCD_MspInit();
 8018950:	f7fd fb3e 	bl	8015fd0 <BSP_LCD_MspInit>
	DSI_Init(LCD_ORIENTATION_LANDSCAPE);
 8018954:	2001      	movs	r0, #1
 8018956:	f7ff fef9 	bl	801874c <DSI_Init>
	LTDC_Init();
 801895a:	f7ff ff8d 	bl	8018878 <LTDC_Init>
	HAL_DSI_Start(&hdsi);
 801895e:	480d      	ldr	r0, [pc, #52]	; (8018994 <LCD_Init+0x4c>)
 8018960:	f7ea fc80 	bl	8003264 <HAL_DSI_Start>
	SRAM_Init();
 8018964:	f000 f832 	bl	80189cc <SRAM_Init>

	/* Initialize the font */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8018968:	480b      	ldr	r0, [pc, #44]	; (8018998 <LCD_Init+0x50>)
 801896a:	f7fd f8fd 	bl	8015b68 <BSP_LCD_SetFont>

	BSP_LCD_LayerDefaultInit(0, LCD_FRAMEBUFFER1_ADDR);
 801896e:	f04f 41c8 	mov.w	r1, #1677721600	; 0x64000000
 8018972:	2000      	movs	r0, #0
 8018974:	f7fd f814 	bl	80159a0 <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SetLayerVisible (0, ENABLE);
 8018978:	2101      	movs	r1, #1
 801897a:	2000      	movs	r0, #0
 801897c:	f7fd f880 	bl	8015a80 <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 8018980:	2100      	movs	r1, #0
 8018982:	2001      	movs	r0, #1
 8018984:	f7fd f87c 	bl	8015a80 <BSP_LCD_SetLayerVisible>

	/* Select the LCD Background Layer  */
	BSP_LCD_SelectLayer(0);
 8018988:	2000      	movs	r0, #0
 801898a:	f7fd f869 	bl	8015a60 <BSP_LCD_SelectLayer>
	return LCD_OK;
 801898e:	2300      	movs	r3, #0
}
 8018990:	4618      	mov	r0, r3
 8018992:	bd80      	pop	{r7, pc}
 8018994:	20030f20 	.word	0x20030f20
 8018998:	20020020 	.word	0x20020020

0801899c <SPI_Test>:
 * SPI_FailTypedef Enum
 *
 *-----------------------------------------*/

SPI_FailTypedef SPI_Test(void)
{
 801899c:	b580      	push	{r7, lr}
 801899e:	b082      	sub	sp, #8
 80189a0:	af00      	add	r7, sp, #0
//	uint16_t time_out = 0;

	/*****************************************************/
	//check if RTC times out
	/*****************************************************/
	select_RTC();
 80189a2:	f7fd fd1d 	bl	80163e0 <select_RTC>

	for (uint8_t k = 0; k < 5; k++)
 80189a6:	2300      	movs	r3, #0
 80189a8:	71fb      	strb	r3, [r7, #7]
 80189aa:	e002      	b.n	80189b2 <SPI_Test+0x16>
 80189ac:	79fb      	ldrb	r3, [r7, #7]
 80189ae:	3301      	adds	r3, #1
 80189b0:	71fb      	strb	r3, [r7, #7]
 80189b2:	79fb      	ldrb	r3, [r7, #7]
 80189b4:	2b04      	cmp	r3, #4
 80189b6:	d9f9      	bls.n	80189ac <SPI_Test+0x10>
//
//	for (k = 0; k < 5; k++)
//	{
//		;
//	}
	release_RTC();
 80189b8:	f7fd fd1a 	bl	80163f0 <release_RTC>

	return NV_RAM_SPI_Test();
 80189bc:	f7ff f9a5 	bl	8017d0a <NV_RAM_SPI_Test>
 80189c0:	4603      	mov	r3, r0


}
 80189c2:	4618      	mov	r0, r3
 80189c4:	3708      	adds	r7, #8
 80189c6:	46bd      	mov	sp, r7
 80189c8:	bd80      	pop	{r7, pc}
	...

080189cc <SRAM_Init>:
SRAM_HandleTypeDef SRAM_Dev;
FMC_NORSRAM_TimingTypeDef p;
FMC_NORSRAM_TimingTypeDef ex_p;

void SRAM_Init(void)
{
 80189cc:	b580      	push	{r7, lr}
 80189ce:	af00      	add	r7, sp, #0


	HAL_SRAM_DeInit(&SRAM_Dev);
 80189d0:	4824      	ldr	r0, [pc, #144]	; (8018a64 <SRAM_Init+0x98>)
 80189d2:	f7ef ff39 	bl	8008848 <HAL_SRAM_DeInit>

	SRAM_Dev.Instance = FMC_NORSRAM_DEVICE;
 80189d6:	4b23      	ldr	r3, [pc, #140]	; (8018a64 <SRAM_Init+0x98>)
 80189d8:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80189dc:	601a      	str	r2, [r3, #0]

	SRAM_Dev.Init.NSBank = FMC_NORSRAM_BANK2;
 80189de:	4b21      	ldr	r3, [pc, #132]	; (8018a64 <SRAM_Init+0x98>)
 80189e0:	2202      	movs	r2, #2
 80189e2:	609a      	str	r2, [r3, #8]
	SRAM_Dev.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80189e4:	4b1f      	ldr	r3, [pc, #124]	; (8018a64 <SRAM_Init+0x98>)
 80189e6:	2200      	movs	r2, #0
 80189e8:	60da      	str	r2, [r3, #12]
	SRAM_Dev.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80189ea:	4b1e      	ldr	r3, [pc, #120]	; (8018a64 <SRAM_Init+0x98>)
 80189ec:	2200      	movs	r2, #0
 80189ee:	611a      	str	r2, [r3, #16]
	SRAM_Dev.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80189f0:	4b1c      	ldr	r3, [pc, #112]	; (8018a64 <SRAM_Init+0x98>)
 80189f2:	2210      	movs	r2, #16
 80189f4:	615a      	str	r2, [r3, #20]
	SRAM_Dev.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80189f6:	4b1b      	ldr	r3, [pc, #108]	; (8018a64 <SRAM_Init+0x98>)
 80189f8:	2200      	movs	r2, #0
 80189fa:	619a      	str	r2, [r3, #24]
	SRAM_Dev.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80189fc:	4b19      	ldr	r3, [pc, #100]	; (8018a64 <SRAM_Init+0x98>)
 80189fe:	2200      	movs	r2, #0
 8018a00:	631a      	str	r2, [r3, #48]	; 0x30
	SRAM_Dev.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8018a02:	4b18      	ldr	r3, [pc, #96]	; (8018a64 <SRAM_Init+0x98>)
 8018a04:	2200      	movs	r2, #0
 8018a06:	61da      	str	r2, [r3, #28]
	SRAM_Dev.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8018a08:	4b16      	ldr	r3, [pc, #88]	; (8018a64 <SRAM_Init+0x98>)
 8018a0a:	2200      	movs	r2, #0
 8018a0c:	621a      	str	r2, [r3, #32]
	SRAM_Dev.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8018a0e:	4b15      	ldr	r3, [pc, #84]	; (8018a64 <SRAM_Init+0x98>)
 8018a10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8018a14:	625a      	str	r2, [r3, #36]	; 0x24
	SRAM_Dev.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8018a16:	4b13      	ldr	r3, [pc, #76]	; (8018a64 <SRAM_Init+0x98>)
 8018a18:	2200      	movs	r2, #0
 8018a1a:	629a      	str	r2, [r3, #40]	; 0x28
	SRAM_Dev.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8018a1c:	4b11      	ldr	r3, [pc, #68]	; (8018a64 <SRAM_Init+0x98>)
 8018a1e:	2200      	movs	r2, #0
 8018a20:	62da      	str	r2, [r3, #44]	; 0x2c
	SRAM_Dev.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8018a22:	4b10      	ldr	r3, [pc, #64]	; (8018a64 <SRAM_Init+0x98>)
 8018a24:	2200      	movs	r2, #0
 8018a26:	635a      	str	r2, [r3, #52]	; 0x34
	//	SRAM_Dev.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	//	SRAM_Dev.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;

		p.AddressSetupTime = 2;
 8018a28:	4b0f      	ldr	r3, [pc, #60]	; (8018a68 <SRAM_Init+0x9c>)
 8018a2a:	2202      	movs	r2, #2
 8018a2c:	601a      	str	r2, [r3, #0]
		p.AddressHoldTime = 1;
 8018a2e:	4b0e      	ldr	r3, [pc, #56]	; (8018a68 <SRAM_Init+0x9c>)
 8018a30:	2201      	movs	r2, #1
 8018a32:	605a      	str	r2, [r3, #4]
		p.DataSetupTime = 2;
 8018a34:	4b0c      	ldr	r3, [pc, #48]	; (8018a68 <SRAM_Init+0x9c>)
 8018a36:	2202      	movs	r2, #2
 8018a38:	609a      	str	r2, [r3, #8]
		p.BusTurnAroundDuration = 1;
 8018a3a:	4b0b      	ldr	r3, [pc, #44]	; (8018a68 <SRAM_Init+0x9c>)
 8018a3c:	2201      	movs	r2, #1
 8018a3e:	60da      	str	r2, [r3, #12]
		p.CLKDivision = 2;
 8018a40:	4b09      	ldr	r3, [pc, #36]	; (8018a68 <SRAM_Init+0x9c>)
 8018a42:	2202      	movs	r2, #2
 8018a44:	611a      	str	r2, [r3, #16]
		p.DataLatency = 1;
 8018a46:	4b08      	ldr	r3, [pc, #32]	; (8018a68 <SRAM_Init+0x9c>)
 8018a48:	2201      	movs	r2, #1
 8018a4a:	615a      	str	r2, [r3, #20]
		p.AccessMode = FMC_ACCESS_MODE_B;
 8018a4c:	4b06      	ldr	r3, [pc, #24]	; (8018a68 <SRAM_Init+0x9c>)
 8018a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018a52:	619a      	str	r2, [r3, #24]
//	p.DataSetupTime = 3;
//	p.BusTurnAroundDuration = 1;
//	p.CLKDivision = 2;
//	p.DataLatency = 1;

	HAL_SRAM_Init(&SRAM_Dev, &p, &ex_p);
 8018a54:	4a05      	ldr	r2, [pc, #20]	; (8018a6c <SRAM_Init+0xa0>)
 8018a56:	4904      	ldr	r1, [pc, #16]	; (8018a68 <SRAM_Init+0x9c>)
 8018a58:	4802      	ldr	r0, [pc, #8]	; (8018a64 <SRAM_Init+0x98>)
 8018a5a:	f7ef feb1 	bl	80087c0 <HAL_SRAM_Init>


}
 8018a5e:	bf00      	nop
 8018a60:	bd80      	pop	{r7, pc}
 8018a62:	bf00      	nop
 8018a64:	200320ec 	.word	0x200320ec
 8018a68:	20031d6c 	.word	0x20031d6c
 8018a6c:	20031d88 	.word	0x20031d88

08018a70 <TIM3_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Stop(void)
{
 8018a70:	b580      	push	{r7, lr}
 8018a72:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 8018a74:	4802      	ldr	r0, [pc, #8]	; (8018a80 <TIM3_Stop+0x10>)
 8018a76:	f7ef ff4a 	bl	800890e <HAL_TIM_Base_Stop_IT>
}
 8018a7a:	bf00      	nop
 8018a7c:	bd80      	pop	{r7, pc}
 8018a7e:	bf00      	nop
 8018a80:	20031554 	.word	0x20031554

08018a84 <TIM3_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Start(void)
{
 8018a84:	b580      	push	{r7, lr}
 8018a86:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8018a88:	4802      	ldr	r0, [pc, #8]	; (8018a94 <TIM3_Start+0x10>)
 8018a8a:	f7ef ff25 	bl	80088d8 <HAL_TIM_Base_Start_IT>
}
 8018a8e:	bf00      	nop
 8018a90:	bd80      	pop	{r7, pc}
 8018a92:	bf00      	nop
 8018a94:	20031554 	.word	0x20031554

08018a98 <TIM4_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Stop(void)
{
 8018a98:	b580      	push	{r7, lr}
 8018a9a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 8018a9c:	4802      	ldr	r0, [pc, #8]	; (8018aa8 <TIM4_Stop+0x10>)
 8018a9e:	f7ef ff36 	bl	800890e <HAL_TIM_Base_Stop_IT>
}
 8018aa2:	bf00      	nop
 8018aa4:	bd80      	pop	{r7, pc}
 8018aa6:	bf00      	nop
 8018aa8:	200314d4 	.word	0x200314d4

08018aac <TIM4_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Start(void)
{
 8018aac:	b580      	push	{r7, lr}
 8018aae:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8018ab0:	4802      	ldr	r0, [pc, #8]	; (8018abc <TIM4_Start+0x10>)
 8018ab2:	f7ef ff11 	bl	80088d8 <HAL_TIM_Base_Start_IT>
}
 8018ab6:	bf00      	nop
 8018ab8:	bd80      	pop	{r7, pc}
 8018aba:	bf00      	nop
 8018abc:	200314d4 	.word	0x200314d4

08018ac0 <UART_Init>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void UART_Init(COM_TypeDef COMx, uint32_t BaudRate)
{
 8018ac0:	b580      	push	{r7, lr}
 8018ac2:	b082      	sub	sp, #8
 8018ac4:	af00      	add	r7, sp, #0
 8018ac6:	4603      	mov	r3, r0
 8018ac8:	6039      	str	r1, [r7, #0]
 8018aca:	71fb      	strb	r3, [r7, #7]

	HAL_UART_DeInit(&huartx[COMx]);
 8018acc:	79fa      	ldrb	r2, [r7, #7]
 8018ace:	4613      	mov	r3, r2
 8018ad0:	00db      	lsls	r3, r3, #3
 8018ad2:	1a9b      	subs	r3, r3, r2
 8018ad4:	011b      	lsls	r3, r3, #4
 8018ad6:	4a41      	ldr	r2, [pc, #260]	; (8018bdc <UART_Init+0x11c>)
 8018ad8:	4413      	add	r3, r2
 8018ada:	4618      	mov	r0, r3
 8018adc:	f7f0 ff9f 	bl	8009a1e <HAL_UART_DeInit>
	huartx[COMx].Instance = COM_USART[COMx];
 8018ae0:	79fa      	ldrb	r2, [r7, #7]
 8018ae2:	79fb      	ldrb	r3, [r7, #7]
 8018ae4:	493e      	ldr	r1, [pc, #248]	; (8018be0 <UART_Init+0x120>)
 8018ae6:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8018aea:	483c      	ldr	r0, [pc, #240]	; (8018bdc <UART_Init+0x11c>)
 8018aec:	4613      	mov	r3, r2
 8018aee:	00db      	lsls	r3, r3, #3
 8018af0:	1a9b      	subs	r3, r3, r2
 8018af2:	011b      	lsls	r3, r3, #4
 8018af4:	4403      	add	r3, r0
 8018af6:	6019      	str	r1, [r3, #0]
	huartx[COMx].Init.BaudRate = BaudRate;
 8018af8:	79fa      	ldrb	r2, [r7, #7]
 8018afa:	4938      	ldr	r1, [pc, #224]	; (8018bdc <UART_Init+0x11c>)
 8018afc:	4613      	mov	r3, r2
 8018afe:	00db      	lsls	r3, r3, #3
 8018b00:	1a9b      	subs	r3, r3, r2
 8018b02:	011b      	lsls	r3, r3, #4
 8018b04:	440b      	add	r3, r1
 8018b06:	3304      	adds	r3, #4
 8018b08:	683a      	ldr	r2, [r7, #0]
 8018b0a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.WordLength = UART_WORDLENGTH_8B;
 8018b0c:	79fa      	ldrb	r2, [r7, #7]
 8018b0e:	4933      	ldr	r1, [pc, #204]	; (8018bdc <UART_Init+0x11c>)
 8018b10:	4613      	mov	r3, r2
 8018b12:	00db      	lsls	r3, r3, #3
 8018b14:	1a9b      	subs	r3, r3, r2
 8018b16:	011b      	lsls	r3, r3, #4
 8018b18:	440b      	add	r3, r1
 8018b1a:	3308      	adds	r3, #8
 8018b1c:	2200      	movs	r2, #0
 8018b1e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.StopBits = UART_STOPBITS_1;
 8018b20:	79fa      	ldrb	r2, [r7, #7]
 8018b22:	492e      	ldr	r1, [pc, #184]	; (8018bdc <UART_Init+0x11c>)
 8018b24:	4613      	mov	r3, r2
 8018b26:	00db      	lsls	r3, r3, #3
 8018b28:	1a9b      	subs	r3, r3, r2
 8018b2a:	011b      	lsls	r3, r3, #4
 8018b2c:	440b      	add	r3, r1
 8018b2e:	330c      	adds	r3, #12
 8018b30:	2200      	movs	r2, #0
 8018b32:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Parity = UART_PARITY_NONE;
 8018b34:	79fa      	ldrb	r2, [r7, #7]
 8018b36:	4929      	ldr	r1, [pc, #164]	; (8018bdc <UART_Init+0x11c>)
 8018b38:	4613      	mov	r3, r2
 8018b3a:	00db      	lsls	r3, r3, #3
 8018b3c:	1a9b      	subs	r3, r3, r2
 8018b3e:	011b      	lsls	r3, r3, #4
 8018b40:	440b      	add	r3, r1
 8018b42:	3310      	adds	r3, #16
 8018b44:	2200      	movs	r2, #0
 8018b46:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Mode = UART_MODE_TX_RX;
 8018b48:	79fa      	ldrb	r2, [r7, #7]
 8018b4a:	4924      	ldr	r1, [pc, #144]	; (8018bdc <UART_Init+0x11c>)
 8018b4c:	4613      	mov	r3, r2
 8018b4e:	00db      	lsls	r3, r3, #3
 8018b50:	1a9b      	subs	r3, r3, r2
 8018b52:	011b      	lsls	r3, r3, #4
 8018b54:	440b      	add	r3, r1
 8018b56:	3314      	adds	r3, #20
 8018b58:	220c      	movs	r2, #12
 8018b5a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8018b5c:	79fa      	ldrb	r2, [r7, #7]
 8018b5e:	491f      	ldr	r1, [pc, #124]	; (8018bdc <UART_Init+0x11c>)
 8018b60:	4613      	mov	r3, r2
 8018b62:	00db      	lsls	r3, r3, #3
 8018b64:	1a9b      	subs	r3, r3, r2
 8018b66:	011b      	lsls	r3, r3, #4
 8018b68:	440b      	add	r3, r1
 8018b6a:	3318      	adds	r3, #24
 8018b6c:	2200      	movs	r2, #0
 8018b6e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8018b70:	79fa      	ldrb	r2, [r7, #7]
 8018b72:	491a      	ldr	r1, [pc, #104]	; (8018bdc <UART_Init+0x11c>)
 8018b74:	4613      	mov	r3, r2
 8018b76:	00db      	lsls	r3, r3, #3
 8018b78:	1a9b      	subs	r3, r3, r2
 8018b7a:	011b      	lsls	r3, r3, #4
 8018b7c:	440b      	add	r3, r1
 8018b7e:	3320      	adds	r3, #32
 8018b80:	2200      	movs	r2, #0
 8018b82:	601a      	str	r2, [r3, #0]
	huartx[COMx].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8018b84:	79fa      	ldrb	r2, [r7, #7]
 8018b86:	4915      	ldr	r1, [pc, #84]	; (8018bdc <UART_Init+0x11c>)
 8018b88:	4613      	mov	r3, r2
 8018b8a:	00db      	lsls	r3, r3, #3
 8018b8c:	1a9b      	subs	r3, r3, r2
 8018b8e:	011b      	lsls	r3, r3, #4
 8018b90:	440b      	add	r3, r1
 8018b92:	3324      	adds	r3, #36	; 0x24
 8018b94:	2200      	movs	r2, #0
 8018b96:	601a      	str	r2, [r3, #0]
	HAL_UART_Init(&huartx[COMx]);
 8018b98:	79fa      	ldrb	r2, [r7, #7]
 8018b9a:	4613      	mov	r3, r2
 8018b9c:	00db      	lsls	r3, r3, #3
 8018b9e:	1a9b      	subs	r3, r3, r2
 8018ba0:	011b      	lsls	r3, r3, #4
 8018ba2:	4a0e      	ldr	r2, [pc, #56]	; (8018bdc <UART_Init+0x11c>)
 8018ba4:	4413      	add	r3, r2
 8018ba6:	4618      	mov	r0, r3
 8018ba8:	f7f0 fee8 	bl	800997c <HAL_UART_Init>

	__HAL_UART_ENABLE_IT(&huartx[COMx], UART_IT_RXNE);
 8018bac:	79fa      	ldrb	r2, [r7, #7]
 8018bae:	490b      	ldr	r1, [pc, #44]	; (8018bdc <UART_Init+0x11c>)
 8018bb0:	4613      	mov	r3, r2
 8018bb2:	00db      	lsls	r3, r3, #3
 8018bb4:	1a9b      	subs	r3, r3, r2
 8018bb6:	011b      	lsls	r3, r3, #4
 8018bb8:	440b      	add	r3, r1
 8018bba:	6819      	ldr	r1, [r3, #0]
 8018bbc:	79fa      	ldrb	r2, [r7, #7]
 8018bbe:	4807      	ldr	r0, [pc, #28]	; (8018bdc <UART_Init+0x11c>)
 8018bc0:	4613      	mov	r3, r2
 8018bc2:	00db      	lsls	r3, r3, #3
 8018bc4:	1a9b      	subs	r3, r3, r2
 8018bc6:	011b      	lsls	r3, r3, #4
 8018bc8:	4403      	add	r3, r0
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	681b      	ldr	r3, [r3, #0]
 8018bce:	f043 0320 	orr.w	r3, r3, #32
 8018bd2:	600b      	str	r3, [r1, #0]
}
 8018bd4:	bf00      	nop
 8018bd6:	3708      	adds	r7, #8
 8018bd8:	46bd      	mov	sp, r7
 8018bda:	bd80      	pop	{r7, pc}
 8018bdc:	20032138 	.word	0x20032138
 8018be0:	20020124 	.word	0x20020124

08018be4 <HAL_UART_MspInit>:
	HAL_UART_Init(&huartx[COMx]);

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8018be4:	b580      	push	{r7, lr}
 8018be6:	b08e      	sub	sp, #56	; 0x38
 8018be8:	af00      	add	r7, sp, #0
 8018bea:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;
	if(uartHandle->Instance==UART4)
 8018bec:	687b      	ldr	r3, [r7, #4]
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	4a91      	ldr	r2, [pc, #580]	; (8018e38 <HAL_UART_MspInit+0x254>)
 8018bf2:	4293      	cmp	r3, r2
 8018bf4:	d136      	bne.n	8018c64 <HAL_UART_MspInit+0x80>
	{
		/* UART4 clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 8018bf6:	4a91      	ldr	r2, [pc, #580]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018bf8:	4b90      	ldr	r3, [pc, #576]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018bfc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8018c00:	6413      	str	r3, [r2, #64]	; 0x40
 8018c02:	4b8e      	ldr	r3, [pc, #568]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018c06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8018c0a:	623b      	str	r3, [r7, #32]
 8018c0c:	6a3b      	ldr	r3, [r7, #32]

		HAL_NVIC_SetPriority(UART4_IRQn, 0x0f, 0);
 8018c0e:	2200      	movs	r2, #0
 8018c10:	210f      	movs	r1, #15
 8018c12:	2034      	movs	r0, #52	; 0x34
 8018c14:	f7e9 f807 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART4_IRQn);
 8018c18:	2034      	movs	r0, #52	; 0x34
 8018c1a:	f7e9 f820 	bl	8001c5e <HAL_NVIC_EnableIRQ>

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8018c1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018c22:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018c24:	2302      	movs	r3, #2
 8018c26:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018c28:	2300      	movs	r3, #0
 8018c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018c2c:	2303      	movs	r3, #3
 8018c2e:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8018c30:	2308      	movs	r3, #8
 8018c32:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8018c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018c38:	4619      	mov	r1, r3
 8018c3a:	4881      	ldr	r0, [pc, #516]	; (8018e40 <HAL_UART_MspInit+0x25c>)
 8018c3c:	f7ea fb3c 	bl	80032b8 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 8018c40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8018c44:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018c46:	2302      	movs	r3, #2
 8018c48:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018c4a:	2300      	movs	r3, #0
 8018c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018c4e:	2303      	movs	r3, #3
 8018c50:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8018c52:	2308      	movs	r3, #8
 8018c54:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8018c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018c5a:	4619      	mov	r1, r3
 8018c5c:	4879      	ldr	r0, [pc, #484]	; (8018e44 <HAL_UART_MspInit+0x260>)
 8018c5e:	f7ea fb2b 	bl	80032b8 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 8018c62:	e0e4      	b.n	8018e2e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART5)
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	681b      	ldr	r3, [r3, #0]
 8018c68:	4a77      	ldr	r2, [pc, #476]	; (8018e48 <HAL_UART_MspInit+0x264>)
 8018c6a:	4293      	cmp	r3, r2
 8018c6c:	d136      	bne.n	8018cdc <HAL_UART_MspInit+0xf8>
		__HAL_RCC_UART5_CLK_ENABLE();
 8018c6e:	4a73      	ldr	r2, [pc, #460]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018c70:	4b72      	ldr	r3, [pc, #456]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018c74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018c78:	6413      	str	r3, [r2, #64]	; 0x40
 8018c7a:	4b70      	ldr	r3, [pc, #448]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018c7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8018c82:	61fb      	str	r3, [r7, #28]
 8018c84:	69fb      	ldr	r3, [r7, #28]
		HAL_NVIC_SetPriority(UART5_IRQn, 0x0f, 0);
 8018c86:	2200      	movs	r2, #0
 8018c88:	210f      	movs	r1, #15
 8018c8a:	2035      	movs	r0, #53	; 0x35
 8018c8c:	f7e8 ffcb 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART5_IRQn);
 8018c90:	2035      	movs	r0, #53	; 0x35
 8018c92:	f7e8 ffe4 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 8018c96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8018c9a:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018c9c:	2302      	movs	r3, #2
 8018c9e:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018ca0:	2300      	movs	r3, #0
 8018ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018ca4:	2303      	movs	r3, #3
 8018ca6:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8018ca8:	2308      	movs	r3, #8
 8018caa:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8018cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018cb0:	4619      	mov	r1, r3
 8018cb2:	4866      	ldr	r0, [pc, #408]	; (8018e4c <HAL_UART_MspInit+0x268>)
 8018cb4:	f7ea fb00 	bl	80032b8 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 8018cb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8018cbc:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018cbe:	2302      	movs	r3, #2
 8018cc0:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018cc2:	2300      	movs	r3, #0
 8018cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018cc6:	2303      	movs	r3, #3
 8018cc8:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 8018cca:	2307      	movs	r3, #7
 8018ccc:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8018cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018cd2:	4619      	mov	r1, r3
 8018cd4:	485e      	ldr	r0, [pc, #376]	; (8018e50 <HAL_UART_MspInit+0x26c>)
 8018cd6:	f7ea faef 	bl	80032b8 <HAL_GPIO_Init>
}
 8018cda:	e0a8      	b.n	8018e2e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART8)
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	681b      	ldr	r3, [r3, #0]
 8018ce0:	4a5c      	ldr	r2, [pc, #368]	; (8018e54 <HAL_UART_MspInit+0x270>)
 8018ce2:	4293      	cmp	r3, r2
 8018ce4:	d124      	bne.n	8018d30 <HAL_UART_MspInit+0x14c>
		__HAL_RCC_UART8_CLK_ENABLE();
 8018ce6:	4a55      	ldr	r2, [pc, #340]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018ce8:	4b54      	ldr	r3, [pc, #336]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018cec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8018cf0:	6413      	str	r3, [r2, #64]	; 0x40
 8018cf2:	4b52      	ldr	r3, [pc, #328]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018cf6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8018cfa:	61bb      	str	r3, [r7, #24]
 8018cfc:	69bb      	ldr	r3, [r7, #24]
		HAL_NVIC_SetPriority(UART8_IRQn, 0x0f, 0);
 8018cfe:	2200      	movs	r2, #0
 8018d00:	210f      	movs	r1, #15
 8018d02:	2053      	movs	r0, #83	; 0x53
 8018d04:	f7e8 ff8f 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART8_IRQn);
 8018d08:	2053      	movs	r0, #83	; 0x53
 8018d0a:	f7e8 ffa8 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8018d0e:	2303      	movs	r3, #3
 8018d10:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018d12:	2302      	movs	r3, #2
 8018d14:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018d16:	2300      	movs	r3, #0
 8018d18:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018d1a:	2303      	movs	r3, #3
 8018d1c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8018d1e:	2308      	movs	r3, #8
 8018d20:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8018d22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018d26:	4619      	mov	r1, r3
 8018d28:	484b      	ldr	r0, [pc, #300]	; (8018e58 <HAL_UART_MspInit+0x274>)
 8018d2a:	f7ea fac5 	bl	80032b8 <HAL_GPIO_Init>
}
 8018d2e:	e07e      	b.n	8018e2e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART1)
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	681b      	ldr	r3, [r3, #0]
 8018d34:	4a49      	ldr	r2, [pc, #292]	; (8018e5c <HAL_UART_MspInit+0x278>)
 8018d36:	4293      	cmp	r3, r2
 8018d38:	d125      	bne.n	8018d86 <HAL_UART_MspInit+0x1a2>
		__HAL_RCC_USART1_CLK_ENABLE();
 8018d3a:	4a40      	ldr	r2, [pc, #256]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d3c:	4b3f      	ldr	r3, [pc, #252]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d40:	f043 0310 	orr.w	r3, r3, #16
 8018d44:	6453      	str	r3, [r2, #68]	; 0x44
 8018d46:	4b3d      	ldr	r3, [pc, #244]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018d4a:	f003 0310 	and.w	r3, r3, #16
 8018d4e:	617b      	str	r3, [r7, #20]
 8018d50:	697b      	ldr	r3, [r7, #20]
		HAL_NVIC_SetPriority(USART1_IRQn, 0x0F, 0);
 8018d52:	2200      	movs	r2, #0
 8018d54:	210f      	movs	r1, #15
 8018d56:	2025      	movs	r0, #37	; 0x25
 8018d58:	f7e8 ff65 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 8018d5c:	2025      	movs	r0, #37	; 0x25
 8018d5e:	f7e8 ff7e 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 8018d62:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8018d66:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018d68:	2302      	movs	r3, #2
 8018d6a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018d6c:	2300      	movs	r3, #0
 8018d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018d70:	2303      	movs	r3, #3
 8018d72:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8018d74:	2304      	movs	r3, #4
 8018d76:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8018d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018d7c:	4619      	mov	r1, r3
 8018d7e:	4834      	ldr	r0, [pc, #208]	; (8018e50 <HAL_UART_MspInit+0x26c>)
 8018d80:	f7ea fa9a 	bl	80032b8 <HAL_GPIO_Init>
}
 8018d84:	e053      	b.n	8018e2e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART3)
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	681b      	ldr	r3, [r3, #0]
 8018d8a:	4a35      	ldr	r2, [pc, #212]	; (8018e60 <HAL_UART_MspInit+0x27c>)
 8018d8c:	4293      	cmp	r3, r2
 8018d8e:	d125      	bne.n	8018ddc <HAL_UART_MspInit+0x1f8>
		__HAL_RCC_USART3_CLK_ENABLE();
 8018d90:	4a2a      	ldr	r2, [pc, #168]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d92:	4b2a      	ldr	r3, [pc, #168]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8018d9a:	6413      	str	r3, [r2, #64]	; 0x40
 8018d9c:	4b27      	ldr	r3, [pc, #156]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018da0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8018da4:	613b      	str	r3, [r7, #16]
 8018da6:	693b      	ldr	r3, [r7, #16]
		HAL_NVIC_SetPriority(USART3_IRQn, 0x0f, 0);
 8018da8:	2200      	movs	r2, #0
 8018daa:	210f      	movs	r1, #15
 8018dac:	2027      	movs	r0, #39	; 0x27
 8018dae:	f7e8 ff3a 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 8018db2:	2027      	movs	r0, #39	; 0x27
 8018db4:	f7e8 ff53 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8018db8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8018dbc:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018dbe:	2302      	movs	r3, #2
 8018dc0:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018dc2:	2300      	movs	r3, #0
 8018dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018dc6:	2303      	movs	r3, #3
 8018dc8:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8018dca:	2307      	movs	r3, #7
 8018dcc:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8018dce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018dd2:	4619      	mov	r1, r3
 8018dd4:	481d      	ldr	r0, [pc, #116]	; (8018e4c <HAL_UART_MspInit+0x268>)
 8018dd6:	f7ea fa6f 	bl	80032b8 <HAL_GPIO_Init>
}
 8018dda:	e028      	b.n	8018e2e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART6)
 8018ddc:	687b      	ldr	r3, [r7, #4]
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	4a20      	ldr	r2, [pc, #128]	; (8018e64 <HAL_UART_MspInit+0x280>)
 8018de2:	4293      	cmp	r3, r2
 8018de4:	d123      	bne.n	8018e2e <HAL_UART_MspInit+0x24a>
		__HAL_RCC_USART6_CLK_ENABLE();
 8018de6:	4a15      	ldr	r2, [pc, #84]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018de8:	4b14      	ldr	r3, [pc, #80]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018dec:	f043 0320 	orr.w	r3, r3, #32
 8018df0:	6453      	str	r3, [r2, #68]	; 0x44
 8018df2:	4b12      	ldr	r3, [pc, #72]	; (8018e3c <HAL_UART_MspInit+0x258>)
 8018df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018df6:	f003 0320 	and.w	r3, r3, #32
 8018dfa:	60fb      	str	r3, [r7, #12]
 8018dfc:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(USART6_IRQn, 0x0f, 0);
 8018dfe:	2200      	movs	r2, #0
 8018e00:	210f      	movs	r1, #15
 8018e02:	2047      	movs	r0, #71	; 0x47
 8018e04:	f7e8 ff0f 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 8018e08:	2047      	movs	r0, #71	; 0x47
 8018e0a:	f7e8 ff28 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8018e0e:	23c0      	movs	r3, #192	; 0xc0
 8018e10:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018e12:	2302      	movs	r3, #2
 8018e14:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018e16:	2300      	movs	r3, #0
 8018e18:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018e1a:	2303      	movs	r3, #3
 8018e1c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8018e1e:	2308      	movs	r3, #8
 8018e20:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8018e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8018e26:	4619      	mov	r1, r3
 8018e28:	4808      	ldr	r0, [pc, #32]	; (8018e4c <HAL_UART_MspInit+0x268>)
 8018e2a:	f7ea fa45 	bl	80032b8 <HAL_GPIO_Init>
}
 8018e2e:	bf00      	nop
 8018e30:	3738      	adds	r7, #56	; 0x38
 8018e32:	46bd      	mov	sp, r7
 8018e34:	bd80      	pop	{r7, pc}
 8018e36:	bf00      	nop
 8018e38:	40004c00 	.word	0x40004c00
 8018e3c:	40023800 	.word	0x40023800
 8018e40:	40022000 	.word	0x40022000
 8018e44:	40021c00 	.word	0x40021c00
 8018e48:	40005000 	.word	0x40005000
 8018e4c:	40020800 	.word	0x40020800
 8018e50:	40020400 	.word	0x40020400
 8018e54:	40007c00 	.word	0x40007c00
 8018e58:	40021000 	.word	0x40021000
 8018e5c:	40011000 	.word	0x40011000
 8018e60:	40004800 	.word	0x40004800
 8018e64:	40011400 	.word	0x40011400

08018e68 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8018e68:	b580      	push	{r7, lr}
 8018e6a:	b082      	sub	sp, #8
 8018e6c:	af00      	add	r7, sp, #0
 8018e6e:	6078      	str	r0, [r7, #4]

	if(uartHandle->Instance==UART4)
 8018e70:	687b      	ldr	r3, [r7, #4]
 8018e72:	681b      	ldr	r3, [r3, #0]
 8018e74:	4a40      	ldr	r2, [pc, #256]	; (8018f78 <HAL_UART_MspDeInit+0x110>)
 8018e76:	4293      	cmp	r3, r2
 8018e78:	d113      	bne.n	8018ea2 <HAL_UART_MspDeInit+0x3a>
	{
		/* USER CODE BEGIN UART4_MspDeInit 0 */

		/* USER CODE END UART4_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_UART4_CLK_DISABLE();
 8018e7a:	4a40      	ldr	r2, [pc, #256]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018e7c:	4b3f      	ldr	r3, [pc, #252]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018e80:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8018e84:	6413      	str	r3, [r2, #64]	; 0x40

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9);
 8018e86:	f44f 7100 	mov.w	r1, #512	; 0x200
 8018e8a:	483d      	ldr	r0, [pc, #244]	; (8018f80 <HAL_UART_MspDeInit+0x118>)
 8018e8c:	f7ea fbbe 	bl	800360c <HAL_GPIO_DeInit>

		HAL_GPIO_DeInit(GPIOH, GPIO_PIN_13);
 8018e90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8018e94:	483b      	ldr	r0, [pc, #236]	; (8018f84 <HAL_UART_MspDeInit+0x11c>)
 8018e96:	f7ea fbb9 	bl	800360c <HAL_GPIO_DeInit>

		/* USER CODE BEGIN UART4_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(UART4_IRQn);
 8018e9a:	2034      	movs	r0, #52	; 0x34
 8018e9c:	f7e8 feed 	bl	8001c7a <HAL_NVIC_DisableIRQ>

		/* USER CODE BEGIN USART6_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(USART6_IRQn);
		/* USER CODE END USART6_MspDeInit 1 */
	}
}
 8018ea0:	e065      	b.n	8018f6e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART5)
 8018ea2:	687b      	ldr	r3, [r7, #4]
 8018ea4:	681b      	ldr	r3, [r3, #0]
 8018ea6:	4a38      	ldr	r2, [pc, #224]	; (8018f88 <HAL_UART_MspDeInit+0x120>)
 8018ea8:	4293      	cmp	r3, r2
 8018eaa:	d113      	bne.n	8018ed4 <HAL_UART_MspDeInit+0x6c>
		__HAL_RCC_UART5_CLK_DISABLE();
 8018eac:	4a33      	ldr	r2, [pc, #204]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018eae:	4b33      	ldr	r3, [pc, #204]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018eb2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8018eb6:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8018eb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8018ebc:	4833      	ldr	r0, [pc, #204]	; (8018f8c <HAL_UART_MspDeInit+0x124>)
 8018ebe:	f7ea fba5 	bl	800360c <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8018ec2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8018ec6:	4832      	ldr	r0, [pc, #200]	; (8018f90 <HAL_UART_MspDeInit+0x128>)
 8018ec8:	f7ea fba0 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART5_IRQn);
 8018ecc:	2035      	movs	r0, #53	; 0x35
 8018ece:	f7e8 fed4 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8018ed2:	e04c      	b.n	8018f6e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART8)
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	681b      	ldr	r3, [r3, #0]
 8018ed8:	4a2e      	ldr	r2, [pc, #184]	; (8018f94 <HAL_UART_MspDeInit+0x12c>)
 8018eda:	4293      	cmp	r3, r2
 8018edc:	d10d      	bne.n	8018efa <HAL_UART_MspDeInit+0x92>
		__HAL_RCC_UART8_CLK_DISABLE();
 8018ede:	4a27      	ldr	r2, [pc, #156]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018ee0:	4b26      	ldr	r3, [pc, #152]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018ee4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8018ee8:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 8018eea:	2103      	movs	r1, #3
 8018eec:	482a      	ldr	r0, [pc, #168]	; (8018f98 <HAL_UART_MspDeInit+0x130>)
 8018eee:	f7ea fb8d 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART8_IRQn);
 8018ef2:	2053      	movs	r0, #83	; 0x53
 8018ef4:	f7e8 fec1 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8018ef8:	e039      	b.n	8018f6e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART1)
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	681b      	ldr	r3, [r3, #0]
 8018efe:	4a27      	ldr	r2, [pc, #156]	; (8018f9c <HAL_UART_MspDeInit+0x134>)
 8018f00:	4293      	cmp	r3, r2
 8018f02:	d10e      	bne.n	8018f22 <HAL_UART_MspDeInit+0xba>
		__HAL_RCC_USART1_CLK_DISABLE();
 8018f04:	4a1d      	ldr	r2, [pc, #116]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f06:	4b1d      	ldr	r3, [pc, #116]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f0a:	f023 0310 	bic.w	r3, r3, #16
 8018f0e:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 8018f10:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8018f14:	481e      	ldr	r0, [pc, #120]	; (8018f90 <HAL_UART_MspDeInit+0x128>)
 8018f16:	f7ea fb79 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 8018f1a:	2025      	movs	r0, #37	; 0x25
 8018f1c:	f7e8 fead 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8018f20:	e025      	b.n	8018f6e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART3)
 8018f22:	687b      	ldr	r3, [r7, #4]
 8018f24:	681b      	ldr	r3, [r3, #0]
 8018f26:	4a1e      	ldr	r2, [pc, #120]	; (8018fa0 <HAL_UART_MspDeInit+0x138>)
 8018f28:	4293      	cmp	r3, r2
 8018f2a:	d10e      	bne.n	8018f4a <HAL_UART_MspDeInit+0xe2>
		__HAL_RCC_USART3_CLK_DISABLE();
 8018f2c:	4a13      	ldr	r2, [pc, #76]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f2e:	4b13      	ldr	r3, [pc, #76]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8018f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8018f36:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8018f38:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8018f3c:	4813      	ldr	r0, [pc, #76]	; (8018f8c <HAL_UART_MspDeInit+0x124>)
 8018f3e:	f7ea fb65 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART3_IRQn);
 8018f42:	2027      	movs	r0, #39	; 0x27
 8018f44:	f7e8 fe99 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8018f48:	e011      	b.n	8018f6e <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART6)
 8018f4a:	687b      	ldr	r3, [r7, #4]
 8018f4c:	681b      	ldr	r3, [r3, #0]
 8018f4e:	4a15      	ldr	r2, [pc, #84]	; (8018fa4 <HAL_UART_MspDeInit+0x13c>)
 8018f50:	4293      	cmp	r3, r2
 8018f52:	d10c      	bne.n	8018f6e <HAL_UART_MspDeInit+0x106>
		__HAL_RCC_USART6_CLK_DISABLE();
 8018f54:	4a09      	ldr	r2, [pc, #36]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f56:	4b09      	ldr	r3, [pc, #36]	; (8018f7c <HAL_UART_MspDeInit+0x114>)
 8018f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018f5a:	f023 0320 	bic.w	r3, r3, #32
 8018f5e:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8018f60:	21c0      	movs	r1, #192	; 0xc0
 8018f62:	480a      	ldr	r0, [pc, #40]	; (8018f8c <HAL_UART_MspDeInit+0x124>)
 8018f64:	f7ea fb52 	bl	800360c <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART6_IRQn);
 8018f68:	2047      	movs	r0, #71	; 0x47
 8018f6a:	f7e8 fe86 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8018f6e:	bf00      	nop
 8018f70:	3708      	adds	r7, #8
 8018f72:	46bd      	mov	sp, r7
 8018f74:	bd80      	pop	{r7, pc}
 8018f76:	bf00      	nop
 8018f78:	40004c00 	.word	0x40004c00
 8018f7c:	40023800 	.word	0x40023800
 8018f80:	40022000 	.word	0x40022000
 8018f84:	40021c00 	.word	0x40021c00
 8018f88:	40005000 	.word	0x40005000
 8018f8c:	40020800 	.word	0x40020800
 8018f90:	40020400 	.word	0x40020400
 8018f94:	40007c00 	.word	0x40007c00
 8018f98:	40021000 	.word	0x40021000
 8018f9c:	40011000 	.word	0x40011000
 8018fa0:	40004800 	.word	0x40004800
 8018fa4:	40011400 	.word	0x40011400

08018fa8 <DMA_UART_COM_EXP1_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_COM_EXP1_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b084      	sub	sp, #16
 8018fac:	af00      	add	r7, sp, #0
 8018fae:	6078      	str	r0, [r7, #4]
 8018fb0:	460b      	mov	r3, r1
 8018fb2:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(COM_IRQ[COM_EXP1]);
 8018fb4:	2325      	movs	r3, #37	; 0x25
 8018fb6:	b25b      	sxtb	r3, r3
 8018fb8:	4618      	mov	r0, r3
 8018fba:	f7e8 fe5e 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP1], UART_IT_RXNE);
 8018fbe:	4b31      	ldr	r3, [pc, #196]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 8018fc0:	681b      	ldr	r3, [r3, #0]
 8018fc2:	4a30      	ldr	r2, [pc, #192]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 8018fc4:	6812      	ldr	r2, [r2, #0]
 8018fc6:	6812      	ldr	r2, [r2, #0]
 8018fc8:	f022 0220 	bic.w	r2, r2, #32
 8018fcc:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP1].hdmarx);
 8018fce:	4b2d      	ldr	r3, [pc, #180]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 8018fd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8018fd2:	4618      	mov	r0, r3
 8018fd4:	f7e8 ff52 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8018fd8:	4a2b      	ldr	r2, [pc, #172]	; (8019088 <DMA_UART_COM_EXP1_RX+0xe0>)
 8018fda:	4b2b      	ldr	r3, [pc, #172]	; (8019088 <DMA_UART_COM_EXP1_RX+0xe0>)
 8018fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018fde:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8018fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8018fe4:	4b28      	ldr	r3, [pc, #160]	; (8019088 <DMA_UART_COM_EXP1_RX+0xe0>)
 8018fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018fe8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8018fec:	60fb      	str	r3, [r7, #12]
 8018fee:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart1_rx.Instance = USART1_RX_DMA_STREAM;
 8018ff0:	4b26      	ldr	r3, [pc, #152]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8018ff2:	4a27      	ldr	r2, [pc, #156]	; (8019090 <DMA_UART_COM_EXP1_RX+0xe8>)
 8018ff4:	601a      	str	r2, [r3, #0]
	hdma_uart1_rx.Init.Channel = USART1_RX_DMA_CHANNEL;
 8018ff6:	4b25      	ldr	r3, [pc, #148]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8018ff8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8018ffc:	605a      	str	r2, [r3, #4]
	hdma_uart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8018ffe:	4b23      	ldr	r3, [pc, #140]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019000:	2200      	movs	r2, #0
 8019002:	609a      	str	r2, [r3, #8]
	hdma_uart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8019004:	4b21      	ldr	r3, [pc, #132]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019006:	2200      	movs	r2, #0
 8019008:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 801900a:	4b20      	ldr	r3, [pc, #128]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 801900c:	2201      	movs	r2, #1
 801900e:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8019010:	4b1e      	ldr	r3, [pc, #120]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019012:	2200      	movs	r2, #0
 8019014:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8019016:	4b1d      	ldr	r3, [pc, #116]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019018:	2200      	movs	r2, #0
 801901a:	619a      	str	r2, [r3, #24]
	hdma_uart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801901c:	4b1b      	ldr	r3, [pc, #108]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 801901e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8019022:	611a      	str	r2, [r3, #16]
	hdma_uart1_rx.Init.Mode = DMA_CIRCULAR;
 8019024:	4b19      	ldr	r3, [pc, #100]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019026:	f44f 7280 	mov.w	r2, #256	; 0x100
 801902a:	61da      	str	r2, [r3, #28]
	hdma_uart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801902c:	4b17      	ldr	r3, [pc, #92]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 801902e:	2200      	movs	r2, #0
 8019030:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8019032:	4b16      	ldr	r3, [pc, #88]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019034:	2200      	movs	r2, #0
 8019036:	615a      	str	r2, [r3, #20]
	hdma_uart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8019038:	4b14      	ldr	r3, [pc, #80]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 801903a:	2200      	movs	r2, #0
 801903c:	60da      	str	r2, [r3, #12]
	hdma_uart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801903e:	4b13      	ldr	r3, [pc, #76]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019040:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8019044:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart1_rx);
 8019046:	4811      	ldr	r0, [pc, #68]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019048:	f7e8 fe6a 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP1], hdmarx, hdma_uart1_rx);
 801904c:	4b0d      	ldr	r3, [pc, #52]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 801904e:	4a0f      	ldr	r2, [pc, #60]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019050:	665a      	str	r2, [r3, #100]	; 0x64
 8019052:	4b0e      	ldr	r3, [pc, #56]	; (801908c <DMA_UART_COM_EXP1_RX+0xe4>)
 8019054:	4a0b      	ldr	r2, [pc, #44]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 8019056:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP1],UART_RXDATA_FLUSH_REQUEST);
 8019058:	4b0a      	ldr	r3, [pc, #40]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 801905a:	681b      	ldr	r3, [r3, #0]
 801905c:	4a09      	ldr	r2, [pc, #36]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 801905e:	6812      	ldr	r2, [r2, #0]
 8019060:	6992      	ldr	r2, [r2, #24]
 8019062:	f042 0208 	orr.w	r2, r2, #8
 8019066:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP1]);
 8019068:	4b06      	ldr	r3, [pc, #24]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 801906a:	681b      	ldr	r3, [r3, #0]
 801906c:	2208      	movs	r2, #8
 801906e:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP1], rx_buffer, rx_buffer_size);
 8019070:	887b      	ldrh	r3, [r7, #2]
 8019072:	461a      	mov	r2, r3
 8019074:	6879      	ldr	r1, [r7, #4]
 8019076:	4803      	ldr	r0, [pc, #12]	; (8019084 <DMA_UART_COM_EXP1_RX+0xdc>)
 8019078:	f7f0 fd78 	bl	8009b6c <HAL_UART_Receive_DMA>

}
 801907c:	bf00      	nop
 801907e:	3710      	adds	r7, #16
 8019080:	46bd      	mov	sp, r7
 8019082:	bd80      	pop	{r7, pc}
 8019084:	20032138 	.word	0x20032138
 8019088:	40023800 	.word	0x40023800
 801908c:	20031f0c 	.word	0x20031f0c
 8019090:	40026488 	.word	0x40026488

08019094 <DMA_UART_External_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_External_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8019094:	b580      	push	{r7, lr}
 8019096:	b084      	sub	sp, #16
 8019098:	af00      	add	r7, sp, #0
 801909a:	6078      	str	r0, [r7, #4]
 801909c:	460b      	mov	r3, r1
 801909e:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 80190a0:	2035      	movs	r0, #53	; 0x35
 80190a2:	f7e8 fdea 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_External], UART_IT_RXNE);
 80190a6:	4b42      	ldr	r3, [pc, #264]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 80190a8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80190ac:	4a40      	ldr	r2, [pc, #256]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 80190ae:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80190b2:	6812      	ldr	r2, [r2, #0]
 80190b4:	f022 0220 	bic.w	r2, r2, #32
 80190b8:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_External].hdmarx);
 80190ba:	4b3d      	ldr	r3, [pc, #244]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 80190bc:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 80190c0:	4618      	mov	r0, r3
 80190c2:	f7e8 fedb 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 80190c6:	4a3b      	ldr	r2, [pc, #236]	; (80191b4 <DMA_UART_External_RX+0x120>)
 80190c8:	4b3a      	ldr	r3, [pc, #232]	; (80191b4 <DMA_UART_External_RX+0x120>)
 80190ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80190cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80190d0:	6313      	str	r3, [r2, #48]	; 0x30
 80190d2:	4b38      	ldr	r3, [pc, #224]	; (80191b4 <DMA_UART_External_RX+0x120>)
 80190d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80190d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80190da:	60fb      	str	r3, [r7, #12]
 80190dc:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart5_rx.Instance = USART5_RX_DMA_STREAM;
 80190de:	4b36      	ldr	r3, [pc, #216]	; (80191b8 <DMA_UART_External_RX+0x124>)
 80190e0:	4a36      	ldr	r2, [pc, #216]	; (80191bc <DMA_UART_External_RX+0x128>)
 80190e2:	601a      	str	r2, [r3, #0]
	hdma_uart5_rx.Init.Channel = USART5_RX_DMA_CHANNEL;
 80190e4:	4b34      	ldr	r3, [pc, #208]	; (80191b8 <DMA_UART_External_RX+0x124>)
 80190e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80190ea:	605a      	str	r2, [r3, #4]
	hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80190ec:	4b32      	ldr	r3, [pc, #200]	; (80191b8 <DMA_UART_External_RX+0x124>)
 80190ee:	2200      	movs	r2, #0
 80190f0:	609a      	str	r2, [r3, #8]
	hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80190f2:	4b31      	ldr	r3, [pc, #196]	; (80191b8 <DMA_UART_External_RX+0x124>)
 80190f4:	2200      	movs	r2, #0
 80190f6:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 80190f8:	4b2f      	ldr	r3, [pc, #188]	; (80191b8 <DMA_UART_External_RX+0x124>)
 80190fa:	2201      	movs	r2, #1
 80190fc:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 80190fe:	4b2e      	ldr	r3, [pc, #184]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019100:	2200      	movs	r2, #0
 8019102:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8019104:	4b2c      	ldr	r3, [pc, #176]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019106:	2200      	movs	r2, #0
 8019108:	619a      	str	r2, [r3, #24]
	//hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
	hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 801910a:	4b2b      	ldr	r3, [pc, #172]	; (80191b8 <DMA_UART_External_RX+0x124>)
 801910c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8019110:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8019112:	4b29      	ldr	r3, [pc, #164]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019114:	2200      	movs	r2, #0
 8019116:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8019118:	4b27      	ldr	r3, [pc, #156]	; (80191b8 <DMA_UART_External_RX+0x124>)
 801911a:	2200      	movs	r2, #0
 801911c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801911e:	4b26      	ldr	r3, [pc, #152]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019120:	2200      	movs	r2, #0
 8019122:	615a      	str	r2, [r3, #20]
	hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8019124:	4b24      	ldr	r3, [pc, #144]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019126:	2200      	movs	r2, #0
 8019128:	60da      	str	r2, [r3, #12]
	hdma_uart5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801912a:	4b23      	ldr	r3, [pc, #140]	; (80191b8 <DMA_UART_External_RX+0x124>)
 801912c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8019130:	621a      	str	r2, [r3, #32]

	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8019132:	2200      	movs	r2, #0
 8019134:	2100      	movs	r1, #0
 8019136:	200b      	movs	r0, #11
 8019138:	f7e8 fd75 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 801913c:	200b      	movs	r0, #11
 801913e:	f7e8 fd8e 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	//Initialize DMA on RX pin

	HAL_DMA_Init(&hdma_uart5_rx);
 8019142:	481d      	ldr	r0, [pc, #116]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019144:	f7e8 fdec 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_External], hdmarx, hdma_uart5_rx);
 8019148:	4b19      	ldr	r3, [pc, #100]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 801914a:	4a1b      	ldr	r2, [pc, #108]	; (80191b8 <DMA_UART_External_RX+0x124>)
 801914c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
 8019150:	4b19      	ldr	r3, [pc, #100]	; (80191b8 <DMA_UART_External_RX+0x124>)
 8019152:	4a1b      	ldr	r2, [pc, #108]	; (80191c0 <DMA_UART_External_RX+0x12c>)
 8019154:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_External],UART_RXDATA_FLUSH_REQUEST);
 8019156:	4b16      	ldr	r3, [pc, #88]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 8019158:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801915c:	4a14      	ldr	r2, [pc, #80]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 801915e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8019162:	6992      	ldr	r2, [r2, #24]
 8019164:	f042 0208 	orr.w	r2, r2, #8
 8019168:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_External]);
 801916a:	4b11      	ldr	r3, [pc, #68]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 801916c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8019170:	2208      	movs	r2, #8
 8019172:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]);
 8019174:	4b0e      	ldr	r3, [pc, #56]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 8019176:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801917a:	4a0d      	ldr	r2, [pc, #52]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 801917c:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8019180:	6992      	ldr	r2, [r2, #24]
 8019182:	f042 0208 	orr.w	r2, r2, #8
 8019186:	619a      	str	r2, [r3, #24]
 8019188:	4b09      	ldr	r3, [pc, #36]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 801918a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801918e:	4a08      	ldr	r2, [pc, #32]	; (80191b0 <DMA_UART_External_RX+0x11c>)
 8019190:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8019194:	6992      	ldr	r2, [r2, #24]
 8019196:	f042 0210 	orr.w	r2, r2, #16
 801919a:	619a      	str	r2, [r3, #24]
	HAL_UART_Receive_DMA(&huartx[COM_External], rx_buffer, rx_buffer_size);
 801919c:	887b      	ldrh	r3, [r7, #2]
 801919e:	461a      	mov	r2, r3
 80191a0:	6879      	ldr	r1, [r7, #4]
 80191a2:	4807      	ldr	r0, [pc, #28]	; (80191c0 <DMA_UART_External_RX+0x12c>)
 80191a4:	f7f0 fce2 	bl	8009b6c <HAL_UART_Receive_DMA>
}
 80191a8:	bf00      	nop
 80191aa:	3710      	adds	r7, #16
 80191ac:	46bd      	mov	sp, r7
 80191ae:	bd80      	pop	{r7, pc}
 80191b0:	20032138 	.word	0x20032138
 80191b4:	40023800 	.word	0x40023800
 80191b8:	2003208c 	.word	0x2003208c
 80191bc:	40026010 	.word	0x40026010
 80191c0:	20032288 	.word	0x20032288

080191c4 <DMA_UART_RF_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 80191c4:	b580      	push	{r7, lr}
 80191c6:	b084      	sub	sp, #16
 80191c8:	af00      	add	r7, sp, #0
 80191ca:	6078      	str	r0, [r7, #4]
 80191cc:	460b      	mov	r3, r1
 80191ce:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_RX();
 80191d0:	f001 f864 	bl	801a29c <Uart_Clear_DMA_RX>
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 80191d4:	2047      	movs	r0, #71	; 0x47
 80191d6:	f7e8 fd50 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_RXNE);
 80191da:	4b35      	ldr	r3, [pc, #212]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 80191dc:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80191e0:	4a33      	ldr	r2, [pc, #204]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 80191e2:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80191e6:	6812      	ldr	r2, [r2, #0]
 80191e8:	f022 0220 	bic.w	r2, r2, #32
 80191ec:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmarx);
 80191ee:	4b30      	ldr	r3, [pc, #192]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 80191f0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80191f4:	4618      	mov	r0, r3
 80191f6:	f7e8 fe41 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA2 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 80191fa:	4a2e      	ldr	r2, [pc, #184]	; (80192b4 <DMA_UART_RF_RX+0xf0>)
 80191fc:	4b2d      	ldr	r3, [pc, #180]	; (80192b4 <DMA_UART_RF_RX+0xf0>)
 80191fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019200:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8019204:	6313      	str	r3, [r2, #48]	; 0x30
 8019206:	4b2b      	ldr	r3, [pc, #172]	; (80192b4 <DMA_UART_RF_RX+0xf0>)
 8019208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801920a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801920e:	60fb      	str	r3, [r7, #12]
 8019210:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_rx.Instance = USART6_RX_DMA_STREAM;
 8019212:	4b29      	ldr	r3, [pc, #164]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019214:	4a29      	ldr	r2, [pc, #164]	; (80192bc <DMA_UART_RF_RX+0xf8>)
 8019216:	601a      	str	r2, [r3, #0]
	hdma_uart6_rx.Init.Channel = USART6_RX_DMA_CHANNEL;
 8019218:	4b27      	ldr	r3, [pc, #156]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 801921a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 801921e:	605a      	str	r2, [r3, #4]
	hdma_uart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8019220:	4b25      	ldr	r3, [pc, #148]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019222:	2200      	movs	r2, #0
 8019224:	609a      	str	r2, [r3, #8]
	hdma_uart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8019226:	4b24      	ldr	r3, [pc, #144]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019228:	2200      	movs	r2, #0
 801922a:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801922c:	4b22      	ldr	r3, [pc, #136]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 801922e:	2203      	movs	r2, #3
 8019230:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8019232:	4b21      	ldr	r3, [pc, #132]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019234:	2200      	movs	r2, #0
 8019236:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8019238:	4b1f      	ldr	r3, [pc, #124]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 801923a:	2200      	movs	r2, #0
 801923c:	619a      	str	r2, [r3, #24]
	hdma_uart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 801923e:	4b1e      	ldr	r3, [pc, #120]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019240:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8019244:	611a      	str	r2, [r3, #16]
	hdma_uart6_rx.Init.Mode = DMA_CIRCULAR;
 8019246:	4b1c      	ldr	r3, [pc, #112]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019248:	f44f 7280 	mov.w	r2, #256	; 0x100
 801924c:	61da      	str	r2, [r3, #28]
	hdma_uart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801924e:	4b1a      	ldr	r3, [pc, #104]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019250:	2200      	movs	r2, #0
 8019252:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8019254:	4b18      	ldr	r3, [pc, #96]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019256:	2200      	movs	r2, #0
 8019258:	615a      	str	r2, [r3, #20]
	hdma_uart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801925a:	4b17      	ldr	r3, [pc, #92]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 801925c:	2200      	movs	r2, #0
 801925e:	60da      	str	r2, [r3, #12]
	hdma_uart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8019260:	4b15      	ldr	r3, [pc, #84]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019262:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8019266:	621a      	str	r2, [r3, #32]
	//TODO cause problem after restart
	//HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
	////HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_rx);
 8019268:	4813      	ldr	r0, [pc, #76]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 801926a:	f7e8 fd59 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP2], hdmarx, hdma_uart6_rx);
 801926e:	4b10      	ldr	r3, [pc, #64]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 8019270:	4a11      	ldr	r2, [pc, #68]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019272:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 8019276:	4b10      	ldr	r3, [pc, #64]	; (80192b8 <DMA_UART_RF_RX+0xf4>)
 8019278:	4a11      	ldr	r2, [pc, #68]	; (80192c0 <DMA_UART_RF_RX+0xfc>)
 801927a:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_RXDATA_FLUSH_REQUEST);
 801927c:	4b0c      	ldr	r3, [pc, #48]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 801927e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8019282:	4a0b      	ldr	r2, [pc, #44]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 8019284:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8019288:	6992      	ldr	r2, [r2, #24]
 801928a:	f042 0208 	orr.w	r2, r2, #8
 801928e:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 8019290:	4b07      	ldr	r3, [pc, #28]	; (80192b0 <DMA_UART_RF_RX+0xec>)
 8019292:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8019296:	2208      	movs	r2, #8
 8019298:	621a      	str	r2, [r3, #32]

	//		Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP2], rx_buffer, rx_buffer_size);
 801929a:	887b      	ldrh	r3, [r7, #2]
 801929c:	461a      	mov	r2, r3
 801929e:	6879      	ldr	r1, [r7, #4]
 80192a0:	4807      	ldr	r0, [pc, #28]	; (80192c0 <DMA_UART_RF_RX+0xfc>)
 80192a2:	f7f0 fc63 	bl	8009b6c <HAL_UART_Receive_DMA>
}
 80192a6:	bf00      	nop
 80192a8:	3710      	adds	r7, #16
 80192aa:	46bd      	mov	sp, r7
 80192ac:	bd80      	pop	{r7, pc}
 80192ae:	bf00      	nop
 80192b0:	20032138 	.word	0x20032138
 80192b4:	40023800 	.word	0x40023800
 80192b8:	20031fcc 	.word	0x20031fcc
 80192bc:	40026440 	.word	0x40026440
 80192c0:	200322f8 	.word	0x200322f8

080192c4 <DMA_UART_RF_TX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_TX(uint8_t tx_buffer[], uint16_t tx_buffer_size)
{
 80192c4:	b580      	push	{r7, lr}
 80192c6:	b084      	sub	sp, #16
 80192c8:	af00      	add	r7, sp, #0
 80192ca:	6078      	str	r0, [r7, #4]
 80192cc:	460b      	mov	r3, r1
 80192ce:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_TX();
 80192d0:	f000 f87e 	bl	80193d0 <Uart_Clear_DMA_TX>

	//TODO: This is not how one should do this coding but it makes it work
	//UART_EndTxTransfer(&huartx[COM_EXP2]);
	huartx[COM_EXP2].gState = HAL_UART_STATE_READY;
 80192d4:	4b39      	ldr	r3, [pc, #228]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 80192d6:	2220      	movs	r2, #32
 80192d8:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 80192dc:	2047      	movs	r0, #71	; 0x47
 80192de:	f7e8 fccc 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable TX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_TXE);
 80192e2:	4b36      	ldr	r3, [pc, #216]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 80192e4:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80192e8:	4a34      	ldr	r2, [pc, #208]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 80192ea:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80192ee:	6812      	ldr	r2, [r2, #0]
 80192f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80192f4:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmatx);
 80192f6:	4b31      	ldr	r3, [pc, #196]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 80192f8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80192fc:	4618      	mov	r0, r3
 80192fe:	f7e8 fdbd 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8019302:	4a2f      	ldr	r2, [pc, #188]	; (80193c0 <DMA_UART_RF_TX+0xfc>)
 8019304:	4b2e      	ldr	r3, [pc, #184]	; (80193c0 <DMA_UART_RF_TX+0xfc>)
 8019306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019308:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801930c:	6313      	str	r3, [r2, #48]	; 0x30
 801930e:	4b2c      	ldr	r3, [pc, #176]	; (80193c0 <DMA_UART_RF_TX+0xfc>)
 8019310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8019316:	60fb      	str	r3, [r7, #12]
 8019318:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_tx.Instance = USART6_TX_DMA_STREAM;
 801931a:	4b2a      	ldr	r3, [pc, #168]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 801931c:	4a2a      	ldr	r2, [pc, #168]	; (80193c8 <DMA_UART_RF_TX+0x104>)
 801931e:	601a      	str	r2, [r3, #0]
	hdma_uart6_tx.Init.Channel = USART6_TX_DMA_CHANNEL;
 8019320:	4b28      	ldr	r3, [pc, #160]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019322:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8019326:	605a      	str	r2, [r3, #4]
	hdma_uart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8019328:	4b26      	ldr	r3, [pc, #152]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 801932a:	2240      	movs	r2, #64	; 0x40
 801932c:	609a      	str	r2, [r3, #8]
	hdma_uart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 801932e:	4b25      	ldr	r3, [pc, #148]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019330:	2204      	movs	r2, #4
 8019332:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8019334:	4b23      	ldr	r3, [pc, #140]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019336:	2203      	movs	r2, #3
 8019338:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 801933a:	4b22      	ldr	r3, [pc, #136]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 801933c:	2200      	movs	r2, #0
 801933e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8019340:	4b20      	ldr	r3, [pc, #128]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019342:	2200      	movs	r2, #0
 8019344:	619a      	str	r2, [r3, #24]
	hdma_uart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8019346:	4b1f      	ldr	r3, [pc, #124]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019348:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801934c:	611a      	str	r2, [r3, #16]
	hdma_uart6_tx.Init.Mode = DMA_NORMAL;
 801934e:	4b1d      	ldr	r3, [pc, #116]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019350:	2200      	movs	r2, #0
 8019352:	61da      	str	r2, [r3, #28]
	hdma_uart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8019354:	4b1b      	ldr	r3, [pc, #108]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019356:	2200      	movs	r2, #0
 8019358:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801935a:	4b1a      	ldr	r3, [pc, #104]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 801935c:	2200      	movs	r2, #0
 801935e:	615a      	str	r2, [r3, #20]
	hdma_uart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8019360:	4b18      	ldr	r3, [pc, #96]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019362:	2200      	movs	r2, #0
 8019364:	60da      	str	r2, [r3, #12]
	hdma_uart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8019366:	4b17      	ldr	r3, [pc, #92]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019368:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 801936c:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_tx);
 801936e:	4815      	ldr	r0, [pc, #84]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019370:	f7e8 fcd6 	bl	8001d20 <HAL_DMA_Init>
	__HAL_LINKDMA(&huartx[COM_EXP2], hdmatx, hdma_uart6_tx);
 8019374:	4b11      	ldr	r3, [pc, #68]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 8019376:	4a13      	ldr	r2, [pc, #76]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 8019378:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 801937c:	4b11      	ldr	r3, [pc, #68]	; (80193c4 <DMA_UART_RF_TX+0x100>)
 801937e:	4a13      	ldr	r2, [pc, #76]	; (80193cc <DMA_UART_RF_TX+0x108>)
 8019380:	639a      	str	r2, [r3, #56]	; 0x38

	//	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
	HAL_NVIC_DisableIRQ(DMA2_Stream6_IRQn);
 8019382:	2045      	movs	r0, #69	; 0x45
 8019384:	f7e8 fc79 	bl	8001c7a <HAL_NVIC_DisableIRQ>
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_HT);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_TE);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_DME);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_FE);

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_TXDATA_FLUSH_REQUEST);
 8019388:	4b0c      	ldr	r3, [pc, #48]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 801938a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801938e:	4a0b      	ldr	r2, [pc, #44]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 8019390:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8019394:	6992      	ldr	r2, [r2, #24]
 8019396:	f042 0210 	orr.w	r2, r2, #16
 801939a:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 801939c:	4b07      	ldr	r3, [pc, #28]	; (80193bc <DMA_UART_RF_TX+0xf8>)
 801939e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80193a2:	2208      	movs	r2, #8
 80193a4:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Transmit_DMA(&huartx[COM_EXP2], tx_buffer, tx_buffer_size);
 80193a6:	887b      	ldrh	r3, [r7, #2]
 80193a8:	461a      	mov	r2, r3
 80193aa:	6879      	ldr	r1, [r7, #4]
 80193ac:	4807      	ldr	r0, [pc, #28]	; (80193cc <DMA_UART_RF_TX+0x108>)
 80193ae:	f7f0 fb6f 	bl	8009a90 <HAL_UART_Transmit_DMA>



}
 80193b2:	bf00      	nop
 80193b4:	3710      	adds	r7, #16
 80193b6:	46bd      	mov	sp, r7
 80193b8:	bd80      	pop	{r7, pc}
 80193ba:	bf00      	nop
 80193bc:	20032138 	.word	0x20032138
 80193c0:	40023800 	.word	0x40023800
 80193c4:	20031eac 	.word	0x20031eac
 80193c8:	400264b8 	.word	0x400264b8
 80193cc:	200322f8 	.word	0x200322f8

080193d0 <Uart_Clear_DMA_TX>:

void Uart_Clear_DMA_TX(void)
{
 80193d0:	b580      	push	{r7, lr}
 80193d2:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 80193d4:	4b8d      	ldr	r3, [pc, #564]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80193d6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80193da:	681b      	ldr	r3, [r3, #0]
 80193dc:	461a      	mov	r2, r3
 80193de:	4b8c      	ldr	r3, [pc, #560]	; (8019610 <Uart_Clear_DMA_TX+0x240>)
 80193e0:	429a      	cmp	r2, r3
 80193e2:	f240 8085 	bls.w	80194f0 <Uart_Clear_DMA_TX+0x120>
 80193e6:	4a8b      	ldr	r2, [pc, #556]	; (8019614 <Uart_Clear_DMA_TX+0x244>)
 80193e8:	4b88      	ldr	r3, [pc, #544]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80193ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80193ee:	681b      	ldr	r3, [r3, #0]
 80193f0:	4619      	mov	r1, r3
 80193f2:	4b89      	ldr	r3, [pc, #548]	; (8019618 <Uart_Clear_DMA_TX+0x248>)
 80193f4:	4299      	cmp	r1, r3
 80193f6:	d078      	beq.n	80194ea <Uart_Clear_DMA_TX+0x11a>
 80193f8:	4b84      	ldr	r3, [pc, #528]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80193fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80193fe:	681b      	ldr	r3, [r3, #0]
 8019400:	4619      	mov	r1, r3
 8019402:	4b86      	ldr	r3, [pc, #536]	; (801961c <Uart_Clear_DMA_TX+0x24c>)
 8019404:	4299      	cmp	r1, r3
 8019406:	d06e      	beq.n	80194e6 <Uart_Clear_DMA_TX+0x116>
 8019408:	4b80      	ldr	r3, [pc, #512]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801940a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801940e:	681b      	ldr	r3, [r3, #0]
 8019410:	4619      	mov	r1, r3
 8019412:	4b83      	ldr	r3, [pc, #524]	; (8019620 <Uart_Clear_DMA_TX+0x250>)
 8019414:	4299      	cmp	r1, r3
 8019416:	d064      	beq.n	80194e2 <Uart_Clear_DMA_TX+0x112>
 8019418:	4b7c      	ldr	r3, [pc, #496]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801941a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801941e:	681b      	ldr	r3, [r3, #0]
 8019420:	4619      	mov	r1, r3
 8019422:	4b80      	ldr	r3, [pc, #512]	; (8019624 <Uart_Clear_DMA_TX+0x254>)
 8019424:	4299      	cmp	r1, r3
 8019426:	d05a      	beq.n	80194de <Uart_Clear_DMA_TX+0x10e>
 8019428:	4b78      	ldr	r3, [pc, #480]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801942a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801942e:	681b      	ldr	r3, [r3, #0]
 8019430:	4619      	mov	r1, r3
 8019432:	4b7d      	ldr	r3, [pc, #500]	; (8019628 <Uart_Clear_DMA_TX+0x258>)
 8019434:	4299      	cmp	r1, r3
 8019436:	d04f      	beq.n	80194d8 <Uart_Clear_DMA_TX+0x108>
 8019438:	4b74      	ldr	r3, [pc, #464]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801943a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801943e:	681b      	ldr	r3, [r3, #0]
 8019440:	4619      	mov	r1, r3
 8019442:	4b7a      	ldr	r3, [pc, #488]	; (801962c <Uart_Clear_DMA_TX+0x25c>)
 8019444:	4299      	cmp	r1, r3
 8019446:	d044      	beq.n	80194d2 <Uart_Clear_DMA_TX+0x102>
 8019448:	4b70      	ldr	r3, [pc, #448]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801944a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801944e:	681b      	ldr	r3, [r3, #0]
 8019450:	4619      	mov	r1, r3
 8019452:	4b77      	ldr	r3, [pc, #476]	; (8019630 <Uart_Clear_DMA_TX+0x260>)
 8019454:	4299      	cmp	r1, r3
 8019456:	d039      	beq.n	80194cc <Uart_Clear_DMA_TX+0xfc>
 8019458:	4b6c      	ldr	r3, [pc, #432]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801945a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801945e:	681b      	ldr	r3, [r3, #0]
 8019460:	4619      	mov	r1, r3
 8019462:	4b74      	ldr	r3, [pc, #464]	; (8019634 <Uart_Clear_DMA_TX+0x264>)
 8019464:	4299      	cmp	r1, r3
 8019466:	d02e      	beq.n	80194c6 <Uart_Clear_DMA_TX+0xf6>
 8019468:	4b68      	ldr	r3, [pc, #416]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801946a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	4619      	mov	r1, r3
 8019472:	4b71      	ldr	r3, [pc, #452]	; (8019638 <Uart_Clear_DMA_TX+0x268>)
 8019474:	4299      	cmp	r1, r3
 8019476:	d023      	beq.n	80194c0 <Uart_Clear_DMA_TX+0xf0>
 8019478:	4b64      	ldr	r3, [pc, #400]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801947a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801947e:	681b      	ldr	r3, [r3, #0]
 8019480:	4619      	mov	r1, r3
 8019482:	4b6e      	ldr	r3, [pc, #440]	; (801963c <Uart_Clear_DMA_TX+0x26c>)
 8019484:	4299      	cmp	r1, r3
 8019486:	d018      	beq.n	80194ba <Uart_Clear_DMA_TX+0xea>
 8019488:	4b60      	ldr	r3, [pc, #384]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801948a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801948e:	681b      	ldr	r3, [r3, #0]
 8019490:	4619      	mov	r1, r3
 8019492:	4b6b      	ldr	r3, [pc, #428]	; (8019640 <Uart_Clear_DMA_TX+0x270>)
 8019494:	4299      	cmp	r1, r3
 8019496:	d00d      	beq.n	80194b4 <Uart_Clear_DMA_TX+0xe4>
 8019498:	4b5c      	ldr	r3, [pc, #368]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 801949a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801949e:	681b      	ldr	r3, [r3, #0]
 80194a0:	4619      	mov	r1, r3
 80194a2:	4b68      	ldr	r3, [pc, #416]	; (8019644 <Uart_Clear_DMA_TX+0x274>)
 80194a4:	4299      	cmp	r1, r3
 80194a6:	d102      	bne.n	80194ae <Uart_Clear_DMA_TX+0xde>
 80194a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80194ac:	e01e      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194ae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80194b2:	e01b      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80194b8:	e018      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194ba:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80194be:	e015      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80194c4:	e012      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80194ca:	e00f      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80194d0:	e00c      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80194d6:	e009      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80194dc:	e006      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194de:	2320      	movs	r3, #32
 80194e0:	e004      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194e2:	2320      	movs	r3, #32
 80194e4:	e002      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194e6:	2320      	movs	r3, #32
 80194e8:	e000      	b.n	80194ec <Uart_Clear_DMA_TX+0x11c>
 80194ea:	2320      	movs	r3, #32
 80194ec:	60d3      	str	r3, [r2, #12]
 80194ee:	e1df      	b.n	80198b0 <Uart_Clear_DMA_TX+0x4e0>
 80194f0:	4b46      	ldr	r3, [pc, #280]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80194f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80194f6:	681b      	ldr	r3, [r3, #0]
 80194f8:	461a      	mov	r2, r3
 80194fa:	4b53      	ldr	r3, [pc, #332]	; (8019648 <Uart_Clear_DMA_TX+0x278>)
 80194fc:	429a      	cmp	r2, r3
 80194fe:	f240 80a5 	bls.w	801964c <Uart_Clear_DMA_TX+0x27c>
 8019502:	4a44      	ldr	r2, [pc, #272]	; (8019614 <Uart_Clear_DMA_TX+0x244>)
 8019504:	4b41      	ldr	r3, [pc, #260]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019506:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801950a:	681b      	ldr	r3, [r3, #0]
 801950c:	4619      	mov	r1, r3
 801950e:	4b42      	ldr	r3, [pc, #264]	; (8019618 <Uart_Clear_DMA_TX+0x248>)
 8019510:	4299      	cmp	r1, r3
 8019512:	d078      	beq.n	8019606 <Uart_Clear_DMA_TX+0x236>
 8019514:	4b3d      	ldr	r3, [pc, #244]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019516:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801951a:	681b      	ldr	r3, [r3, #0]
 801951c:	4619      	mov	r1, r3
 801951e:	4b3f      	ldr	r3, [pc, #252]	; (801961c <Uart_Clear_DMA_TX+0x24c>)
 8019520:	4299      	cmp	r1, r3
 8019522:	d06e      	beq.n	8019602 <Uart_Clear_DMA_TX+0x232>
 8019524:	4b39      	ldr	r3, [pc, #228]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019526:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801952a:	681b      	ldr	r3, [r3, #0]
 801952c:	4619      	mov	r1, r3
 801952e:	4b3c      	ldr	r3, [pc, #240]	; (8019620 <Uart_Clear_DMA_TX+0x250>)
 8019530:	4299      	cmp	r1, r3
 8019532:	d064      	beq.n	80195fe <Uart_Clear_DMA_TX+0x22e>
 8019534:	4b35      	ldr	r3, [pc, #212]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019536:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801953a:	681b      	ldr	r3, [r3, #0]
 801953c:	4619      	mov	r1, r3
 801953e:	4b39      	ldr	r3, [pc, #228]	; (8019624 <Uart_Clear_DMA_TX+0x254>)
 8019540:	4299      	cmp	r1, r3
 8019542:	d05a      	beq.n	80195fa <Uart_Clear_DMA_TX+0x22a>
 8019544:	4b31      	ldr	r3, [pc, #196]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019546:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	4619      	mov	r1, r3
 801954e:	4b36      	ldr	r3, [pc, #216]	; (8019628 <Uart_Clear_DMA_TX+0x258>)
 8019550:	4299      	cmp	r1, r3
 8019552:	d04f      	beq.n	80195f4 <Uart_Clear_DMA_TX+0x224>
 8019554:	4b2d      	ldr	r3, [pc, #180]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019556:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801955a:	681b      	ldr	r3, [r3, #0]
 801955c:	4619      	mov	r1, r3
 801955e:	4b33      	ldr	r3, [pc, #204]	; (801962c <Uart_Clear_DMA_TX+0x25c>)
 8019560:	4299      	cmp	r1, r3
 8019562:	d044      	beq.n	80195ee <Uart_Clear_DMA_TX+0x21e>
 8019564:	4b29      	ldr	r3, [pc, #164]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019566:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	4619      	mov	r1, r3
 801956e:	4b30      	ldr	r3, [pc, #192]	; (8019630 <Uart_Clear_DMA_TX+0x260>)
 8019570:	4299      	cmp	r1, r3
 8019572:	d039      	beq.n	80195e8 <Uart_Clear_DMA_TX+0x218>
 8019574:	4b25      	ldr	r3, [pc, #148]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019576:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801957a:	681b      	ldr	r3, [r3, #0]
 801957c:	4619      	mov	r1, r3
 801957e:	4b2d      	ldr	r3, [pc, #180]	; (8019634 <Uart_Clear_DMA_TX+0x264>)
 8019580:	4299      	cmp	r1, r3
 8019582:	d02e      	beq.n	80195e2 <Uart_Clear_DMA_TX+0x212>
 8019584:	4b21      	ldr	r3, [pc, #132]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019586:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801958a:	681b      	ldr	r3, [r3, #0]
 801958c:	4619      	mov	r1, r3
 801958e:	4b2a      	ldr	r3, [pc, #168]	; (8019638 <Uart_Clear_DMA_TX+0x268>)
 8019590:	4299      	cmp	r1, r3
 8019592:	d023      	beq.n	80195dc <Uart_Clear_DMA_TX+0x20c>
 8019594:	4b1d      	ldr	r3, [pc, #116]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 8019596:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	4619      	mov	r1, r3
 801959e:	4b27      	ldr	r3, [pc, #156]	; (801963c <Uart_Clear_DMA_TX+0x26c>)
 80195a0:	4299      	cmp	r1, r3
 80195a2:	d018      	beq.n	80195d6 <Uart_Clear_DMA_TX+0x206>
 80195a4:	4b19      	ldr	r3, [pc, #100]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80195a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80195aa:	681b      	ldr	r3, [r3, #0]
 80195ac:	4619      	mov	r1, r3
 80195ae:	4b24      	ldr	r3, [pc, #144]	; (8019640 <Uart_Clear_DMA_TX+0x270>)
 80195b0:	4299      	cmp	r1, r3
 80195b2:	d00d      	beq.n	80195d0 <Uart_Clear_DMA_TX+0x200>
 80195b4:	4b15      	ldr	r3, [pc, #84]	; (801960c <Uart_Clear_DMA_TX+0x23c>)
 80195b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80195ba:	681b      	ldr	r3, [r3, #0]
 80195bc:	4619      	mov	r1, r3
 80195be:	4b21      	ldr	r3, [pc, #132]	; (8019644 <Uart_Clear_DMA_TX+0x274>)
 80195c0:	4299      	cmp	r1, r3
 80195c2:	d102      	bne.n	80195ca <Uart_Clear_DMA_TX+0x1fa>
 80195c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80195c8:	e01e      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80195ce:	e01b      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195d0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80195d4:	e018      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195d6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80195da:	e015      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195dc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80195e0:	e012      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80195e6:	e00f      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80195ec:	e00c      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80195f2:	e009      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80195f8:	e006      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195fa:	2320      	movs	r3, #32
 80195fc:	e004      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 80195fe:	2320      	movs	r3, #32
 8019600:	e002      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 8019602:	2320      	movs	r3, #32
 8019604:	e000      	b.n	8019608 <Uart_Clear_DMA_TX+0x238>
 8019606:	2320      	movs	r3, #32
 8019608:	6093      	str	r3, [r2, #8]
 801960a:	e151      	b.n	80198b0 <Uart_Clear_DMA_TX+0x4e0>
 801960c:	20032138 	.word	0x20032138
 8019610:	40026458 	.word	0x40026458
 8019614:	40026400 	.word	0x40026400
 8019618:	40026010 	.word	0x40026010
 801961c:	40026410 	.word	0x40026410
 8019620:	40026070 	.word	0x40026070
 8019624:	40026470 	.word	0x40026470
 8019628:	40026028 	.word	0x40026028
 801962c:	40026428 	.word	0x40026428
 8019630:	40026088 	.word	0x40026088
 8019634:	40026488 	.word	0x40026488
 8019638:	40026040 	.word	0x40026040
 801963c:	40026440 	.word	0x40026440
 8019640:	400260a0 	.word	0x400260a0
 8019644:	400264a0 	.word	0x400264a0
 8019648:	400260b8 	.word	0x400260b8
 801964c:	4b88      	ldr	r3, [pc, #544]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801964e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019652:	681b      	ldr	r3, [r3, #0]
 8019654:	461a      	mov	r2, r3
 8019656:	4b87      	ldr	r3, [pc, #540]	; (8019874 <Uart_Clear_DMA_TX+0x4a4>)
 8019658:	429a      	cmp	r2, r3
 801965a:	f240 8085 	bls.w	8019768 <Uart_Clear_DMA_TX+0x398>
 801965e:	4a86      	ldr	r2, [pc, #536]	; (8019878 <Uart_Clear_DMA_TX+0x4a8>)
 8019660:	4b83      	ldr	r3, [pc, #524]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019662:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019666:	681b      	ldr	r3, [r3, #0]
 8019668:	4619      	mov	r1, r3
 801966a:	4b84      	ldr	r3, [pc, #528]	; (801987c <Uart_Clear_DMA_TX+0x4ac>)
 801966c:	4299      	cmp	r1, r3
 801966e:	d078      	beq.n	8019762 <Uart_Clear_DMA_TX+0x392>
 8019670:	4b7f      	ldr	r3, [pc, #508]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019672:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019676:	681b      	ldr	r3, [r3, #0]
 8019678:	4619      	mov	r1, r3
 801967a:	4b81      	ldr	r3, [pc, #516]	; (8019880 <Uart_Clear_DMA_TX+0x4b0>)
 801967c:	4299      	cmp	r1, r3
 801967e:	d06e      	beq.n	801975e <Uart_Clear_DMA_TX+0x38e>
 8019680:	4b7b      	ldr	r3, [pc, #492]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019682:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019686:	681b      	ldr	r3, [r3, #0]
 8019688:	4619      	mov	r1, r3
 801968a:	4b7e      	ldr	r3, [pc, #504]	; (8019884 <Uart_Clear_DMA_TX+0x4b4>)
 801968c:	4299      	cmp	r1, r3
 801968e:	d064      	beq.n	801975a <Uart_Clear_DMA_TX+0x38a>
 8019690:	4b77      	ldr	r3, [pc, #476]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019692:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019696:	681b      	ldr	r3, [r3, #0]
 8019698:	4619      	mov	r1, r3
 801969a:	4b7b      	ldr	r3, [pc, #492]	; (8019888 <Uart_Clear_DMA_TX+0x4b8>)
 801969c:	4299      	cmp	r1, r3
 801969e:	d05a      	beq.n	8019756 <Uart_Clear_DMA_TX+0x386>
 80196a0:	4b73      	ldr	r3, [pc, #460]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196a6:	681b      	ldr	r3, [r3, #0]
 80196a8:	4619      	mov	r1, r3
 80196aa:	4b78      	ldr	r3, [pc, #480]	; (801988c <Uart_Clear_DMA_TX+0x4bc>)
 80196ac:	4299      	cmp	r1, r3
 80196ae:	d04f      	beq.n	8019750 <Uart_Clear_DMA_TX+0x380>
 80196b0:	4b6f      	ldr	r3, [pc, #444]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196b6:	681b      	ldr	r3, [r3, #0]
 80196b8:	4619      	mov	r1, r3
 80196ba:	4b75      	ldr	r3, [pc, #468]	; (8019890 <Uart_Clear_DMA_TX+0x4c0>)
 80196bc:	4299      	cmp	r1, r3
 80196be:	d044      	beq.n	801974a <Uart_Clear_DMA_TX+0x37a>
 80196c0:	4b6b      	ldr	r3, [pc, #428]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196c6:	681b      	ldr	r3, [r3, #0]
 80196c8:	4619      	mov	r1, r3
 80196ca:	4b72      	ldr	r3, [pc, #456]	; (8019894 <Uart_Clear_DMA_TX+0x4c4>)
 80196cc:	4299      	cmp	r1, r3
 80196ce:	d039      	beq.n	8019744 <Uart_Clear_DMA_TX+0x374>
 80196d0:	4b67      	ldr	r3, [pc, #412]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196d6:	681b      	ldr	r3, [r3, #0]
 80196d8:	4619      	mov	r1, r3
 80196da:	4b6f      	ldr	r3, [pc, #444]	; (8019898 <Uart_Clear_DMA_TX+0x4c8>)
 80196dc:	4299      	cmp	r1, r3
 80196de:	d02e      	beq.n	801973e <Uart_Clear_DMA_TX+0x36e>
 80196e0:	4b63      	ldr	r3, [pc, #396]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196e6:	681b      	ldr	r3, [r3, #0]
 80196e8:	4619      	mov	r1, r3
 80196ea:	4b6c      	ldr	r3, [pc, #432]	; (801989c <Uart_Clear_DMA_TX+0x4cc>)
 80196ec:	4299      	cmp	r1, r3
 80196ee:	d023      	beq.n	8019738 <Uart_Clear_DMA_TX+0x368>
 80196f0:	4b5f      	ldr	r3, [pc, #380]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80196f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80196f6:	681b      	ldr	r3, [r3, #0]
 80196f8:	4619      	mov	r1, r3
 80196fa:	4b69      	ldr	r3, [pc, #420]	; (80198a0 <Uart_Clear_DMA_TX+0x4d0>)
 80196fc:	4299      	cmp	r1, r3
 80196fe:	d018      	beq.n	8019732 <Uart_Clear_DMA_TX+0x362>
 8019700:	4b5b      	ldr	r3, [pc, #364]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019702:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019706:	681b      	ldr	r3, [r3, #0]
 8019708:	4619      	mov	r1, r3
 801970a:	4b66      	ldr	r3, [pc, #408]	; (80198a4 <Uart_Clear_DMA_TX+0x4d4>)
 801970c:	4299      	cmp	r1, r3
 801970e:	d00d      	beq.n	801972c <Uart_Clear_DMA_TX+0x35c>
 8019710:	4b57      	ldr	r3, [pc, #348]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 8019712:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019716:	681b      	ldr	r3, [r3, #0]
 8019718:	4619      	mov	r1, r3
 801971a:	4b63      	ldr	r3, [pc, #396]	; (80198a8 <Uart_Clear_DMA_TX+0x4d8>)
 801971c:	4299      	cmp	r1, r3
 801971e:	d102      	bne.n	8019726 <Uart_Clear_DMA_TX+0x356>
 8019720:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019724:	e01e      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019726:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801972a:	e01b      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 801972c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019730:	e018      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019732:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019736:	e015      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019738:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801973c:	e012      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 801973e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019742:	e00f      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019744:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019748:	e00c      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 801974a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801974e:	e009      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019750:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019754:	e006      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019756:	2320      	movs	r3, #32
 8019758:	e004      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 801975a:	2320      	movs	r3, #32
 801975c:	e002      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 801975e:	2320      	movs	r3, #32
 8019760:	e000      	b.n	8019764 <Uart_Clear_DMA_TX+0x394>
 8019762:	2320      	movs	r3, #32
 8019764:	60d3      	str	r3, [r2, #12]
 8019766:	e0a3      	b.n	80198b0 <Uart_Clear_DMA_TX+0x4e0>
 8019768:	4a43      	ldr	r2, [pc, #268]	; (8019878 <Uart_Clear_DMA_TX+0x4a8>)
 801976a:	4b41      	ldr	r3, [pc, #260]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801976c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019770:	681b      	ldr	r3, [r3, #0]
 8019772:	4619      	mov	r1, r3
 8019774:	4b41      	ldr	r3, [pc, #260]	; (801987c <Uart_Clear_DMA_TX+0x4ac>)
 8019776:	4299      	cmp	r1, r3
 8019778:	f000 8098 	beq.w	80198ac <Uart_Clear_DMA_TX+0x4dc>
 801977c:	4b3c      	ldr	r3, [pc, #240]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801977e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019782:	681b      	ldr	r3, [r3, #0]
 8019784:	4619      	mov	r1, r3
 8019786:	4b3e      	ldr	r3, [pc, #248]	; (8019880 <Uart_Clear_DMA_TX+0x4b0>)
 8019788:	4299      	cmp	r1, r3
 801978a:	d06e      	beq.n	801986a <Uart_Clear_DMA_TX+0x49a>
 801978c:	4b38      	ldr	r3, [pc, #224]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801978e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019792:	681b      	ldr	r3, [r3, #0]
 8019794:	4619      	mov	r1, r3
 8019796:	4b3b      	ldr	r3, [pc, #236]	; (8019884 <Uart_Clear_DMA_TX+0x4b4>)
 8019798:	4299      	cmp	r1, r3
 801979a:	d064      	beq.n	8019866 <Uart_Clear_DMA_TX+0x496>
 801979c:	4b34      	ldr	r3, [pc, #208]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801979e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197a2:	681b      	ldr	r3, [r3, #0]
 80197a4:	4619      	mov	r1, r3
 80197a6:	4b38      	ldr	r3, [pc, #224]	; (8019888 <Uart_Clear_DMA_TX+0x4b8>)
 80197a8:	4299      	cmp	r1, r3
 80197aa:	d05a      	beq.n	8019862 <Uart_Clear_DMA_TX+0x492>
 80197ac:	4b30      	ldr	r3, [pc, #192]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197b2:	681b      	ldr	r3, [r3, #0]
 80197b4:	4619      	mov	r1, r3
 80197b6:	4b35      	ldr	r3, [pc, #212]	; (801988c <Uart_Clear_DMA_TX+0x4bc>)
 80197b8:	4299      	cmp	r1, r3
 80197ba:	d04f      	beq.n	801985c <Uart_Clear_DMA_TX+0x48c>
 80197bc:	4b2c      	ldr	r3, [pc, #176]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197c2:	681b      	ldr	r3, [r3, #0]
 80197c4:	4619      	mov	r1, r3
 80197c6:	4b32      	ldr	r3, [pc, #200]	; (8019890 <Uart_Clear_DMA_TX+0x4c0>)
 80197c8:	4299      	cmp	r1, r3
 80197ca:	d044      	beq.n	8019856 <Uart_Clear_DMA_TX+0x486>
 80197cc:	4b28      	ldr	r3, [pc, #160]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197d2:	681b      	ldr	r3, [r3, #0]
 80197d4:	4619      	mov	r1, r3
 80197d6:	4b2f      	ldr	r3, [pc, #188]	; (8019894 <Uart_Clear_DMA_TX+0x4c4>)
 80197d8:	4299      	cmp	r1, r3
 80197da:	d039      	beq.n	8019850 <Uart_Clear_DMA_TX+0x480>
 80197dc:	4b24      	ldr	r3, [pc, #144]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197e2:	681b      	ldr	r3, [r3, #0]
 80197e4:	4619      	mov	r1, r3
 80197e6:	4b2c      	ldr	r3, [pc, #176]	; (8019898 <Uart_Clear_DMA_TX+0x4c8>)
 80197e8:	4299      	cmp	r1, r3
 80197ea:	d02e      	beq.n	801984a <Uart_Clear_DMA_TX+0x47a>
 80197ec:	4b20      	ldr	r3, [pc, #128]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197ee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80197f2:	681b      	ldr	r3, [r3, #0]
 80197f4:	4619      	mov	r1, r3
 80197f6:	4b29      	ldr	r3, [pc, #164]	; (801989c <Uart_Clear_DMA_TX+0x4cc>)
 80197f8:	4299      	cmp	r1, r3
 80197fa:	d023      	beq.n	8019844 <Uart_Clear_DMA_TX+0x474>
 80197fc:	4b1c      	ldr	r3, [pc, #112]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 80197fe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019802:	681b      	ldr	r3, [r3, #0]
 8019804:	4619      	mov	r1, r3
 8019806:	4b26      	ldr	r3, [pc, #152]	; (80198a0 <Uart_Clear_DMA_TX+0x4d0>)
 8019808:	4299      	cmp	r1, r3
 801980a:	d018      	beq.n	801983e <Uart_Clear_DMA_TX+0x46e>
 801980c:	4b18      	ldr	r3, [pc, #96]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801980e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019812:	681b      	ldr	r3, [r3, #0]
 8019814:	4619      	mov	r1, r3
 8019816:	4b23      	ldr	r3, [pc, #140]	; (80198a4 <Uart_Clear_DMA_TX+0x4d4>)
 8019818:	4299      	cmp	r1, r3
 801981a:	d00d      	beq.n	8019838 <Uart_Clear_DMA_TX+0x468>
 801981c:	4b14      	ldr	r3, [pc, #80]	; (8019870 <Uart_Clear_DMA_TX+0x4a0>)
 801981e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019822:	681b      	ldr	r3, [r3, #0]
 8019824:	4619      	mov	r1, r3
 8019826:	4b20      	ldr	r3, [pc, #128]	; (80198a8 <Uart_Clear_DMA_TX+0x4d8>)
 8019828:	4299      	cmp	r1, r3
 801982a:	d102      	bne.n	8019832 <Uart_Clear_DMA_TX+0x462>
 801982c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019830:	e03d      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019832:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8019836:	e03a      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019838:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801983c:	e037      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 801983e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019842:	e034      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019844:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8019848:	e031      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 801984a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801984e:	e02e      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019850:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019854:	e02b      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019856:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801985a:	e028      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 801985c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019860:	e025      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019862:	2320      	movs	r3, #32
 8019864:	e023      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 8019866:	2320      	movs	r3, #32
 8019868:	e021      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 801986a:	2320      	movs	r3, #32
 801986c:	e01f      	b.n	80198ae <Uart_Clear_DMA_TX+0x4de>
 801986e:	bf00      	nop
 8019870:	20032138 	.word	0x20032138
 8019874:	40026058 	.word	0x40026058
 8019878:	40026000 	.word	0x40026000
 801987c:	40026010 	.word	0x40026010
 8019880:	40026410 	.word	0x40026410
 8019884:	40026070 	.word	0x40026070
 8019888:	40026470 	.word	0x40026470
 801988c:	40026028 	.word	0x40026028
 8019890:	40026428 	.word	0x40026428
 8019894:	40026088 	.word	0x40026088
 8019898:	40026488 	.word	0x40026488
 801989c:	40026040 	.word	0x40026040
 80198a0:	40026440 	.word	0x40026440
 80198a4:	400260a0 	.word	0x400260a0
 80198a8:	400264a0 	.word	0x400264a0
 80198ac:	2320      	movs	r3, #32
 80198ae:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 80198b0:	4b8d      	ldr	r3, [pc, #564]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80198b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80198b6:	681b      	ldr	r3, [r3, #0]
 80198b8:	461a      	mov	r2, r3
 80198ba:	4b8c      	ldr	r3, [pc, #560]	; (8019aec <Uart_Clear_DMA_TX+0x71c>)
 80198bc:	429a      	cmp	r2, r3
 80198be:	f240 8085 	bls.w	80199cc <Uart_Clear_DMA_TX+0x5fc>
 80198c2:	4a8b      	ldr	r2, [pc, #556]	; (8019af0 <Uart_Clear_DMA_TX+0x720>)
 80198c4:	4b88      	ldr	r3, [pc, #544]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80198c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80198ca:	681b      	ldr	r3, [r3, #0]
 80198cc:	4619      	mov	r1, r3
 80198ce:	4b89      	ldr	r3, [pc, #548]	; (8019af4 <Uart_Clear_DMA_TX+0x724>)
 80198d0:	4299      	cmp	r1, r3
 80198d2:	d078      	beq.n	80199c6 <Uart_Clear_DMA_TX+0x5f6>
 80198d4:	4b84      	ldr	r3, [pc, #528]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80198d6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	4619      	mov	r1, r3
 80198de:	4b86      	ldr	r3, [pc, #536]	; (8019af8 <Uart_Clear_DMA_TX+0x728>)
 80198e0:	4299      	cmp	r1, r3
 80198e2:	d06e      	beq.n	80199c2 <Uart_Clear_DMA_TX+0x5f2>
 80198e4:	4b80      	ldr	r3, [pc, #512]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80198e6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	4619      	mov	r1, r3
 80198ee:	4b83      	ldr	r3, [pc, #524]	; (8019afc <Uart_Clear_DMA_TX+0x72c>)
 80198f0:	4299      	cmp	r1, r3
 80198f2:	d064      	beq.n	80199be <Uart_Clear_DMA_TX+0x5ee>
 80198f4:	4b7c      	ldr	r3, [pc, #496]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80198f6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80198fa:	681b      	ldr	r3, [r3, #0]
 80198fc:	4619      	mov	r1, r3
 80198fe:	4b80      	ldr	r3, [pc, #512]	; (8019b00 <Uart_Clear_DMA_TX+0x730>)
 8019900:	4299      	cmp	r1, r3
 8019902:	d05a      	beq.n	80199ba <Uart_Clear_DMA_TX+0x5ea>
 8019904:	4b78      	ldr	r3, [pc, #480]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019906:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801990a:	681b      	ldr	r3, [r3, #0]
 801990c:	4619      	mov	r1, r3
 801990e:	4b7d      	ldr	r3, [pc, #500]	; (8019b04 <Uart_Clear_DMA_TX+0x734>)
 8019910:	4299      	cmp	r1, r3
 8019912:	d04f      	beq.n	80199b4 <Uart_Clear_DMA_TX+0x5e4>
 8019914:	4b74      	ldr	r3, [pc, #464]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019916:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801991a:	681b      	ldr	r3, [r3, #0]
 801991c:	4619      	mov	r1, r3
 801991e:	4b7a      	ldr	r3, [pc, #488]	; (8019b08 <Uart_Clear_DMA_TX+0x738>)
 8019920:	4299      	cmp	r1, r3
 8019922:	d044      	beq.n	80199ae <Uart_Clear_DMA_TX+0x5de>
 8019924:	4b70      	ldr	r3, [pc, #448]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019926:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801992a:	681b      	ldr	r3, [r3, #0]
 801992c:	4619      	mov	r1, r3
 801992e:	4b77      	ldr	r3, [pc, #476]	; (8019b0c <Uart_Clear_DMA_TX+0x73c>)
 8019930:	4299      	cmp	r1, r3
 8019932:	d039      	beq.n	80199a8 <Uart_Clear_DMA_TX+0x5d8>
 8019934:	4b6c      	ldr	r3, [pc, #432]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019936:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801993a:	681b      	ldr	r3, [r3, #0]
 801993c:	4619      	mov	r1, r3
 801993e:	4b74      	ldr	r3, [pc, #464]	; (8019b10 <Uart_Clear_DMA_TX+0x740>)
 8019940:	4299      	cmp	r1, r3
 8019942:	d02e      	beq.n	80199a2 <Uart_Clear_DMA_TX+0x5d2>
 8019944:	4b68      	ldr	r3, [pc, #416]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019946:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801994a:	681b      	ldr	r3, [r3, #0]
 801994c:	4619      	mov	r1, r3
 801994e:	4b71      	ldr	r3, [pc, #452]	; (8019b14 <Uart_Clear_DMA_TX+0x744>)
 8019950:	4299      	cmp	r1, r3
 8019952:	d023      	beq.n	801999c <Uart_Clear_DMA_TX+0x5cc>
 8019954:	4b64      	ldr	r3, [pc, #400]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019956:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801995a:	681b      	ldr	r3, [r3, #0]
 801995c:	4619      	mov	r1, r3
 801995e:	4b6e      	ldr	r3, [pc, #440]	; (8019b18 <Uart_Clear_DMA_TX+0x748>)
 8019960:	4299      	cmp	r1, r3
 8019962:	d018      	beq.n	8019996 <Uart_Clear_DMA_TX+0x5c6>
 8019964:	4b60      	ldr	r3, [pc, #384]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019966:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801996a:	681b      	ldr	r3, [r3, #0]
 801996c:	4619      	mov	r1, r3
 801996e:	4b6b      	ldr	r3, [pc, #428]	; (8019b1c <Uart_Clear_DMA_TX+0x74c>)
 8019970:	4299      	cmp	r1, r3
 8019972:	d00d      	beq.n	8019990 <Uart_Clear_DMA_TX+0x5c0>
 8019974:	4b5c      	ldr	r3, [pc, #368]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019976:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801997a:	681b      	ldr	r3, [r3, #0]
 801997c:	4619      	mov	r1, r3
 801997e:	4b68      	ldr	r3, [pc, #416]	; (8019b20 <Uart_Clear_DMA_TX+0x750>)
 8019980:	4299      	cmp	r1, r3
 8019982:	d102      	bne.n	801998a <Uart_Clear_DMA_TX+0x5ba>
 8019984:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019988:	e01e      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 801998a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801998e:	e01b      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 8019990:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019994:	e018      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 8019996:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801999a:	e015      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 801999c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80199a0:	e012      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80199a6:	e00f      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80199ac:	e00c      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80199b2:	e009      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80199b8:	e006      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199ba:	2310      	movs	r3, #16
 80199bc:	e004      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199be:	2310      	movs	r3, #16
 80199c0:	e002      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199c2:	2310      	movs	r3, #16
 80199c4:	e000      	b.n	80199c8 <Uart_Clear_DMA_TX+0x5f8>
 80199c6:	2310      	movs	r3, #16
 80199c8:	60d3      	str	r3, [r2, #12]
 80199ca:	e1df      	b.n	8019d8c <Uart_Clear_DMA_TX+0x9bc>
 80199cc:	4b46      	ldr	r3, [pc, #280]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80199ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80199d2:	681b      	ldr	r3, [r3, #0]
 80199d4:	461a      	mov	r2, r3
 80199d6:	4b53      	ldr	r3, [pc, #332]	; (8019b24 <Uart_Clear_DMA_TX+0x754>)
 80199d8:	429a      	cmp	r2, r3
 80199da:	f240 80a5 	bls.w	8019b28 <Uart_Clear_DMA_TX+0x758>
 80199de:	4a44      	ldr	r2, [pc, #272]	; (8019af0 <Uart_Clear_DMA_TX+0x720>)
 80199e0:	4b41      	ldr	r3, [pc, #260]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80199e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80199e6:	681b      	ldr	r3, [r3, #0]
 80199e8:	4619      	mov	r1, r3
 80199ea:	4b42      	ldr	r3, [pc, #264]	; (8019af4 <Uart_Clear_DMA_TX+0x724>)
 80199ec:	4299      	cmp	r1, r3
 80199ee:	d078      	beq.n	8019ae2 <Uart_Clear_DMA_TX+0x712>
 80199f0:	4b3d      	ldr	r3, [pc, #244]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 80199f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80199f6:	681b      	ldr	r3, [r3, #0]
 80199f8:	4619      	mov	r1, r3
 80199fa:	4b3f      	ldr	r3, [pc, #252]	; (8019af8 <Uart_Clear_DMA_TX+0x728>)
 80199fc:	4299      	cmp	r1, r3
 80199fe:	d06e      	beq.n	8019ade <Uart_Clear_DMA_TX+0x70e>
 8019a00:	4b39      	ldr	r3, [pc, #228]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a06:	681b      	ldr	r3, [r3, #0]
 8019a08:	4619      	mov	r1, r3
 8019a0a:	4b3c      	ldr	r3, [pc, #240]	; (8019afc <Uart_Clear_DMA_TX+0x72c>)
 8019a0c:	4299      	cmp	r1, r3
 8019a0e:	d064      	beq.n	8019ada <Uart_Clear_DMA_TX+0x70a>
 8019a10:	4b35      	ldr	r3, [pc, #212]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a16:	681b      	ldr	r3, [r3, #0]
 8019a18:	4619      	mov	r1, r3
 8019a1a:	4b39      	ldr	r3, [pc, #228]	; (8019b00 <Uart_Clear_DMA_TX+0x730>)
 8019a1c:	4299      	cmp	r1, r3
 8019a1e:	d05a      	beq.n	8019ad6 <Uart_Clear_DMA_TX+0x706>
 8019a20:	4b31      	ldr	r3, [pc, #196]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a26:	681b      	ldr	r3, [r3, #0]
 8019a28:	4619      	mov	r1, r3
 8019a2a:	4b36      	ldr	r3, [pc, #216]	; (8019b04 <Uart_Clear_DMA_TX+0x734>)
 8019a2c:	4299      	cmp	r1, r3
 8019a2e:	d04f      	beq.n	8019ad0 <Uart_Clear_DMA_TX+0x700>
 8019a30:	4b2d      	ldr	r3, [pc, #180]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a36:	681b      	ldr	r3, [r3, #0]
 8019a38:	4619      	mov	r1, r3
 8019a3a:	4b33      	ldr	r3, [pc, #204]	; (8019b08 <Uart_Clear_DMA_TX+0x738>)
 8019a3c:	4299      	cmp	r1, r3
 8019a3e:	d044      	beq.n	8019aca <Uart_Clear_DMA_TX+0x6fa>
 8019a40:	4b29      	ldr	r3, [pc, #164]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a46:	681b      	ldr	r3, [r3, #0]
 8019a48:	4619      	mov	r1, r3
 8019a4a:	4b30      	ldr	r3, [pc, #192]	; (8019b0c <Uart_Clear_DMA_TX+0x73c>)
 8019a4c:	4299      	cmp	r1, r3
 8019a4e:	d039      	beq.n	8019ac4 <Uart_Clear_DMA_TX+0x6f4>
 8019a50:	4b25      	ldr	r3, [pc, #148]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a56:	681b      	ldr	r3, [r3, #0]
 8019a58:	4619      	mov	r1, r3
 8019a5a:	4b2d      	ldr	r3, [pc, #180]	; (8019b10 <Uart_Clear_DMA_TX+0x740>)
 8019a5c:	4299      	cmp	r1, r3
 8019a5e:	d02e      	beq.n	8019abe <Uart_Clear_DMA_TX+0x6ee>
 8019a60:	4b21      	ldr	r3, [pc, #132]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a66:	681b      	ldr	r3, [r3, #0]
 8019a68:	4619      	mov	r1, r3
 8019a6a:	4b2a      	ldr	r3, [pc, #168]	; (8019b14 <Uart_Clear_DMA_TX+0x744>)
 8019a6c:	4299      	cmp	r1, r3
 8019a6e:	d023      	beq.n	8019ab8 <Uart_Clear_DMA_TX+0x6e8>
 8019a70:	4b1d      	ldr	r3, [pc, #116]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a76:	681b      	ldr	r3, [r3, #0]
 8019a78:	4619      	mov	r1, r3
 8019a7a:	4b27      	ldr	r3, [pc, #156]	; (8019b18 <Uart_Clear_DMA_TX+0x748>)
 8019a7c:	4299      	cmp	r1, r3
 8019a7e:	d018      	beq.n	8019ab2 <Uart_Clear_DMA_TX+0x6e2>
 8019a80:	4b19      	ldr	r3, [pc, #100]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a82:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	4619      	mov	r1, r3
 8019a8a:	4b24      	ldr	r3, [pc, #144]	; (8019b1c <Uart_Clear_DMA_TX+0x74c>)
 8019a8c:	4299      	cmp	r1, r3
 8019a8e:	d00d      	beq.n	8019aac <Uart_Clear_DMA_TX+0x6dc>
 8019a90:	4b15      	ldr	r3, [pc, #84]	; (8019ae8 <Uart_Clear_DMA_TX+0x718>)
 8019a92:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019a96:	681b      	ldr	r3, [r3, #0]
 8019a98:	4619      	mov	r1, r3
 8019a9a:	4b21      	ldr	r3, [pc, #132]	; (8019b20 <Uart_Clear_DMA_TX+0x750>)
 8019a9c:	4299      	cmp	r1, r3
 8019a9e:	d102      	bne.n	8019aa6 <Uart_Clear_DMA_TX+0x6d6>
 8019aa0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019aa4:	e01e      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019aa6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8019aaa:	e01b      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019aac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019ab0:	e018      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ab2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019ab6:	e015      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ab8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019abc:	e012      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019ac2:	e00f      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019ac8:	e00c      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019aca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019ace:	e009      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ad0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019ad4:	e006      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ad6:	2310      	movs	r3, #16
 8019ad8:	e004      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ada:	2310      	movs	r3, #16
 8019adc:	e002      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ade:	2310      	movs	r3, #16
 8019ae0:	e000      	b.n	8019ae4 <Uart_Clear_DMA_TX+0x714>
 8019ae2:	2310      	movs	r3, #16
 8019ae4:	6093      	str	r3, [r2, #8]
 8019ae6:	e151      	b.n	8019d8c <Uart_Clear_DMA_TX+0x9bc>
 8019ae8:	20032138 	.word	0x20032138
 8019aec:	40026458 	.word	0x40026458
 8019af0:	40026400 	.word	0x40026400
 8019af4:	40026010 	.word	0x40026010
 8019af8:	40026410 	.word	0x40026410
 8019afc:	40026070 	.word	0x40026070
 8019b00:	40026470 	.word	0x40026470
 8019b04:	40026028 	.word	0x40026028
 8019b08:	40026428 	.word	0x40026428
 8019b0c:	40026088 	.word	0x40026088
 8019b10:	40026488 	.word	0x40026488
 8019b14:	40026040 	.word	0x40026040
 8019b18:	40026440 	.word	0x40026440
 8019b1c:	400260a0 	.word	0x400260a0
 8019b20:	400264a0 	.word	0x400264a0
 8019b24:	400260b8 	.word	0x400260b8
 8019b28:	4b88      	ldr	r3, [pc, #544]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b2a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b2e:	681b      	ldr	r3, [r3, #0]
 8019b30:	461a      	mov	r2, r3
 8019b32:	4b87      	ldr	r3, [pc, #540]	; (8019d50 <Uart_Clear_DMA_TX+0x980>)
 8019b34:	429a      	cmp	r2, r3
 8019b36:	f240 8085 	bls.w	8019c44 <Uart_Clear_DMA_TX+0x874>
 8019b3a:	4a86      	ldr	r2, [pc, #536]	; (8019d54 <Uart_Clear_DMA_TX+0x984>)
 8019b3c:	4b83      	ldr	r3, [pc, #524]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b3e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b42:	681b      	ldr	r3, [r3, #0]
 8019b44:	4619      	mov	r1, r3
 8019b46:	4b84      	ldr	r3, [pc, #528]	; (8019d58 <Uart_Clear_DMA_TX+0x988>)
 8019b48:	4299      	cmp	r1, r3
 8019b4a:	d078      	beq.n	8019c3e <Uart_Clear_DMA_TX+0x86e>
 8019b4c:	4b7f      	ldr	r3, [pc, #508]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b52:	681b      	ldr	r3, [r3, #0]
 8019b54:	4619      	mov	r1, r3
 8019b56:	4b81      	ldr	r3, [pc, #516]	; (8019d5c <Uart_Clear_DMA_TX+0x98c>)
 8019b58:	4299      	cmp	r1, r3
 8019b5a:	d06e      	beq.n	8019c3a <Uart_Clear_DMA_TX+0x86a>
 8019b5c:	4b7b      	ldr	r3, [pc, #492]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b62:	681b      	ldr	r3, [r3, #0]
 8019b64:	4619      	mov	r1, r3
 8019b66:	4b7e      	ldr	r3, [pc, #504]	; (8019d60 <Uart_Clear_DMA_TX+0x990>)
 8019b68:	4299      	cmp	r1, r3
 8019b6a:	d064      	beq.n	8019c36 <Uart_Clear_DMA_TX+0x866>
 8019b6c:	4b77      	ldr	r3, [pc, #476]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b72:	681b      	ldr	r3, [r3, #0]
 8019b74:	4619      	mov	r1, r3
 8019b76:	4b7b      	ldr	r3, [pc, #492]	; (8019d64 <Uart_Clear_DMA_TX+0x994>)
 8019b78:	4299      	cmp	r1, r3
 8019b7a:	d05a      	beq.n	8019c32 <Uart_Clear_DMA_TX+0x862>
 8019b7c:	4b73      	ldr	r3, [pc, #460]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b7e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b82:	681b      	ldr	r3, [r3, #0]
 8019b84:	4619      	mov	r1, r3
 8019b86:	4b78      	ldr	r3, [pc, #480]	; (8019d68 <Uart_Clear_DMA_TX+0x998>)
 8019b88:	4299      	cmp	r1, r3
 8019b8a:	d04f      	beq.n	8019c2c <Uart_Clear_DMA_TX+0x85c>
 8019b8c:	4b6f      	ldr	r3, [pc, #444]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019b92:	681b      	ldr	r3, [r3, #0]
 8019b94:	4619      	mov	r1, r3
 8019b96:	4b75      	ldr	r3, [pc, #468]	; (8019d6c <Uart_Clear_DMA_TX+0x99c>)
 8019b98:	4299      	cmp	r1, r3
 8019b9a:	d044      	beq.n	8019c26 <Uart_Clear_DMA_TX+0x856>
 8019b9c:	4b6b      	ldr	r3, [pc, #428]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019b9e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019ba2:	681b      	ldr	r3, [r3, #0]
 8019ba4:	4619      	mov	r1, r3
 8019ba6:	4b72      	ldr	r3, [pc, #456]	; (8019d70 <Uart_Clear_DMA_TX+0x9a0>)
 8019ba8:	4299      	cmp	r1, r3
 8019baa:	d039      	beq.n	8019c20 <Uart_Clear_DMA_TX+0x850>
 8019bac:	4b67      	ldr	r3, [pc, #412]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019bae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019bb2:	681b      	ldr	r3, [r3, #0]
 8019bb4:	4619      	mov	r1, r3
 8019bb6:	4b6f      	ldr	r3, [pc, #444]	; (8019d74 <Uart_Clear_DMA_TX+0x9a4>)
 8019bb8:	4299      	cmp	r1, r3
 8019bba:	d02e      	beq.n	8019c1a <Uart_Clear_DMA_TX+0x84a>
 8019bbc:	4b63      	ldr	r3, [pc, #396]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019bbe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019bc2:	681b      	ldr	r3, [r3, #0]
 8019bc4:	4619      	mov	r1, r3
 8019bc6:	4b6c      	ldr	r3, [pc, #432]	; (8019d78 <Uart_Clear_DMA_TX+0x9a8>)
 8019bc8:	4299      	cmp	r1, r3
 8019bca:	d023      	beq.n	8019c14 <Uart_Clear_DMA_TX+0x844>
 8019bcc:	4b5f      	ldr	r3, [pc, #380]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019bce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	4619      	mov	r1, r3
 8019bd6:	4b69      	ldr	r3, [pc, #420]	; (8019d7c <Uart_Clear_DMA_TX+0x9ac>)
 8019bd8:	4299      	cmp	r1, r3
 8019bda:	d018      	beq.n	8019c0e <Uart_Clear_DMA_TX+0x83e>
 8019bdc:	4b5b      	ldr	r3, [pc, #364]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019bde:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019be2:	681b      	ldr	r3, [r3, #0]
 8019be4:	4619      	mov	r1, r3
 8019be6:	4b66      	ldr	r3, [pc, #408]	; (8019d80 <Uart_Clear_DMA_TX+0x9b0>)
 8019be8:	4299      	cmp	r1, r3
 8019bea:	d00d      	beq.n	8019c08 <Uart_Clear_DMA_TX+0x838>
 8019bec:	4b57      	ldr	r3, [pc, #348]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019bee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019bf2:	681b      	ldr	r3, [r3, #0]
 8019bf4:	4619      	mov	r1, r3
 8019bf6:	4b63      	ldr	r3, [pc, #396]	; (8019d84 <Uart_Clear_DMA_TX+0x9b4>)
 8019bf8:	4299      	cmp	r1, r3
 8019bfa:	d102      	bne.n	8019c02 <Uart_Clear_DMA_TX+0x832>
 8019bfc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019c00:	e01e      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c02:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8019c06:	e01b      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019c0c:	e018      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c0e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019c12:	e015      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019c18:	e012      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019c1e:	e00f      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019c24:	e00c      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019c2a:	e009      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019c30:	e006      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c32:	2310      	movs	r3, #16
 8019c34:	e004      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c36:	2310      	movs	r3, #16
 8019c38:	e002      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c3a:	2310      	movs	r3, #16
 8019c3c:	e000      	b.n	8019c40 <Uart_Clear_DMA_TX+0x870>
 8019c3e:	2310      	movs	r3, #16
 8019c40:	60d3      	str	r3, [r2, #12]
 8019c42:	e0a3      	b.n	8019d8c <Uart_Clear_DMA_TX+0x9bc>
 8019c44:	4a43      	ldr	r2, [pc, #268]	; (8019d54 <Uart_Clear_DMA_TX+0x984>)
 8019c46:	4b41      	ldr	r3, [pc, #260]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c48:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c4c:	681b      	ldr	r3, [r3, #0]
 8019c4e:	4619      	mov	r1, r3
 8019c50:	4b41      	ldr	r3, [pc, #260]	; (8019d58 <Uart_Clear_DMA_TX+0x988>)
 8019c52:	4299      	cmp	r1, r3
 8019c54:	f000 8098 	beq.w	8019d88 <Uart_Clear_DMA_TX+0x9b8>
 8019c58:	4b3c      	ldr	r3, [pc, #240]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c5a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	4619      	mov	r1, r3
 8019c62:	4b3e      	ldr	r3, [pc, #248]	; (8019d5c <Uart_Clear_DMA_TX+0x98c>)
 8019c64:	4299      	cmp	r1, r3
 8019c66:	d06e      	beq.n	8019d46 <Uart_Clear_DMA_TX+0x976>
 8019c68:	4b38      	ldr	r3, [pc, #224]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c6a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c6e:	681b      	ldr	r3, [r3, #0]
 8019c70:	4619      	mov	r1, r3
 8019c72:	4b3b      	ldr	r3, [pc, #236]	; (8019d60 <Uart_Clear_DMA_TX+0x990>)
 8019c74:	4299      	cmp	r1, r3
 8019c76:	d064      	beq.n	8019d42 <Uart_Clear_DMA_TX+0x972>
 8019c78:	4b34      	ldr	r3, [pc, #208]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c7e:	681b      	ldr	r3, [r3, #0]
 8019c80:	4619      	mov	r1, r3
 8019c82:	4b38      	ldr	r3, [pc, #224]	; (8019d64 <Uart_Clear_DMA_TX+0x994>)
 8019c84:	4299      	cmp	r1, r3
 8019c86:	d05a      	beq.n	8019d3e <Uart_Clear_DMA_TX+0x96e>
 8019c88:	4b30      	ldr	r3, [pc, #192]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c8a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c8e:	681b      	ldr	r3, [r3, #0]
 8019c90:	4619      	mov	r1, r3
 8019c92:	4b35      	ldr	r3, [pc, #212]	; (8019d68 <Uart_Clear_DMA_TX+0x998>)
 8019c94:	4299      	cmp	r1, r3
 8019c96:	d04f      	beq.n	8019d38 <Uart_Clear_DMA_TX+0x968>
 8019c98:	4b2c      	ldr	r3, [pc, #176]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019c9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019c9e:	681b      	ldr	r3, [r3, #0]
 8019ca0:	4619      	mov	r1, r3
 8019ca2:	4b32      	ldr	r3, [pc, #200]	; (8019d6c <Uart_Clear_DMA_TX+0x99c>)
 8019ca4:	4299      	cmp	r1, r3
 8019ca6:	d044      	beq.n	8019d32 <Uart_Clear_DMA_TX+0x962>
 8019ca8:	4b28      	ldr	r3, [pc, #160]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019caa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cae:	681b      	ldr	r3, [r3, #0]
 8019cb0:	4619      	mov	r1, r3
 8019cb2:	4b2f      	ldr	r3, [pc, #188]	; (8019d70 <Uart_Clear_DMA_TX+0x9a0>)
 8019cb4:	4299      	cmp	r1, r3
 8019cb6:	d039      	beq.n	8019d2c <Uart_Clear_DMA_TX+0x95c>
 8019cb8:	4b24      	ldr	r3, [pc, #144]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019cba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cbe:	681b      	ldr	r3, [r3, #0]
 8019cc0:	4619      	mov	r1, r3
 8019cc2:	4b2c      	ldr	r3, [pc, #176]	; (8019d74 <Uart_Clear_DMA_TX+0x9a4>)
 8019cc4:	4299      	cmp	r1, r3
 8019cc6:	d02e      	beq.n	8019d26 <Uart_Clear_DMA_TX+0x956>
 8019cc8:	4b20      	ldr	r3, [pc, #128]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019cca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cce:	681b      	ldr	r3, [r3, #0]
 8019cd0:	4619      	mov	r1, r3
 8019cd2:	4b29      	ldr	r3, [pc, #164]	; (8019d78 <Uart_Clear_DMA_TX+0x9a8>)
 8019cd4:	4299      	cmp	r1, r3
 8019cd6:	d023      	beq.n	8019d20 <Uart_Clear_DMA_TX+0x950>
 8019cd8:	4b1c      	ldr	r3, [pc, #112]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019cda:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cde:	681b      	ldr	r3, [r3, #0]
 8019ce0:	4619      	mov	r1, r3
 8019ce2:	4b26      	ldr	r3, [pc, #152]	; (8019d7c <Uart_Clear_DMA_TX+0x9ac>)
 8019ce4:	4299      	cmp	r1, r3
 8019ce6:	d018      	beq.n	8019d1a <Uart_Clear_DMA_TX+0x94a>
 8019ce8:	4b18      	ldr	r3, [pc, #96]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019cea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cee:	681b      	ldr	r3, [r3, #0]
 8019cf0:	4619      	mov	r1, r3
 8019cf2:	4b23      	ldr	r3, [pc, #140]	; (8019d80 <Uart_Clear_DMA_TX+0x9b0>)
 8019cf4:	4299      	cmp	r1, r3
 8019cf6:	d00d      	beq.n	8019d14 <Uart_Clear_DMA_TX+0x944>
 8019cf8:	4b14      	ldr	r3, [pc, #80]	; (8019d4c <Uart_Clear_DMA_TX+0x97c>)
 8019cfa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019cfe:	681b      	ldr	r3, [r3, #0]
 8019d00:	4619      	mov	r1, r3
 8019d02:	4b20      	ldr	r3, [pc, #128]	; (8019d84 <Uart_Clear_DMA_TX+0x9b4>)
 8019d04:	4299      	cmp	r1, r3
 8019d06:	d102      	bne.n	8019d0e <Uart_Clear_DMA_TX+0x93e>
 8019d08:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019d0c:	e03d      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8019d12:	e03a      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d14:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019d18:	e037      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d1a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019d1e:	e034      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d20:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8019d24:	e031      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019d2a:	e02e      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019d30:	e02b      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019d36:	e028      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019d3c:	e025      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d3e:	2310      	movs	r3, #16
 8019d40:	e023      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d42:	2310      	movs	r3, #16
 8019d44:	e021      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d46:	2310      	movs	r3, #16
 8019d48:	e01f      	b.n	8019d8a <Uart_Clear_DMA_TX+0x9ba>
 8019d4a:	bf00      	nop
 8019d4c:	20032138 	.word	0x20032138
 8019d50:	40026058 	.word	0x40026058
 8019d54:	40026000 	.word	0x40026000
 8019d58:	40026010 	.word	0x40026010
 8019d5c:	40026410 	.word	0x40026410
 8019d60:	40026070 	.word	0x40026070
 8019d64:	40026470 	.word	0x40026470
 8019d68:	40026028 	.word	0x40026028
 8019d6c:	40026428 	.word	0x40026428
 8019d70:	40026088 	.word	0x40026088
 8019d74:	40026488 	.word	0x40026488
 8019d78:	40026040 	.word	0x40026040
 8019d7c:	40026440 	.word	0x40026440
 8019d80:	400260a0 	.word	0x400260a0
 8019d84:	400264a0 	.word	0x400264a0
 8019d88:	2310      	movs	r3, #16
 8019d8a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8019d8c:	4b8d      	ldr	r3, [pc, #564]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019d8e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019d92:	681b      	ldr	r3, [r3, #0]
 8019d94:	461a      	mov	r2, r3
 8019d96:	4b8c      	ldr	r3, [pc, #560]	; (8019fc8 <Uart_Clear_DMA_TX+0xbf8>)
 8019d98:	429a      	cmp	r2, r3
 8019d9a:	f240 8085 	bls.w	8019ea8 <Uart_Clear_DMA_TX+0xad8>
 8019d9e:	4a8b      	ldr	r2, [pc, #556]	; (8019fcc <Uart_Clear_DMA_TX+0xbfc>)
 8019da0:	4b88      	ldr	r3, [pc, #544]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019da2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019da6:	681b      	ldr	r3, [r3, #0]
 8019da8:	4619      	mov	r1, r3
 8019daa:	4b89      	ldr	r3, [pc, #548]	; (8019fd0 <Uart_Clear_DMA_TX+0xc00>)
 8019dac:	4299      	cmp	r1, r3
 8019dae:	d078      	beq.n	8019ea2 <Uart_Clear_DMA_TX+0xad2>
 8019db0:	4b84      	ldr	r3, [pc, #528]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019db2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019db6:	681b      	ldr	r3, [r3, #0]
 8019db8:	4619      	mov	r1, r3
 8019dba:	4b86      	ldr	r3, [pc, #536]	; (8019fd4 <Uart_Clear_DMA_TX+0xc04>)
 8019dbc:	4299      	cmp	r1, r3
 8019dbe:	d06e      	beq.n	8019e9e <Uart_Clear_DMA_TX+0xace>
 8019dc0:	4b80      	ldr	r3, [pc, #512]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019dc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	4619      	mov	r1, r3
 8019dca:	4b83      	ldr	r3, [pc, #524]	; (8019fd8 <Uart_Clear_DMA_TX+0xc08>)
 8019dcc:	4299      	cmp	r1, r3
 8019dce:	d064      	beq.n	8019e9a <Uart_Clear_DMA_TX+0xaca>
 8019dd0:	4b7c      	ldr	r3, [pc, #496]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019dd2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	4619      	mov	r1, r3
 8019dda:	4b80      	ldr	r3, [pc, #512]	; (8019fdc <Uart_Clear_DMA_TX+0xc0c>)
 8019ddc:	4299      	cmp	r1, r3
 8019dde:	d05a      	beq.n	8019e96 <Uart_Clear_DMA_TX+0xac6>
 8019de0:	4b78      	ldr	r3, [pc, #480]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019de2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	4619      	mov	r1, r3
 8019dea:	4b7d      	ldr	r3, [pc, #500]	; (8019fe0 <Uart_Clear_DMA_TX+0xc10>)
 8019dec:	4299      	cmp	r1, r3
 8019dee:	d04f      	beq.n	8019e90 <Uart_Clear_DMA_TX+0xac0>
 8019df0:	4b74      	ldr	r3, [pc, #464]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019df2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019df6:	681b      	ldr	r3, [r3, #0]
 8019df8:	4619      	mov	r1, r3
 8019dfa:	4b7a      	ldr	r3, [pc, #488]	; (8019fe4 <Uart_Clear_DMA_TX+0xc14>)
 8019dfc:	4299      	cmp	r1, r3
 8019dfe:	d044      	beq.n	8019e8a <Uart_Clear_DMA_TX+0xaba>
 8019e00:	4b70      	ldr	r3, [pc, #448]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e06:	681b      	ldr	r3, [r3, #0]
 8019e08:	4619      	mov	r1, r3
 8019e0a:	4b77      	ldr	r3, [pc, #476]	; (8019fe8 <Uart_Clear_DMA_TX+0xc18>)
 8019e0c:	4299      	cmp	r1, r3
 8019e0e:	d039      	beq.n	8019e84 <Uart_Clear_DMA_TX+0xab4>
 8019e10:	4b6c      	ldr	r3, [pc, #432]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	4619      	mov	r1, r3
 8019e1a:	4b74      	ldr	r3, [pc, #464]	; (8019fec <Uart_Clear_DMA_TX+0xc1c>)
 8019e1c:	4299      	cmp	r1, r3
 8019e1e:	d02e      	beq.n	8019e7e <Uart_Clear_DMA_TX+0xaae>
 8019e20:	4b68      	ldr	r3, [pc, #416]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e26:	681b      	ldr	r3, [r3, #0]
 8019e28:	4619      	mov	r1, r3
 8019e2a:	4b71      	ldr	r3, [pc, #452]	; (8019ff0 <Uart_Clear_DMA_TX+0xc20>)
 8019e2c:	4299      	cmp	r1, r3
 8019e2e:	d023      	beq.n	8019e78 <Uart_Clear_DMA_TX+0xaa8>
 8019e30:	4b64      	ldr	r3, [pc, #400]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e36:	681b      	ldr	r3, [r3, #0]
 8019e38:	4619      	mov	r1, r3
 8019e3a:	4b6e      	ldr	r3, [pc, #440]	; (8019ff4 <Uart_Clear_DMA_TX+0xc24>)
 8019e3c:	4299      	cmp	r1, r3
 8019e3e:	d018      	beq.n	8019e72 <Uart_Clear_DMA_TX+0xaa2>
 8019e40:	4b60      	ldr	r3, [pc, #384]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e46:	681b      	ldr	r3, [r3, #0]
 8019e48:	4619      	mov	r1, r3
 8019e4a:	4b6b      	ldr	r3, [pc, #428]	; (8019ff8 <Uart_Clear_DMA_TX+0xc28>)
 8019e4c:	4299      	cmp	r1, r3
 8019e4e:	d00d      	beq.n	8019e6c <Uart_Clear_DMA_TX+0xa9c>
 8019e50:	4b5c      	ldr	r3, [pc, #368]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019e52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019e56:	681b      	ldr	r3, [r3, #0]
 8019e58:	4619      	mov	r1, r3
 8019e5a:	4b68      	ldr	r3, [pc, #416]	; (8019ffc <Uart_Clear_DMA_TX+0xc2c>)
 8019e5c:	4299      	cmp	r1, r3
 8019e5e:	d102      	bne.n	8019e66 <Uart_Clear_DMA_TX+0xa96>
 8019e60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019e64:	e01e      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8019e6a:	e01b      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019e70:	e018      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e72:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019e76:	e015      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e78:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019e7c:	e012      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019e82:	e00f      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019e88:	e00c      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019e8e:	e009      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019e94:	e006      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e96:	2308      	movs	r3, #8
 8019e98:	e004      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e9a:	2308      	movs	r3, #8
 8019e9c:	e002      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019e9e:	2308      	movs	r3, #8
 8019ea0:	e000      	b.n	8019ea4 <Uart_Clear_DMA_TX+0xad4>
 8019ea2:	2308      	movs	r3, #8
 8019ea4:	60d3      	str	r3, [r2, #12]
 8019ea6:	e1bf      	b.n	801a228 <Uart_Clear_DMA_TX+0xe58>
 8019ea8:	4b46      	ldr	r3, [pc, #280]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019eaa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019eae:	681b      	ldr	r3, [r3, #0]
 8019eb0:	461a      	mov	r2, r3
 8019eb2:	4b53      	ldr	r3, [pc, #332]	; (801a000 <Uart_Clear_DMA_TX+0xc30>)
 8019eb4:	429a      	cmp	r2, r3
 8019eb6:	f240 80a5 	bls.w	801a004 <Uart_Clear_DMA_TX+0xc34>
 8019eba:	4a44      	ldr	r2, [pc, #272]	; (8019fcc <Uart_Clear_DMA_TX+0xbfc>)
 8019ebc:	4b41      	ldr	r3, [pc, #260]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019ebe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019ec2:	681b      	ldr	r3, [r3, #0]
 8019ec4:	4619      	mov	r1, r3
 8019ec6:	4b42      	ldr	r3, [pc, #264]	; (8019fd0 <Uart_Clear_DMA_TX+0xc00>)
 8019ec8:	4299      	cmp	r1, r3
 8019eca:	d078      	beq.n	8019fbe <Uart_Clear_DMA_TX+0xbee>
 8019ecc:	4b3d      	ldr	r3, [pc, #244]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019ece:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019ed2:	681b      	ldr	r3, [r3, #0]
 8019ed4:	4619      	mov	r1, r3
 8019ed6:	4b3f      	ldr	r3, [pc, #252]	; (8019fd4 <Uart_Clear_DMA_TX+0xc04>)
 8019ed8:	4299      	cmp	r1, r3
 8019eda:	d06e      	beq.n	8019fba <Uart_Clear_DMA_TX+0xbea>
 8019edc:	4b39      	ldr	r3, [pc, #228]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019ede:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019ee2:	681b      	ldr	r3, [r3, #0]
 8019ee4:	4619      	mov	r1, r3
 8019ee6:	4b3c      	ldr	r3, [pc, #240]	; (8019fd8 <Uart_Clear_DMA_TX+0xc08>)
 8019ee8:	4299      	cmp	r1, r3
 8019eea:	d064      	beq.n	8019fb6 <Uart_Clear_DMA_TX+0xbe6>
 8019eec:	4b35      	ldr	r3, [pc, #212]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019eee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	4619      	mov	r1, r3
 8019ef6:	4b39      	ldr	r3, [pc, #228]	; (8019fdc <Uart_Clear_DMA_TX+0xc0c>)
 8019ef8:	4299      	cmp	r1, r3
 8019efa:	d05a      	beq.n	8019fb2 <Uart_Clear_DMA_TX+0xbe2>
 8019efc:	4b31      	ldr	r3, [pc, #196]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019efe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f02:	681b      	ldr	r3, [r3, #0]
 8019f04:	4619      	mov	r1, r3
 8019f06:	4b36      	ldr	r3, [pc, #216]	; (8019fe0 <Uart_Clear_DMA_TX+0xc10>)
 8019f08:	4299      	cmp	r1, r3
 8019f0a:	d04f      	beq.n	8019fac <Uart_Clear_DMA_TX+0xbdc>
 8019f0c:	4b2d      	ldr	r3, [pc, #180]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f0e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f12:	681b      	ldr	r3, [r3, #0]
 8019f14:	4619      	mov	r1, r3
 8019f16:	4b33      	ldr	r3, [pc, #204]	; (8019fe4 <Uart_Clear_DMA_TX+0xc14>)
 8019f18:	4299      	cmp	r1, r3
 8019f1a:	d044      	beq.n	8019fa6 <Uart_Clear_DMA_TX+0xbd6>
 8019f1c:	4b29      	ldr	r3, [pc, #164]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f22:	681b      	ldr	r3, [r3, #0]
 8019f24:	4619      	mov	r1, r3
 8019f26:	4b30      	ldr	r3, [pc, #192]	; (8019fe8 <Uart_Clear_DMA_TX+0xc18>)
 8019f28:	4299      	cmp	r1, r3
 8019f2a:	d039      	beq.n	8019fa0 <Uart_Clear_DMA_TX+0xbd0>
 8019f2c:	4b25      	ldr	r3, [pc, #148]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f32:	681b      	ldr	r3, [r3, #0]
 8019f34:	4619      	mov	r1, r3
 8019f36:	4b2d      	ldr	r3, [pc, #180]	; (8019fec <Uart_Clear_DMA_TX+0xc1c>)
 8019f38:	4299      	cmp	r1, r3
 8019f3a:	d02e      	beq.n	8019f9a <Uart_Clear_DMA_TX+0xbca>
 8019f3c:	4b21      	ldr	r3, [pc, #132]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f3e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f42:	681b      	ldr	r3, [r3, #0]
 8019f44:	4619      	mov	r1, r3
 8019f46:	4b2a      	ldr	r3, [pc, #168]	; (8019ff0 <Uart_Clear_DMA_TX+0xc20>)
 8019f48:	4299      	cmp	r1, r3
 8019f4a:	d023      	beq.n	8019f94 <Uart_Clear_DMA_TX+0xbc4>
 8019f4c:	4b1d      	ldr	r3, [pc, #116]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f52:	681b      	ldr	r3, [r3, #0]
 8019f54:	4619      	mov	r1, r3
 8019f56:	4b27      	ldr	r3, [pc, #156]	; (8019ff4 <Uart_Clear_DMA_TX+0xc24>)
 8019f58:	4299      	cmp	r1, r3
 8019f5a:	d018      	beq.n	8019f8e <Uart_Clear_DMA_TX+0xbbe>
 8019f5c:	4b19      	ldr	r3, [pc, #100]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f62:	681b      	ldr	r3, [r3, #0]
 8019f64:	4619      	mov	r1, r3
 8019f66:	4b24      	ldr	r3, [pc, #144]	; (8019ff8 <Uart_Clear_DMA_TX+0xc28>)
 8019f68:	4299      	cmp	r1, r3
 8019f6a:	d00d      	beq.n	8019f88 <Uart_Clear_DMA_TX+0xbb8>
 8019f6c:	4b15      	ldr	r3, [pc, #84]	; (8019fc4 <Uart_Clear_DMA_TX+0xbf4>)
 8019f6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8019f72:	681b      	ldr	r3, [r3, #0]
 8019f74:	4619      	mov	r1, r3
 8019f76:	4b21      	ldr	r3, [pc, #132]	; (8019ffc <Uart_Clear_DMA_TX+0xc2c>)
 8019f78:	4299      	cmp	r1, r3
 8019f7a:	d102      	bne.n	8019f82 <Uart_Clear_DMA_TX+0xbb2>
 8019f7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019f80:	e01e      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019f82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8019f86:	e01b      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019f88:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019f8c:	e018      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019f8e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019f92:	e015      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019f94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8019f98:	e012      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019f9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019f9e:	e00f      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019fa4:	e00c      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fa6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019faa:	e009      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8019fb0:	e006      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fb2:	2308      	movs	r3, #8
 8019fb4:	e004      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fb6:	2308      	movs	r3, #8
 8019fb8:	e002      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fba:	2308      	movs	r3, #8
 8019fbc:	e000      	b.n	8019fc0 <Uart_Clear_DMA_TX+0xbf0>
 8019fbe:	2308      	movs	r3, #8
 8019fc0:	6093      	str	r3, [r2, #8]
 8019fc2:	e131      	b.n	801a228 <Uart_Clear_DMA_TX+0xe58>
 8019fc4:	20032138 	.word	0x20032138
 8019fc8:	40026458 	.word	0x40026458
 8019fcc:	40026400 	.word	0x40026400
 8019fd0:	40026010 	.word	0x40026010
 8019fd4:	40026410 	.word	0x40026410
 8019fd8:	40026070 	.word	0x40026070
 8019fdc:	40026470 	.word	0x40026470
 8019fe0:	40026028 	.word	0x40026028
 8019fe4:	40026428 	.word	0x40026428
 8019fe8:	40026088 	.word	0x40026088
 8019fec:	40026488 	.word	0x40026488
 8019ff0:	40026040 	.word	0x40026040
 8019ff4:	40026440 	.word	0x40026440
 8019ff8:	400260a0 	.word	0x400260a0
 8019ffc:	400264a0 	.word	0x400264a0
 801a000:	400260b8 	.word	0x400260b8
 801a004:	4b96      	ldr	r3, [pc, #600]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a006:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a00a:	681b      	ldr	r3, [r3, #0]
 801a00c:	461a      	mov	r2, r3
 801a00e:	4b95      	ldr	r3, [pc, #596]	; (801a264 <Uart_Clear_DMA_TX+0xe94>)
 801a010:	429a      	cmp	r2, r3
 801a012:	f240 8085 	bls.w	801a120 <Uart_Clear_DMA_TX+0xd50>
 801a016:	4a94      	ldr	r2, [pc, #592]	; (801a268 <Uart_Clear_DMA_TX+0xe98>)
 801a018:	4b91      	ldr	r3, [pc, #580]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a01a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a01e:	681b      	ldr	r3, [r3, #0]
 801a020:	4619      	mov	r1, r3
 801a022:	4b92      	ldr	r3, [pc, #584]	; (801a26c <Uart_Clear_DMA_TX+0xe9c>)
 801a024:	4299      	cmp	r1, r3
 801a026:	d078      	beq.n	801a11a <Uart_Clear_DMA_TX+0xd4a>
 801a028:	4b8d      	ldr	r3, [pc, #564]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a02a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	4619      	mov	r1, r3
 801a032:	4b8f      	ldr	r3, [pc, #572]	; (801a270 <Uart_Clear_DMA_TX+0xea0>)
 801a034:	4299      	cmp	r1, r3
 801a036:	d06e      	beq.n	801a116 <Uart_Clear_DMA_TX+0xd46>
 801a038:	4b89      	ldr	r3, [pc, #548]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a03a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a03e:	681b      	ldr	r3, [r3, #0]
 801a040:	4619      	mov	r1, r3
 801a042:	4b8c      	ldr	r3, [pc, #560]	; (801a274 <Uart_Clear_DMA_TX+0xea4>)
 801a044:	4299      	cmp	r1, r3
 801a046:	d064      	beq.n	801a112 <Uart_Clear_DMA_TX+0xd42>
 801a048:	4b85      	ldr	r3, [pc, #532]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a04a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a04e:	681b      	ldr	r3, [r3, #0]
 801a050:	4619      	mov	r1, r3
 801a052:	4b89      	ldr	r3, [pc, #548]	; (801a278 <Uart_Clear_DMA_TX+0xea8>)
 801a054:	4299      	cmp	r1, r3
 801a056:	d05a      	beq.n	801a10e <Uart_Clear_DMA_TX+0xd3e>
 801a058:	4b81      	ldr	r3, [pc, #516]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a05a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a05e:	681b      	ldr	r3, [r3, #0]
 801a060:	4619      	mov	r1, r3
 801a062:	4b86      	ldr	r3, [pc, #536]	; (801a27c <Uart_Clear_DMA_TX+0xeac>)
 801a064:	4299      	cmp	r1, r3
 801a066:	d04f      	beq.n	801a108 <Uart_Clear_DMA_TX+0xd38>
 801a068:	4b7d      	ldr	r3, [pc, #500]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a06a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a06e:	681b      	ldr	r3, [r3, #0]
 801a070:	4619      	mov	r1, r3
 801a072:	4b83      	ldr	r3, [pc, #524]	; (801a280 <Uart_Clear_DMA_TX+0xeb0>)
 801a074:	4299      	cmp	r1, r3
 801a076:	d044      	beq.n	801a102 <Uart_Clear_DMA_TX+0xd32>
 801a078:	4b79      	ldr	r3, [pc, #484]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a07a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a07e:	681b      	ldr	r3, [r3, #0]
 801a080:	4619      	mov	r1, r3
 801a082:	4b80      	ldr	r3, [pc, #512]	; (801a284 <Uart_Clear_DMA_TX+0xeb4>)
 801a084:	4299      	cmp	r1, r3
 801a086:	d039      	beq.n	801a0fc <Uart_Clear_DMA_TX+0xd2c>
 801a088:	4b75      	ldr	r3, [pc, #468]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a08a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a08e:	681b      	ldr	r3, [r3, #0]
 801a090:	4619      	mov	r1, r3
 801a092:	4b7d      	ldr	r3, [pc, #500]	; (801a288 <Uart_Clear_DMA_TX+0xeb8>)
 801a094:	4299      	cmp	r1, r3
 801a096:	d02e      	beq.n	801a0f6 <Uart_Clear_DMA_TX+0xd26>
 801a098:	4b71      	ldr	r3, [pc, #452]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a09a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a09e:	681b      	ldr	r3, [r3, #0]
 801a0a0:	4619      	mov	r1, r3
 801a0a2:	4b7a      	ldr	r3, [pc, #488]	; (801a28c <Uart_Clear_DMA_TX+0xebc>)
 801a0a4:	4299      	cmp	r1, r3
 801a0a6:	d023      	beq.n	801a0f0 <Uart_Clear_DMA_TX+0xd20>
 801a0a8:	4b6d      	ldr	r3, [pc, #436]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a0aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a0ae:	681b      	ldr	r3, [r3, #0]
 801a0b0:	4619      	mov	r1, r3
 801a0b2:	4b77      	ldr	r3, [pc, #476]	; (801a290 <Uart_Clear_DMA_TX+0xec0>)
 801a0b4:	4299      	cmp	r1, r3
 801a0b6:	d018      	beq.n	801a0ea <Uart_Clear_DMA_TX+0xd1a>
 801a0b8:	4b69      	ldr	r3, [pc, #420]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a0ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a0be:	681b      	ldr	r3, [r3, #0]
 801a0c0:	4619      	mov	r1, r3
 801a0c2:	4b74      	ldr	r3, [pc, #464]	; (801a294 <Uart_Clear_DMA_TX+0xec4>)
 801a0c4:	4299      	cmp	r1, r3
 801a0c6:	d00d      	beq.n	801a0e4 <Uart_Clear_DMA_TX+0xd14>
 801a0c8:	4b65      	ldr	r3, [pc, #404]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a0ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a0ce:	681b      	ldr	r3, [r3, #0]
 801a0d0:	4619      	mov	r1, r3
 801a0d2:	4b71      	ldr	r3, [pc, #452]	; (801a298 <Uart_Clear_DMA_TX+0xec8>)
 801a0d4:	4299      	cmp	r1, r3
 801a0d6:	d102      	bne.n	801a0de <Uart_Clear_DMA_TX+0xd0e>
 801a0d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a0dc:	e01e      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801a0e2:	e01b      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a0e8:	e018      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a0ee:	e015      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a0f4:	e012      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a0fa:	e00f      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a0fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a100:	e00c      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a102:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a106:	e009      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a108:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a10c:	e006      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a10e:	2308      	movs	r3, #8
 801a110:	e004      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a112:	2308      	movs	r3, #8
 801a114:	e002      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a116:	2308      	movs	r3, #8
 801a118:	e000      	b.n	801a11c <Uart_Clear_DMA_TX+0xd4c>
 801a11a:	2308      	movs	r3, #8
 801a11c:	60d3      	str	r3, [r2, #12]
 801a11e:	e083      	b.n	801a228 <Uart_Clear_DMA_TX+0xe58>
 801a120:	4a51      	ldr	r2, [pc, #324]	; (801a268 <Uart_Clear_DMA_TX+0xe98>)
 801a122:	4b4f      	ldr	r3, [pc, #316]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a124:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a128:	681b      	ldr	r3, [r3, #0]
 801a12a:	4619      	mov	r1, r3
 801a12c:	4b4f      	ldr	r3, [pc, #316]	; (801a26c <Uart_Clear_DMA_TX+0xe9c>)
 801a12e:	4299      	cmp	r1, r3
 801a130:	d078      	beq.n	801a224 <Uart_Clear_DMA_TX+0xe54>
 801a132:	4b4b      	ldr	r3, [pc, #300]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a134:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	4619      	mov	r1, r3
 801a13c:	4b4c      	ldr	r3, [pc, #304]	; (801a270 <Uart_Clear_DMA_TX+0xea0>)
 801a13e:	4299      	cmp	r1, r3
 801a140:	d06e      	beq.n	801a220 <Uart_Clear_DMA_TX+0xe50>
 801a142:	4b47      	ldr	r3, [pc, #284]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a144:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a148:	681b      	ldr	r3, [r3, #0]
 801a14a:	4619      	mov	r1, r3
 801a14c:	4b49      	ldr	r3, [pc, #292]	; (801a274 <Uart_Clear_DMA_TX+0xea4>)
 801a14e:	4299      	cmp	r1, r3
 801a150:	d064      	beq.n	801a21c <Uart_Clear_DMA_TX+0xe4c>
 801a152:	4b43      	ldr	r3, [pc, #268]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a154:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a158:	681b      	ldr	r3, [r3, #0]
 801a15a:	4619      	mov	r1, r3
 801a15c:	4b46      	ldr	r3, [pc, #280]	; (801a278 <Uart_Clear_DMA_TX+0xea8>)
 801a15e:	4299      	cmp	r1, r3
 801a160:	d05a      	beq.n	801a218 <Uart_Clear_DMA_TX+0xe48>
 801a162:	4b3f      	ldr	r3, [pc, #252]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a164:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a168:	681b      	ldr	r3, [r3, #0]
 801a16a:	4619      	mov	r1, r3
 801a16c:	4b43      	ldr	r3, [pc, #268]	; (801a27c <Uart_Clear_DMA_TX+0xeac>)
 801a16e:	4299      	cmp	r1, r3
 801a170:	d04f      	beq.n	801a212 <Uart_Clear_DMA_TX+0xe42>
 801a172:	4b3b      	ldr	r3, [pc, #236]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a174:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a178:	681b      	ldr	r3, [r3, #0]
 801a17a:	4619      	mov	r1, r3
 801a17c:	4b40      	ldr	r3, [pc, #256]	; (801a280 <Uart_Clear_DMA_TX+0xeb0>)
 801a17e:	4299      	cmp	r1, r3
 801a180:	d044      	beq.n	801a20c <Uart_Clear_DMA_TX+0xe3c>
 801a182:	4b37      	ldr	r3, [pc, #220]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a184:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a188:	681b      	ldr	r3, [r3, #0]
 801a18a:	4619      	mov	r1, r3
 801a18c:	4b3d      	ldr	r3, [pc, #244]	; (801a284 <Uart_Clear_DMA_TX+0xeb4>)
 801a18e:	4299      	cmp	r1, r3
 801a190:	d039      	beq.n	801a206 <Uart_Clear_DMA_TX+0xe36>
 801a192:	4b33      	ldr	r3, [pc, #204]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a194:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a198:	681b      	ldr	r3, [r3, #0]
 801a19a:	4619      	mov	r1, r3
 801a19c:	4b3a      	ldr	r3, [pc, #232]	; (801a288 <Uart_Clear_DMA_TX+0xeb8>)
 801a19e:	4299      	cmp	r1, r3
 801a1a0:	d02e      	beq.n	801a200 <Uart_Clear_DMA_TX+0xe30>
 801a1a2:	4b2f      	ldr	r3, [pc, #188]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a1a4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a1a8:	681b      	ldr	r3, [r3, #0]
 801a1aa:	4619      	mov	r1, r3
 801a1ac:	4b37      	ldr	r3, [pc, #220]	; (801a28c <Uart_Clear_DMA_TX+0xebc>)
 801a1ae:	4299      	cmp	r1, r3
 801a1b0:	d023      	beq.n	801a1fa <Uart_Clear_DMA_TX+0xe2a>
 801a1b2:	4b2b      	ldr	r3, [pc, #172]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a1b4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a1b8:	681b      	ldr	r3, [r3, #0]
 801a1ba:	4619      	mov	r1, r3
 801a1bc:	4b34      	ldr	r3, [pc, #208]	; (801a290 <Uart_Clear_DMA_TX+0xec0>)
 801a1be:	4299      	cmp	r1, r3
 801a1c0:	d018      	beq.n	801a1f4 <Uart_Clear_DMA_TX+0xe24>
 801a1c2:	4b27      	ldr	r3, [pc, #156]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a1c4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a1c8:	681b      	ldr	r3, [r3, #0]
 801a1ca:	4619      	mov	r1, r3
 801a1cc:	4b31      	ldr	r3, [pc, #196]	; (801a294 <Uart_Clear_DMA_TX+0xec4>)
 801a1ce:	4299      	cmp	r1, r3
 801a1d0:	d00d      	beq.n	801a1ee <Uart_Clear_DMA_TX+0xe1e>
 801a1d2:	4b23      	ldr	r3, [pc, #140]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a1d4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a1d8:	681b      	ldr	r3, [r3, #0]
 801a1da:	4619      	mov	r1, r3
 801a1dc:	4b2e      	ldr	r3, [pc, #184]	; (801a298 <Uart_Clear_DMA_TX+0xec8>)
 801a1de:	4299      	cmp	r1, r3
 801a1e0:	d102      	bne.n	801a1e8 <Uart_Clear_DMA_TX+0xe18>
 801a1e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a1e6:	e01e      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a1e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801a1ec:	e01b      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a1ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a1f2:	e018      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a1f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a1f8:	e015      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a1fa:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801a1fe:	e012      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a200:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a204:	e00f      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a206:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a20a:	e00c      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a20c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a210:	e009      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a212:	f44f 7300 	mov.w	r3, #512	; 0x200
 801a216:	e006      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a218:	2308      	movs	r3, #8
 801a21a:	e004      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a21c:	2308      	movs	r3, #8
 801a21e:	e002      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a220:	2308      	movs	r3, #8
 801a222:	e000      	b.n	801a226 <Uart_Clear_DMA_TX+0xe56>
 801a224:	2308      	movs	r3, #8
 801a226:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmatx);
 801a228:	4b0d      	ldr	r3, [pc, #52]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a22a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801a22e:	4618      	mov	r0, r3
 801a230:	f7ef fd12 	bl	8009c58 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 801a234:	4b0a      	ldr	r3, [pc, #40]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a236:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a23a:	4a09      	ldr	r2, [pc, #36]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a23c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a240:	6992      	ldr	r2, [r2, #24]
 801a242:	f042 0208 	orr.w	r2, r2, #8
 801a246:	619a      	str	r2, [r3, #24]
 801a248:	4b05      	ldr	r3, [pc, #20]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a24a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801a24e:	4a04      	ldr	r2, [pc, #16]	; (801a260 <Uart_Clear_DMA_TX+0xe90>)
 801a250:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801a254:	6992      	ldr	r2, [r2, #24]
 801a256:	f042 0210 	orr.w	r2, r2, #16
 801a25a:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 801a25c:	bf00      	nop
 801a25e:	bd80      	pop	{r7, pc}
 801a260:	20032138 	.word	0x20032138
 801a264:	40026058 	.word	0x40026058
 801a268:	40026000 	.word	0x40026000
 801a26c:	40026010 	.word	0x40026010
 801a270:	40026410 	.word	0x40026410
 801a274:	40026070 	.word	0x40026070
 801a278:	40026470 	.word	0x40026470
 801a27c:	40026028 	.word	0x40026028
 801a280:	40026428 	.word	0x40026428
 801a284:	40026088 	.word	0x40026088
 801a288:	40026488 	.word	0x40026488
 801a28c:	40026040 	.word	0x40026040
 801a290:	40026440 	.word	0x40026440
 801a294:	400260a0 	.word	0x400260a0
 801a298:	400264a0 	.word	0x400264a0

0801a29c <Uart_Clear_DMA_RX>:

void Uart_Clear_DMA_RX(void)
{
 801a29c:	b580      	push	{r7, lr}
 801a29e:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801a2a0:	4b8d      	ldr	r3, [pc, #564]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2a2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2a6:	681b      	ldr	r3, [r3, #0]
 801a2a8:	461a      	mov	r2, r3
 801a2aa:	4b8c      	ldr	r3, [pc, #560]	; (801a4dc <Uart_Clear_DMA_RX+0x240>)
 801a2ac:	429a      	cmp	r2, r3
 801a2ae:	f240 8085 	bls.w	801a3bc <Uart_Clear_DMA_RX+0x120>
 801a2b2:	4a8b      	ldr	r2, [pc, #556]	; (801a4e0 <Uart_Clear_DMA_RX+0x244>)
 801a2b4:	4b88      	ldr	r3, [pc, #544]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2ba:	681b      	ldr	r3, [r3, #0]
 801a2bc:	4619      	mov	r1, r3
 801a2be:	4b89      	ldr	r3, [pc, #548]	; (801a4e4 <Uart_Clear_DMA_RX+0x248>)
 801a2c0:	4299      	cmp	r1, r3
 801a2c2:	d078      	beq.n	801a3b6 <Uart_Clear_DMA_RX+0x11a>
 801a2c4:	4b84      	ldr	r3, [pc, #528]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2ca:	681b      	ldr	r3, [r3, #0]
 801a2cc:	4619      	mov	r1, r3
 801a2ce:	4b86      	ldr	r3, [pc, #536]	; (801a4e8 <Uart_Clear_DMA_RX+0x24c>)
 801a2d0:	4299      	cmp	r1, r3
 801a2d2:	d06e      	beq.n	801a3b2 <Uart_Clear_DMA_RX+0x116>
 801a2d4:	4b80      	ldr	r3, [pc, #512]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2da:	681b      	ldr	r3, [r3, #0]
 801a2dc:	4619      	mov	r1, r3
 801a2de:	4b83      	ldr	r3, [pc, #524]	; (801a4ec <Uart_Clear_DMA_RX+0x250>)
 801a2e0:	4299      	cmp	r1, r3
 801a2e2:	d064      	beq.n	801a3ae <Uart_Clear_DMA_RX+0x112>
 801a2e4:	4b7c      	ldr	r3, [pc, #496]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2ea:	681b      	ldr	r3, [r3, #0]
 801a2ec:	4619      	mov	r1, r3
 801a2ee:	4b80      	ldr	r3, [pc, #512]	; (801a4f0 <Uart_Clear_DMA_RX+0x254>)
 801a2f0:	4299      	cmp	r1, r3
 801a2f2:	d05a      	beq.n	801a3aa <Uart_Clear_DMA_RX+0x10e>
 801a2f4:	4b78      	ldr	r3, [pc, #480]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a2f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a2fa:	681b      	ldr	r3, [r3, #0]
 801a2fc:	4619      	mov	r1, r3
 801a2fe:	4b7d      	ldr	r3, [pc, #500]	; (801a4f4 <Uart_Clear_DMA_RX+0x258>)
 801a300:	4299      	cmp	r1, r3
 801a302:	d04f      	beq.n	801a3a4 <Uart_Clear_DMA_RX+0x108>
 801a304:	4b74      	ldr	r3, [pc, #464]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a306:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a30a:	681b      	ldr	r3, [r3, #0]
 801a30c:	4619      	mov	r1, r3
 801a30e:	4b7a      	ldr	r3, [pc, #488]	; (801a4f8 <Uart_Clear_DMA_RX+0x25c>)
 801a310:	4299      	cmp	r1, r3
 801a312:	d044      	beq.n	801a39e <Uart_Clear_DMA_RX+0x102>
 801a314:	4b70      	ldr	r3, [pc, #448]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a316:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	4619      	mov	r1, r3
 801a31e:	4b77      	ldr	r3, [pc, #476]	; (801a4fc <Uart_Clear_DMA_RX+0x260>)
 801a320:	4299      	cmp	r1, r3
 801a322:	d039      	beq.n	801a398 <Uart_Clear_DMA_RX+0xfc>
 801a324:	4b6c      	ldr	r3, [pc, #432]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a326:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a32a:	681b      	ldr	r3, [r3, #0]
 801a32c:	4619      	mov	r1, r3
 801a32e:	4b74      	ldr	r3, [pc, #464]	; (801a500 <Uart_Clear_DMA_RX+0x264>)
 801a330:	4299      	cmp	r1, r3
 801a332:	d02e      	beq.n	801a392 <Uart_Clear_DMA_RX+0xf6>
 801a334:	4b68      	ldr	r3, [pc, #416]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a336:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a33a:	681b      	ldr	r3, [r3, #0]
 801a33c:	4619      	mov	r1, r3
 801a33e:	4b71      	ldr	r3, [pc, #452]	; (801a504 <Uart_Clear_DMA_RX+0x268>)
 801a340:	4299      	cmp	r1, r3
 801a342:	d023      	beq.n	801a38c <Uart_Clear_DMA_RX+0xf0>
 801a344:	4b64      	ldr	r3, [pc, #400]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a346:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a34a:	681b      	ldr	r3, [r3, #0]
 801a34c:	4619      	mov	r1, r3
 801a34e:	4b6e      	ldr	r3, [pc, #440]	; (801a508 <Uart_Clear_DMA_RX+0x26c>)
 801a350:	4299      	cmp	r1, r3
 801a352:	d018      	beq.n	801a386 <Uart_Clear_DMA_RX+0xea>
 801a354:	4b60      	ldr	r3, [pc, #384]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a356:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a35a:	681b      	ldr	r3, [r3, #0]
 801a35c:	4619      	mov	r1, r3
 801a35e:	4b6b      	ldr	r3, [pc, #428]	; (801a50c <Uart_Clear_DMA_RX+0x270>)
 801a360:	4299      	cmp	r1, r3
 801a362:	d00d      	beq.n	801a380 <Uart_Clear_DMA_RX+0xe4>
 801a364:	4b5c      	ldr	r3, [pc, #368]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a366:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a36a:	681b      	ldr	r3, [r3, #0]
 801a36c:	4619      	mov	r1, r3
 801a36e:	4b68      	ldr	r3, [pc, #416]	; (801a510 <Uart_Clear_DMA_RX+0x274>)
 801a370:	4299      	cmp	r1, r3
 801a372:	d102      	bne.n	801a37a <Uart_Clear_DMA_RX+0xde>
 801a374:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a378:	e01e      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a37a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801a37e:	e01b      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a380:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a384:	e018      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a386:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a38a:	e015      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a38c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a390:	e012      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a392:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a396:	e00f      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a398:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a39c:	e00c      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a39e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a3a2:	e009      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a3a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a3a8:	e006      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a3aa:	2320      	movs	r3, #32
 801a3ac:	e004      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a3ae:	2320      	movs	r3, #32
 801a3b0:	e002      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a3b2:	2320      	movs	r3, #32
 801a3b4:	e000      	b.n	801a3b8 <Uart_Clear_DMA_RX+0x11c>
 801a3b6:	2320      	movs	r3, #32
 801a3b8:	60d3      	str	r3, [r2, #12]
 801a3ba:	e1df      	b.n	801a77c <Uart_Clear_DMA_RX+0x4e0>
 801a3bc:	4b46      	ldr	r3, [pc, #280]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a3be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a3c2:	681b      	ldr	r3, [r3, #0]
 801a3c4:	461a      	mov	r2, r3
 801a3c6:	4b53      	ldr	r3, [pc, #332]	; (801a514 <Uart_Clear_DMA_RX+0x278>)
 801a3c8:	429a      	cmp	r2, r3
 801a3ca:	f240 80a5 	bls.w	801a518 <Uart_Clear_DMA_RX+0x27c>
 801a3ce:	4a44      	ldr	r2, [pc, #272]	; (801a4e0 <Uart_Clear_DMA_RX+0x244>)
 801a3d0:	4b41      	ldr	r3, [pc, #260]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a3d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a3d6:	681b      	ldr	r3, [r3, #0]
 801a3d8:	4619      	mov	r1, r3
 801a3da:	4b42      	ldr	r3, [pc, #264]	; (801a4e4 <Uart_Clear_DMA_RX+0x248>)
 801a3dc:	4299      	cmp	r1, r3
 801a3de:	d078      	beq.n	801a4d2 <Uart_Clear_DMA_RX+0x236>
 801a3e0:	4b3d      	ldr	r3, [pc, #244]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a3e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	4619      	mov	r1, r3
 801a3ea:	4b3f      	ldr	r3, [pc, #252]	; (801a4e8 <Uart_Clear_DMA_RX+0x24c>)
 801a3ec:	4299      	cmp	r1, r3
 801a3ee:	d06e      	beq.n	801a4ce <Uart_Clear_DMA_RX+0x232>
 801a3f0:	4b39      	ldr	r3, [pc, #228]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a3f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	4619      	mov	r1, r3
 801a3fa:	4b3c      	ldr	r3, [pc, #240]	; (801a4ec <Uart_Clear_DMA_RX+0x250>)
 801a3fc:	4299      	cmp	r1, r3
 801a3fe:	d064      	beq.n	801a4ca <Uart_Clear_DMA_RX+0x22e>
 801a400:	4b35      	ldr	r3, [pc, #212]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a402:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a406:	681b      	ldr	r3, [r3, #0]
 801a408:	4619      	mov	r1, r3
 801a40a:	4b39      	ldr	r3, [pc, #228]	; (801a4f0 <Uart_Clear_DMA_RX+0x254>)
 801a40c:	4299      	cmp	r1, r3
 801a40e:	d05a      	beq.n	801a4c6 <Uart_Clear_DMA_RX+0x22a>
 801a410:	4b31      	ldr	r3, [pc, #196]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a412:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a416:	681b      	ldr	r3, [r3, #0]
 801a418:	4619      	mov	r1, r3
 801a41a:	4b36      	ldr	r3, [pc, #216]	; (801a4f4 <Uart_Clear_DMA_RX+0x258>)
 801a41c:	4299      	cmp	r1, r3
 801a41e:	d04f      	beq.n	801a4c0 <Uart_Clear_DMA_RX+0x224>
 801a420:	4b2d      	ldr	r3, [pc, #180]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a422:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a426:	681b      	ldr	r3, [r3, #0]
 801a428:	4619      	mov	r1, r3
 801a42a:	4b33      	ldr	r3, [pc, #204]	; (801a4f8 <Uart_Clear_DMA_RX+0x25c>)
 801a42c:	4299      	cmp	r1, r3
 801a42e:	d044      	beq.n	801a4ba <Uart_Clear_DMA_RX+0x21e>
 801a430:	4b29      	ldr	r3, [pc, #164]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a432:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a436:	681b      	ldr	r3, [r3, #0]
 801a438:	4619      	mov	r1, r3
 801a43a:	4b30      	ldr	r3, [pc, #192]	; (801a4fc <Uart_Clear_DMA_RX+0x260>)
 801a43c:	4299      	cmp	r1, r3
 801a43e:	d039      	beq.n	801a4b4 <Uart_Clear_DMA_RX+0x218>
 801a440:	4b25      	ldr	r3, [pc, #148]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a442:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a446:	681b      	ldr	r3, [r3, #0]
 801a448:	4619      	mov	r1, r3
 801a44a:	4b2d      	ldr	r3, [pc, #180]	; (801a500 <Uart_Clear_DMA_RX+0x264>)
 801a44c:	4299      	cmp	r1, r3
 801a44e:	d02e      	beq.n	801a4ae <Uart_Clear_DMA_RX+0x212>
 801a450:	4b21      	ldr	r3, [pc, #132]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a452:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a456:	681b      	ldr	r3, [r3, #0]
 801a458:	4619      	mov	r1, r3
 801a45a:	4b2a      	ldr	r3, [pc, #168]	; (801a504 <Uart_Clear_DMA_RX+0x268>)
 801a45c:	4299      	cmp	r1, r3
 801a45e:	d023      	beq.n	801a4a8 <Uart_Clear_DMA_RX+0x20c>
 801a460:	4b1d      	ldr	r3, [pc, #116]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a462:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	4619      	mov	r1, r3
 801a46a:	4b27      	ldr	r3, [pc, #156]	; (801a508 <Uart_Clear_DMA_RX+0x26c>)
 801a46c:	4299      	cmp	r1, r3
 801a46e:	d018      	beq.n	801a4a2 <Uart_Clear_DMA_RX+0x206>
 801a470:	4b19      	ldr	r3, [pc, #100]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a472:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a476:	681b      	ldr	r3, [r3, #0]
 801a478:	4619      	mov	r1, r3
 801a47a:	4b24      	ldr	r3, [pc, #144]	; (801a50c <Uart_Clear_DMA_RX+0x270>)
 801a47c:	4299      	cmp	r1, r3
 801a47e:	d00d      	beq.n	801a49c <Uart_Clear_DMA_RX+0x200>
 801a480:	4b15      	ldr	r3, [pc, #84]	; (801a4d8 <Uart_Clear_DMA_RX+0x23c>)
 801a482:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a486:	681b      	ldr	r3, [r3, #0]
 801a488:	4619      	mov	r1, r3
 801a48a:	4b21      	ldr	r3, [pc, #132]	; (801a510 <Uart_Clear_DMA_RX+0x274>)
 801a48c:	4299      	cmp	r1, r3
 801a48e:	d102      	bne.n	801a496 <Uart_Clear_DMA_RX+0x1fa>
 801a490:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a494:	e01e      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a496:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801a49a:	e01b      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a49c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a4a0:	e018      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4a2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a4a6:	e015      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a4ac:	e012      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a4b2:	e00f      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a4b8:	e00c      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a4be:	e009      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a4c4:	e006      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4c6:	2320      	movs	r3, #32
 801a4c8:	e004      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4ca:	2320      	movs	r3, #32
 801a4cc:	e002      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4ce:	2320      	movs	r3, #32
 801a4d0:	e000      	b.n	801a4d4 <Uart_Clear_DMA_RX+0x238>
 801a4d2:	2320      	movs	r3, #32
 801a4d4:	6093      	str	r3, [r2, #8]
 801a4d6:	e151      	b.n	801a77c <Uart_Clear_DMA_RX+0x4e0>
 801a4d8:	20032138 	.word	0x20032138
 801a4dc:	40026458 	.word	0x40026458
 801a4e0:	40026400 	.word	0x40026400
 801a4e4:	40026010 	.word	0x40026010
 801a4e8:	40026410 	.word	0x40026410
 801a4ec:	40026070 	.word	0x40026070
 801a4f0:	40026470 	.word	0x40026470
 801a4f4:	40026028 	.word	0x40026028
 801a4f8:	40026428 	.word	0x40026428
 801a4fc:	40026088 	.word	0x40026088
 801a500:	40026488 	.word	0x40026488
 801a504:	40026040 	.word	0x40026040
 801a508:	40026440 	.word	0x40026440
 801a50c:	400260a0 	.word	0x400260a0
 801a510:	400264a0 	.word	0x400264a0
 801a514:	400260b8 	.word	0x400260b8
 801a518:	4b88      	ldr	r3, [pc, #544]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a51a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a51e:	681b      	ldr	r3, [r3, #0]
 801a520:	461a      	mov	r2, r3
 801a522:	4b87      	ldr	r3, [pc, #540]	; (801a740 <Uart_Clear_DMA_RX+0x4a4>)
 801a524:	429a      	cmp	r2, r3
 801a526:	f240 8085 	bls.w	801a634 <Uart_Clear_DMA_RX+0x398>
 801a52a:	4a86      	ldr	r2, [pc, #536]	; (801a744 <Uart_Clear_DMA_RX+0x4a8>)
 801a52c:	4b83      	ldr	r3, [pc, #524]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a52e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a532:	681b      	ldr	r3, [r3, #0]
 801a534:	4619      	mov	r1, r3
 801a536:	4b84      	ldr	r3, [pc, #528]	; (801a748 <Uart_Clear_DMA_RX+0x4ac>)
 801a538:	4299      	cmp	r1, r3
 801a53a:	d078      	beq.n	801a62e <Uart_Clear_DMA_RX+0x392>
 801a53c:	4b7f      	ldr	r3, [pc, #508]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a53e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a542:	681b      	ldr	r3, [r3, #0]
 801a544:	4619      	mov	r1, r3
 801a546:	4b81      	ldr	r3, [pc, #516]	; (801a74c <Uart_Clear_DMA_RX+0x4b0>)
 801a548:	4299      	cmp	r1, r3
 801a54a:	d06e      	beq.n	801a62a <Uart_Clear_DMA_RX+0x38e>
 801a54c:	4b7b      	ldr	r3, [pc, #492]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a54e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a552:	681b      	ldr	r3, [r3, #0]
 801a554:	4619      	mov	r1, r3
 801a556:	4b7e      	ldr	r3, [pc, #504]	; (801a750 <Uart_Clear_DMA_RX+0x4b4>)
 801a558:	4299      	cmp	r1, r3
 801a55a:	d064      	beq.n	801a626 <Uart_Clear_DMA_RX+0x38a>
 801a55c:	4b77      	ldr	r3, [pc, #476]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a55e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a562:	681b      	ldr	r3, [r3, #0]
 801a564:	4619      	mov	r1, r3
 801a566:	4b7b      	ldr	r3, [pc, #492]	; (801a754 <Uart_Clear_DMA_RX+0x4b8>)
 801a568:	4299      	cmp	r1, r3
 801a56a:	d05a      	beq.n	801a622 <Uart_Clear_DMA_RX+0x386>
 801a56c:	4b73      	ldr	r3, [pc, #460]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a56e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a572:	681b      	ldr	r3, [r3, #0]
 801a574:	4619      	mov	r1, r3
 801a576:	4b78      	ldr	r3, [pc, #480]	; (801a758 <Uart_Clear_DMA_RX+0x4bc>)
 801a578:	4299      	cmp	r1, r3
 801a57a:	d04f      	beq.n	801a61c <Uart_Clear_DMA_RX+0x380>
 801a57c:	4b6f      	ldr	r3, [pc, #444]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a57e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a582:	681b      	ldr	r3, [r3, #0]
 801a584:	4619      	mov	r1, r3
 801a586:	4b75      	ldr	r3, [pc, #468]	; (801a75c <Uart_Clear_DMA_RX+0x4c0>)
 801a588:	4299      	cmp	r1, r3
 801a58a:	d044      	beq.n	801a616 <Uart_Clear_DMA_RX+0x37a>
 801a58c:	4b6b      	ldr	r3, [pc, #428]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a58e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a592:	681b      	ldr	r3, [r3, #0]
 801a594:	4619      	mov	r1, r3
 801a596:	4b72      	ldr	r3, [pc, #456]	; (801a760 <Uart_Clear_DMA_RX+0x4c4>)
 801a598:	4299      	cmp	r1, r3
 801a59a:	d039      	beq.n	801a610 <Uart_Clear_DMA_RX+0x374>
 801a59c:	4b67      	ldr	r3, [pc, #412]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a59e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a5a2:	681b      	ldr	r3, [r3, #0]
 801a5a4:	4619      	mov	r1, r3
 801a5a6:	4b6f      	ldr	r3, [pc, #444]	; (801a764 <Uart_Clear_DMA_RX+0x4c8>)
 801a5a8:	4299      	cmp	r1, r3
 801a5aa:	d02e      	beq.n	801a60a <Uart_Clear_DMA_RX+0x36e>
 801a5ac:	4b63      	ldr	r3, [pc, #396]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a5ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a5b2:	681b      	ldr	r3, [r3, #0]
 801a5b4:	4619      	mov	r1, r3
 801a5b6:	4b6c      	ldr	r3, [pc, #432]	; (801a768 <Uart_Clear_DMA_RX+0x4cc>)
 801a5b8:	4299      	cmp	r1, r3
 801a5ba:	d023      	beq.n	801a604 <Uart_Clear_DMA_RX+0x368>
 801a5bc:	4b5f      	ldr	r3, [pc, #380]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a5be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a5c2:	681b      	ldr	r3, [r3, #0]
 801a5c4:	4619      	mov	r1, r3
 801a5c6:	4b69      	ldr	r3, [pc, #420]	; (801a76c <Uart_Clear_DMA_RX+0x4d0>)
 801a5c8:	4299      	cmp	r1, r3
 801a5ca:	d018      	beq.n	801a5fe <Uart_Clear_DMA_RX+0x362>
 801a5cc:	4b5b      	ldr	r3, [pc, #364]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a5ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a5d2:	681b      	ldr	r3, [r3, #0]
 801a5d4:	4619      	mov	r1, r3
 801a5d6:	4b66      	ldr	r3, [pc, #408]	; (801a770 <Uart_Clear_DMA_RX+0x4d4>)
 801a5d8:	4299      	cmp	r1, r3
 801a5da:	d00d      	beq.n	801a5f8 <Uart_Clear_DMA_RX+0x35c>
 801a5dc:	4b57      	ldr	r3, [pc, #348]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a5de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a5e2:	681b      	ldr	r3, [r3, #0]
 801a5e4:	4619      	mov	r1, r3
 801a5e6:	4b63      	ldr	r3, [pc, #396]	; (801a774 <Uart_Clear_DMA_RX+0x4d8>)
 801a5e8:	4299      	cmp	r1, r3
 801a5ea:	d102      	bne.n	801a5f2 <Uart_Clear_DMA_RX+0x356>
 801a5ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a5f0:	e01e      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a5f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801a5f6:	e01b      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a5f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a5fc:	e018      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a5fe:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a602:	e015      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a604:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a608:	e012      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a60a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a60e:	e00f      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a610:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a614:	e00c      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a616:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a61a:	e009      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a61c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a620:	e006      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a622:	2320      	movs	r3, #32
 801a624:	e004      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a626:	2320      	movs	r3, #32
 801a628:	e002      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a62a:	2320      	movs	r3, #32
 801a62c:	e000      	b.n	801a630 <Uart_Clear_DMA_RX+0x394>
 801a62e:	2320      	movs	r3, #32
 801a630:	60d3      	str	r3, [r2, #12]
 801a632:	e0a3      	b.n	801a77c <Uart_Clear_DMA_RX+0x4e0>
 801a634:	4a43      	ldr	r2, [pc, #268]	; (801a744 <Uart_Clear_DMA_RX+0x4a8>)
 801a636:	4b41      	ldr	r3, [pc, #260]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a638:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a63c:	681b      	ldr	r3, [r3, #0]
 801a63e:	4619      	mov	r1, r3
 801a640:	4b41      	ldr	r3, [pc, #260]	; (801a748 <Uart_Clear_DMA_RX+0x4ac>)
 801a642:	4299      	cmp	r1, r3
 801a644:	f000 8098 	beq.w	801a778 <Uart_Clear_DMA_RX+0x4dc>
 801a648:	4b3c      	ldr	r3, [pc, #240]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a64a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a64e:	681b      	ldr	r3, [r3, #0]
 801a650:	4619      	mov	r1, r3
 801a652:	4b3e      	ldr	r3, [pc, #248]	; (801a74c <Uart_Clear_DMA_RX+0x4b0>)
 801a654:	4299      	cmp	r1, r3
 801a656:	d06e      	beq.n	801a736 <Uart_Clear_DMA_RX+0x49a>
 801a658:	4b38      	ldr	r3, [pc, #224]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a65a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a65e:	681b      	ldr	r3, [r3, #0]
 801a660:	4619      	mov	r1, r3
 801a662:	4b3b      	ldr	r3, [pc, #236]	; (801a750 <Uart_Clear_DMA_RX+0x4b4>)
 801a664:	4299      	cmp	r1, r3
 801a666:	d064      	beq.n	801a732 <Uart_Clear_DMA_RX+0x496>
 801a668:	4b34      	ldr	r3, [pc, #208]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a66a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a66e:	681b      	ldr	r3, [r3, #0]
 801a670:	4619      	mov	r1, r3
 801a672:	4b38      	ldr	r3, [pc, #224]	; (801a754 <Uart_Clear_DMA_RX+0x4b8>)
 801a674:	4299      	cmp	r1, r3
 801a676:	d05a      	beq.n	801a72e <Uart_Clear_DMA_RX+0x492>
 801a678:	4b30      	ldr	r3, [pc, #192]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a67a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a67e:	681b      	ldr	r3, [r3, #0]
 801a680:	4619      	mov	r1, r3
 801a682:	4b35      	ldr	r3, [pc, #212]	; (801a758 <Uart_Clear_DMA_RX+0x4bc>)
 801a684:	4299      	cmp	r1, r3
 801a686:	d04f      	beq.n	801a728 <Uart_Clear_DMA_RX+0x48c>
 801a688:	4b2c      	ldr	r3, [pc, #176]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a68a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a68e:	681b      	ldr	r3, [r3, #0]
 801a690:	4619      	mov	r1, r3
 801a692:	4b32      	ldr	r3, [pc, #200]	; (801a75c <Uart_Clear_DMA_RX+0x4c0>)
 801a694:	4299      	cmp	r1, r3
 801a696:	d044      	beq.n	801a722 <Uart_Clear_DMA_RX+0x486>
 801a698:	4b28      	ldr	r3, [pc, #160]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a69a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a69e:	681b      	ldr	r3, [r3, #0]
 801a6a0:	4619      	mov	r1, r3
 801a6a2:	4b2f      	ldr	r3, [pc, #188]	; (801a760 <Uart_Clear_DMA_RX+0x4c4>)
 801a6a4:	4299      	cmp	r1, r3
 801a6a6:	d039      	beq.n	801a71c <Uart_Clear_DMA_RX+0x480>
 801a6a8:	4b24      	ldr	r3, [pc, #144]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a6aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a6ae:	681b      	ldr	r3, [r3, #0]
 801a6b0:	4619      	mov	r1, r3
 801a6b2:	4b2c      	ldr	r3, [pc, #176]	; (801a764 <Uart_Clear_DMA_RX+0x4c8>)
 801a6b4:	4299      	cmp	r1, r3
 801a6b6:	d02e      	beq.n	801a716 <Uart_Clear_DMA_RX+0x47a>
 801a6b8:	4b20      	ldr	r3, [pc, #128]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a6ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a6be:	681b      	ldr	r3, [r3, #0]
 801a6c0:	4619      	mov	r1, r3
 801a6c2:	4b29      	ldr	r3, [pc, #164]	; (801a768 <Uart_Clear_DMA_RX+0x4cc>)
 801a6c4:	4299      	cmp	r1, r3
 801a6c6:	d023      	beq.n	801a710 <Uart_Clear_DMA_RX+0x474>
 801a6c8:	4b1c      	ldr	r3, [pc, #112]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a6ca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a6ce:	681b      	ldr	r3, [r3, #0]
 801a6d0:	4619      	mov	r1, r3
 801a6d2:	4b26      	ldr	r3, [pc, #152]	; (801a76c <Uart_Clear_DMA_RX+0x4d0>)
 801a6d4:	4299      	cmp	r1, r3
 801a6d6:	d018      	beq.n	801a70a <Uart_Clear_DMA_RX+0x46e>
 801a6d8:	4b18      	ldr	r3, [pc, #96]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a6da:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a6de:	681b      	ldr	r3, [r3, #0]
 801a6e0:	4619      	mov	r1, r3
 801a6e2:	4b23      	ldr	r3, [pc, #140]	; (801a770 <Uart_Clear_DMA_RX+0x4d4>)
 801a6e4:	4299      	cmp	r1, r3
 801a6e6:	d00d      	beq.n	801a704 <Uart_Clear_DMA_RX+0x468>
 801a6e8:	4b14      	ldr	r3, [pc, #80]	; (801a73c <Uart_Clear_DMA_RX+0x4a0>)
 801a6ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a6ee:	681b      	ldr	r3, [r3, #0]
 801a6f0:	4619      	mov	r1, r3
 801a6f2:	4b20      	ldr	r3, [pc, #128]	; (801a774 <Uart_Clear_DMA_RX+0x4d8>)
 801a6f4:	4299      	cmp	r1, r3
 801a6f6:	d102      	bne.n	801a6fe <Uart_Clear_DMA_RX+0x462>
 801a6f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a6fc:	e03d      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a6fe:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801a702:	e03a      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a704:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a708:	e037      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a70a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a70e:	e034      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a710:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801a714:	e031      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a716:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a71a:	e02e      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a71c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a720:	e02b      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a722:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a726:	e028      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a728:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a72c:	e025      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a72e:	2320      	movs	r3, #32
 801a730:	e023      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a732:	2320      	movs	r3, #32
 801a734:	e021      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a736:	2320      	movs	r3, #32
 801a738:	e01f      	b.n	801a77a <Uart_Clear_DMA_RX+0x4de>
 801a73a:	bf00      	nop
 801a73c:	20032138 	.word	0x20032138
 801a740:	40026058 	.word	0x40026058
 801a744:	40026000 	.word	0x40026000
 801a748:	40026010 	.word	0x40026010
 801a74c:	40026410 	.word	0x40026410
 801a750:	40026070 	.word	0x40026070
 801a754:	40026470 	.word	0x40026470
 801a758:	40026028 	.word	0x40026028
 801a75c:	40026428 	.word	0x40026428
 801a760:	40026088 	.word	0x40026088
 801a764:	40026488 	.word	0x40026488
 801a768:	40026040 	.word	0x40026040
 801a76c:	40026440 	.word	0x40026440
 801a770:	400260a0 	.word	0x400260a0
 801a774:	400264a0 	.word	0x400264a0
 801a778:	2320      	movs	r3, #32
 801a77a:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801a77c:	4b8d      	ldr	r3, [pc, #564]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a77e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a782:	681b      	ldr	r3, [r3, #0]
 801a784:	461a      	mov	r2, r3
 801a786:	4b8c      	ldr	r3, [pc, #560]	; (801a9b8 <Uart_Clear_DMA_RX+0x71c>)
 801a788:	429a      	cmp	r2, r3
 801a78a:	f240 8085 	bls.w	801a898 <Uart_Clear_DMA_RX+0x5fc>
 801a78e:	4a8b      	ldr	r2, [pc, #556]	; (801a9bc <Uart_Clear_DMA_RX+0x720>)
 801a790:	4b88      	ldr	r3, [pc, #544]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a792:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a796:	681b      	ldr	r3, [r3, #0]
 801a798:	4619      	mov	r1, r3
 801a79a:	4b89      	ldr	r3, [pc, #548]	; (801a9c0 <Uart_Clear_DMA_RX+0x724>)
 801a79c:	4299      	cmp	r1, r3
 801a79e:	d078      	beq.n	801a892 <Uart_Clear_DMA_RX+0x5f6>
 801a7a0:	4b84      	ldr	r3, [pc, #528]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7a2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7a6:	681b      	ldr	r3, [r3, #0]
 801a7a8:	4619      	mov	r1, r3
 801a7aa:	4b86      	ldr	r3, [pc, #536]	; (801a9c4 <Uart_Clear_DMA_RX+0x728>)
 801a7ac:	4299      	cmp	r1, r3
 801a7ae:	d06e      	beq.n	801a88e <Uart_Clear_DMA_RX+0x5f2>
 801a7b0:	4b80      	ldr	r3, [pc, #512]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7b2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7b6:	681b      	ldr	r3, [r3, #0]
 801a7b8:	4619      	mov	r1, r3
 801a7ba:	4b83      	ldr	r3, [pc, #524]	; (801a9c8 <Uart_Clear_DMA_RX+0x72c>)
 801a7bc:	4299      	cmp	r1, r3
 801a7be:	d064      	beq.n	801a88a <Uart_Clear_DMA_RX+0x5ee>
 801a7c0:	4b7c      	ldr	r3, [pc, #496]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7c2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7c6:	681b      	ldr	r3, [r3, #0]
 801a7c8:	4619      	mov	r1, r3
 801a7ca:	4b80      	ldr	r3, [pc, #512]	; (801a9cc <Uart_Clear_DMA_RX+0x730>)
 801a7cc:	4299      	cmp	r1, r3
 801a7ce:	d05a      	beq.n	801a886 <Uart_Clear_DMA_RX+0x5ea>
 801a7d0:	4b78      	ldr	r3, [pc, #480]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7d2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7d6:	681b      	ldr	r3, [r3, #0]
 801a7d8:	4619      	mov	r1, r3
 801a7da:	4b7d      	ldr	r3, [pc, #500]	; (801a9d0 <Uart_Clear_DMA_RX+0x734>)
 801a7dc:	4299      	cmp	r1, r3
 801a7de:	d04f      	beq.n	801a880 <Uart_Clear_DMA_RX+0x5e4>
 801a7e0:	4b74      	ldr	r3, [pc, #464]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7e2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7e6:	681b      	ldr	r3, [r3, #0]
 801a7e8:	4619      	mov	r1, r3
 801a7ea:	4b7a      	ldr	r3, [pc, #488]	; (801a9d4 <Uart_Clear_DMA_RX+0x738>)
 801a7ec:	4299      	cmp	r1, r3
 801a7ee:	d044      	beq.n	801a87a <Uart_Clear_DMA_RX+0x5de>
 801a7f0:	4b70      	ldr	r3, [pc, #448]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a7f2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a7f6:	681b      	ldr	r3, [r3, #0]
 801a7f8:	4619      	mov	r1, r3
 801a7fa:	4b77      	ldr	r3, [pc, #476]	; (801a9d8 <Uart_Clear_DMA_RX+0x73c>)
 801a7fc:	4299      	cmp	r1, r3
 801a7fe:	d039      	beq.n	801a874 <Uart_Clear_DMA_RX+0x5d8>
 801a800:	4b6c      	ldr	r3, [pc, #432]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a802:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a806:	681b      	ldr	r3, [r3, #0]
 801a808:	4619      	mov	r1, r3
 801a80a:	4b74      	ldr	r3, [pc, #464]	; (801a9dc <Uart_Clear_DMA_RX+0x740>)
 801a80c:	4299      	cmp	r1, r3
 801a80e:	d02e      	beq.n	801a86e <Uart_Clear_DMA_RX+0x5d2>
 801a810:	4b68      	ldr	r3, [pc, #416]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a812:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a816:	681b      	ldr	r3, [r3, #0]
 801a818:	4619      	mov	r1, r3
 801a81a:	4b71      	ldr	r3, [pc, #452]	; (801a9e0 <Uart_Clear_DMA_RX+0x744>)
 801a81c:	4299      	cmp	r1, r3
 801a81e:	d023      	beq.n	801a868 <Uart_Clear_DMA_RX+0x5cc>
 801a820:	4b64      	ldr	r3, [pc, #400]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a822:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a826:	681b      	ldr	r3, [r3, #0]
 801a828:	4619      	mov	r1, r3
 801a82a:	4b6e      	ldr	r3, [pc, #440]	; (801a9e4 <Uart_Clear_DMA_RX+0x748>)
 801a82c:	4299      	cmp	r1, r3
 801a82e:	d018      	beq.n	801a862 <Uart_Clear_DMA_RX+0x5c6>
 801a830:	4b60      	ldr	r3, [pc, #384]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a832:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a836:	681b      	ldr	r3, [r3, #0]
 801a838:	4619      	mov	r1, r3
 801a83a:	4b6b      	ldr	r3, [pc, #428]	; (801a9e8 <Uart_Clear_DMA_RX+0x74c>)
 801a83c:	4299      	cmp	r1, r3
 801a83e:	d00d      	beq.n	801a85c <Uart_Clear_DMA_RX+0x5c0>
 801a840:	4b5c      	ldr	r3, [pc, #368]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a842:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a846:	681b      	ldr	r3, [r3, #0]
 801a848:	4619      	mov	r1, r3
 801a84a:	4b68      	ldr	r3, [pc, #416]	; (801a9ec <Uart_Clear_DMA_RX+0x750>)
 801a84c:	4299      	cmp	r1, r3
 801a84e:	d102      	bne.n	801a856 <Uart_Clear_DMA_RX+0x5ba>
 801a850:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a854:	e01e      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a856:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801a85a:	e01b      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a85c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a860:	e018      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a862:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a866:	e015      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a868:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a86c:	e012      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a86e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a872:	e00f      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a874:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a878:	e00c      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a87a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a87e:	e009      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a884:	e006      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a886:	2310      	movs	r3, #16
 801a888:	e004      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a88a:	2310      	movs	r3, #16
 801a88c:	e002      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a88e:	2310      	movs	r3, #16
 801a890:	e000      	b.n	801a894 <Uart_Clear_DMA_RX+0x5f8>
 801a892:	2310      	movs	r3, #16
 801a894:	60d3      	str	r3, [r2, #12]
 801a896:	e1df      	b.n	801ac58 <Uart_Clear_DMA_RX+0x9bc>
 801a898:	4b46      	ldr	r3, [pc, #280]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a89a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a89e:	681b      	ldr	r3, [r3, #0]
 801a8a0:	461a      	mov	r2, r3
 801a8a2:	4b53      	ldr	r3, [pc, #332]	; (801a9f0 <Uart_Clear_DMA_RX+0x754>)
 801a8a4:	429a      	cmp	r2, r3
 801a8a6:	f240 80a5 	bls.w	801a9f4 <Uart_Clear_DMA_RX+0x758>
 801a8aa:	4a44      	ldr	r2, [pc, #272]	; (801a9bc <Uart_Clear_DMA_RX+0x720>)
 801a8ac:	4b41      	ldr	r3, [pc, #260]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a8b2:	681b      	ldr	r3, [r3, #0]
 801a8b4:	4619      	mov	r1, r3
 801a8b6:	4b42      	ldr	r3, [pc, #264]	; (801a9c0 <Uart_Clear_DMA_RX+0x724>)
 801a8b8:	4299      	cmp	r1, r3
 801a8ba:	d078      	beq.n	801a9ae <Uart_Clear_DMA_RX+0x712>
 801a8bc:	4b3d      	ldr	r3, [pc, #244]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a8c2:	681b      	ldr	r3, [r3, #0]
 801a8c4:	4619      	mov	r1, r3
 801a8c6:	4b3f      	ldr	r3, [pc, #252]	; (801a9c4 <Uart_Clear_DMA_RX+0x728>)
 801a8c8:	4299      	cmp	r1, r3
 801a8ca:	d06e      	beq.n	801a9aa <Uart_Clear_DMA_RX+0x70e>
 801a8cc:	4b39      	ldr	r3, [pc, #228]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a8d2:	681b      	ldr	r3, [r3, #0]
 801a8d4:	4619      	mov	r1, r3
 801a8d6:	4b3c      	ldr	r3, [pc, #240]	; (801a9c8 <Uart_Clear_DMA_RX+0x72c>)
 801a8d8:	4299      	cmp	r1, r3
 801a8da:	d064      	beq.n	801a9a6 <Uart_Clear_DMA_RX+0x70a>
 801a8dc:	4b35      	ldr	r3, [pc, #212]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a8e2:	681b      	ldr	r3, [r3, #0]
 801a8e4:	4619      	mov	r1, r3
 801a8e6:	4b39      	ldr	r3, [pc, #228]	; (801a9cc <Uart_Clear_DMA_RX+0x730>)
 801a8e8:	4299      	cmp	r1, r3
 801a8ea:	d05a      	beq.n	801a9a2 <Uart_Clear_DMA_RX+0x706>
 801a8ec:	4b31      	ldr	r3, [pc, #196]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a8f2:	681b      	ldr	r3, [r3, #0]
 801a8f4:	4619      	mov	r1, r3
 801a8f6:	4b36      	ldr	r3, [pc, #216]	; (801a9d0 <Uart_Clear_DMA_RX+0x734>)
 801a8f8:	4299      	cmp	r1, r3
 801a8fa:	d04f      	beq.n	801a99c <Uart_Clear_DMA_RX+0x700>
 801a8fc:	4b2d      	ldr	r3, [pc, #180]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a8fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a902:	681b      	ldr	r3, [r3, #0]
 801a904:	4619      	mov	r1, r3
 801a906:	4b33      	ldr	r3, [pc, #204]	; (801a9d4 <Uart_Clear_DMA_RX+0x738>)
 801a908:	4299      	cmp	r1, r3
 801a90a:	d044      	beq.n	801a996 <Uart_Clear_DMA_RX+0x6fa>
 801a90c:	4b29      	ldr	r3, [pc, #164]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a90e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a912:	681b      	ldr	r3, [r3, #0]
 801a914:	4619      	mov	r1, r3
 801a916:	4b30      	ldr	r3, [pc, #192]	; (801a9d8 <Uart_Clear_DMA_RX+0x73c>)
 801a918:	4299      	cmp	r1, r3
 801a91a:	d039      	beq.n	801a990 <Uart_Clear_DMA_RX+0x6f4>
 801a91c:	4b25      	ldr	r3, [pc, #148]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a91e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a922:	681b      	ldr	r3, [r3, #0]
 801a924:	4619      	mov	r1, r3
 801a926:	4b2d      	ldr	r3, [pc, #180]	; (801a9dc <Uart_Clear_DMA_RX+0x740>)
 801a928:	4299      	cmp	r1, r3
 801a92a:	d02e      	beq.n	801a98a <Uart_Clear_DMA_RX+0x6ee>
 801a92c:	4b21      	ldr	r3, [pc, #132]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a92e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a932:	681b      	ldr	r3, [r3, #0]
 801a934:	4619      	mov	r1, r3
 801a936:	4b2a      	ldr	r3, [pc, #168]	; (801a9e0 <Uart_Clear_DMA_RX+0x744>)
 801a938:	4299      	cmp	r1, r3
 801a93a:	d023      	beq.n	801a984 <Uart_Clear_DMA_RX+0x6e8>
 801a93c:	4b1d      	ldr	r3, [pc, #116]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a93e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a942:	681b      	ldr	r3, [r3, #0]
 801a944:	4619      	mov	r1, r3
 801a946:	4b27      	ldr	r3, [pc, #156]	; (801a9e4 <Uart_Clear_DMA_RX+0x748>)
 801a948:	4299      	cmp	r1, r3
 801a94a:	d018      	beq.n	801a97e <Uart_Clear_DMA_RX+0x6e2>
 801a94c:	4b19      	ldr	r3, [pc, #100]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a94e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a952:	681b      	ldr	r3, [r3, #0]
 801a954:	4619      	mov	r1, r3
 801a956:	4b24      	ldr	r3, [pc, #144]	; (801a9e8 <Uart_Clear_DMA_RX+0x74c>)
 801a958:	4299      	cmp	r1, r3
 801a95a:	d00d      	beq.n	801a978 <Uart_Clear_DMA_RX+0x6dc>
 801a95c:	4b15      	ldr	r3, [pc, #84]	; (801a9b4 <Uart_Clear_DMA_RX+0x718>)
 801a95e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a962:	681b      	ldr	r3, [r3, #0]
 801a964:	4619      	mov	r1, r3
 801a966:	4b21      	ldr	r3, [pc, #132]	; (801a9ec <Uart_Clear_DMA_RX+0x750>)
 801a968:	4299      	cmp	r1, r3
 801a96a:	d102      	bne.n	801a972 <Uart_Clear_DMA_RX+0x6d6>
 801a96c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a970:	e01e      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a972:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801a976:	e01b      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a978:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a97c:	e018      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a97e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a982:	e015      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a984:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801a988:	e012      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a98a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a98e:	e00f      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a990:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a994:	e00c      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a99a:	e009      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a99c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a9a0:	e006      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a9a2:	2310      	movs	r3, #16
 801a9a4:	e004      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a9a6:	2310      	movs	r3, #16
 801a9a8:	e002      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a9aa:	2310      	movs	r3, #16
 801a9ac:	e000      	b.n	801a9b0 <Uart_Clear_DMA_RX+0x714>
 801a9ae:	2310      	movs	r3, #16
 801a9b0:	6093      	str	r3, [r2, #8]
 801a9b2:	e151      	b.n	801ac58 <Uart_Clear_DMA_RX+0x9bc>
 801a9b4:	20032138 	.word	0x20032138
 801a9b8:	40026458 	.word	0x40026458
 801a9bc:	40026400 	.word	0x40026400
 801a9c0:	40026010 	.word	0x40026010
 801a9c4:	40026410 	.word	0x40026410
 801a9c8:	40026070 	.word	0x40026070
 801a9cc:	40026470 	.word	0x40026470
 801a9d0:	40026028 	.word	0x40026028
 801a9d4:	40026428 	.word	0x40026428
 801a9d8:	40026088 	.word	0x40026088
 801a9dc:	40026488 	.word	0x40026488
 801a9e0:	40026040 	.word	0x40026040
 801a9e4:	40026440 	.word	0x40026440
 801a9e8:	400260a0 	.word	0x400260a0
 801a9ec:	400264a0 	.word	0x400264a0
 801a9f0:	400260b8 	.word	0x400260b8
 801a9f4:	4b88      	ldr	r3, [pc, #544]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801a9f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801a9fa:	681b      	ldr	r3, [r3, #0]
 801a9fc:	461a      	mov	r2, r3
 801a9fe:	4b87      	ldr	r3, [pc, #540]	; (801ac1c <Uart_Clear_DMA_RX+0x980>)
 801aa00:	429a      	cmp	r2, r3
 801aa02:	f240 8085 	bls.w	801ab10 <Uart_Clear_DMA_RX+0x874>
 801aa06:	4a86      	ldr	r2, [pc, #536]	; (801ac20 <Uart_Clear_DMA_RX+0x984>)
 801aa08:	4b83      	ldr	r3, [pc, #524]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa0e:	681b      	ldr	r3, [r3, #0]
 801aa10:	4619      	mov	r1, r3
 801aa12:	4b84      	ldr	r3, [pc, #528]	; (801ac24 <Uart_Clear_DMA_RX+0x988>)
 801aa14:	4299      	cmp	r1, r3
 801aa16:	d078      	beq.n	801ab0a <Uart_Clear_DMA_RX+0x86e>
 801aa18:	4b7f      	ldr	r3, [pc, #508]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa1e:	681b      	ldr	r3, [r3, #0]
 801aa20:	4619      	mov	r1, r3
 801aa22:	4b81      	ldr	r3, [pc, #516]	; (801ac28 <Uart_Clear_DMA_RX+0x98c>)
 801aa24:	4299      	cmp	r1, r3
 801aa26:	d06e      	beq.n	801ab06 <Uart_Clear_DMA_RX+0x86a>
 801aa28:	4b7b      	ldr	r3, [pc, #492]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa2e:	681b      	ldr	r3, [r3, #0]
 801aa30:	4619      	mov	r1, r3
 801aa32:	4b7e      	ldr	r3, [pc, #504]	; (801ac2c <Uart_Clear_DMA_RX+0x990>)
 801aa34:	4299      	cmp	r1, r3
 801aa36:	d064      	beq.n	801ab02 <Uart_Clear_DMA_RX+0x866>
 801aa38:	4b77      	ldr	r3, [pc, #476]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa3e:	681b      	ldr	r3, [r3, #0]
 801aa40:	4619      	mov	r1, r3
 801aa42:	4b7b      	ldr	r3, [pc, #492]	; (801ac30 <Uart_Clear_DMA_RX+0x994>)
 801aa44:	4299      	cmp	r1, r3
 801aa46:	d05a      	beq.n	801aafe <Uart_Clear_DMA_RX+0x862>
 801aa48:	4b73      	ldr	r3, [pc, #460]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa4a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa4e:	681b      	ldr	r3, [r3, #0]
 801aa50:	4619      	mov	r1, r3
 801aa52:	4b78      	ldr	r3, [pc, #480]	; (801ac34 <Uart_Clear_DMA_RX+0x998>)
 801aa54:	4299      	cmp	r1, r3
 801aa56:	d04f      	beq.n	801aaf8 <Uart_Clear_DMA_RX+0x85c>
 801aa58:	4b6f      	ldr	r3, [pc, #444]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa5a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa5e:	681b      	ldr	r3, [r3, #0]
 801aa60:	4619      	mov	r1, r3
 801aa62:	4b75      	ldr	r3, [pc, #468]	; (801ac38 <Uart_Clear_DMA_RX+0x99c>)
 801aa64:	4299      	cmp	r1, r3
 801aa66:	d044      	beq.n	801aaf2 <Uart_Clear_DMA_RX+0x856>
 801aa68:	4b6b      	ldr	r3, [pc, #428]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa6a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa6e:	681b      	ldr	r3, [r3, #0]
 801aa70:	4619      	mov	r1, r3
 801aa72:	4b72      	ldr	r3, [pc, #456]	; (801ac3c <Uart_Clear_DMA_RX+0x9a0>)
 801aa74:	4299      	cmp	r1, r3
 801aa76:	d039      	beq.n	801aaec <Uart_Clear_DMA_RX+0x850>
 801aa78:	4b67      	ldr	r3, [pc, #412]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa7a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa7e:	681b      	ldr	r3, [r3, #0]
 801aa80:	4619      	mov	r1, r3
 801aa82:	4b6f      	ldr	r3, [pc, #444]	; (801ac40 <Uart_Clear_DMA_RX+0x9a4>)
 801aa84:	4299      	cmp	r1, r3
 801aa86:	d02e      	beq.n	801aae6 <Uart_Clear_DMA_RX+0x84a>
 801aa88:	4b63      	ldr	r3, [pc, #396]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa8a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa8e:	681b      	ldr	r3, [r3, #0]
 801aa90:	4619      	mov	r1, r3
 801aa92:	4b6c      	ldr	r3, [pc, #432]	; (801ac44 <Uart_Clear_DMA_RX+0x9a8>)
 801aa94:	4299      	cmp	r1, r3
 801aa96:	d023      	beq.n	801aae0 <Uart_Clear_DMA_RX+0x844>
 801aa98:	4b5f      	ldr	r3, [pc, #380]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aa9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aa9e:	681b      	ldr	r3, [r3, #0]
 801aaa0:	4619      	mov	r1, r3
 801aaa2:	4b69      	ldr	r3, [pc, #420]	; (801ac48 <Uart_Clear_DMA_RX+0x9ac>)
 801aaa4:	4299      	cmp	r1, r3
 801aaa6:	d018      	beq.n	801aada <Uart_Clear_DMA_RX+0x83e>
 801aaa8:	4b5b      	ldr	r3, [pc, #364]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aaaa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aaae:	681b      	ldr	r3, [r3, #0]
 801aab0:	4619      	mov	r1, r3
 801aab2:	4b66      	ldr	r3, [pc, #408]	; (801ac4c <Uart_Clear_DMA_RX+0x9b0>)
 801aab4:	4299      	cmp	r1, r3
 801aab6:	d00d      	beq.n	801aad4 <Uart_Clear_DMA_RX+0x838>
 801aab8:	4b57      	ldr	r3, [pc, #348]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aaba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aabe:	681b      	ldr	r3, [r3, #0]
 801aac0:	4619      	mov	r1, r3
 801aac2:	4b63      	ldr	r3, [pc, #396]	; (801ac50 <Uart_Clear_DMA_RX+0x9b4>)
 801aac4:	4299      	cmp	r1, r3
 801aac6:	d102      	bne.n	801aace <Uart_Clear_DMA_RX+0x832>
 801aac8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801aacc:	e01e      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aace:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801aad2:	e01b      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aad4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801aad8:	e018      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aada:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801aade:	e015      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aae0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801aae4:	e012      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aae6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aaea:	e00f      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aaec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aaf0:	e00c      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aaf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aaf6:	e009      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aaf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aafc:	e006      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801aafe:	2310      	movs	r3, #16
 801ab00:	e004      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801ab02:	2310      	movs	r3, #16
 801ab04:	e002      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801ab06:	2310      	movs	r3, #16
 801ab08:	e000      	b.n	801ab0c <Uart_Clear_DMA_RX+0x870>
 801ab0a:	2310      	movs	r3, #16
 801ab0c:	60d3      	str	r3, [r2, #12]
 801ab0e:	e0a3      	b.n	801ac58 <Uart_Clear_DMA_RX+0x9bc>
 801ab10:	4a43      	ldr	r2, [pc, #268]	; (801ac20 <Uart_Clear_DMA_RX+0x984>)
 801ab12:	4b41      	ldr	r3, [pc, #260]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab14:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab18:	681b      	ldr	r3, [r3, #0]
 801ab1a:	4619      	mov	r1, r3
 801ab1c:	4b41      	ldr	r3, [pc, #260]	; (801ac24 <Uart_Clear_DMA_RX+0x988>)
 801ab1e:	4299      	cmp	r1, r3
 801ab20:	f000 8098 	beq.w	801ac54 <Uart_Clear_DMA_RX+0x9b8>
 801ab24:	4b3c      	ldr	r3, [pc, #240]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab26:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab2a:	681b      	ldr	r3, [r3, #0]
 801ab2c:	4619      	mov	r1, r3
 801ab2e:	4b3e      	ldr	r3, [pc, #248]	; (801ac28 <Uart_Clear_DMA_RX+0x98c>)
 801ab30:	4299      	cmp	r1, r3
 801ab32:	d06e      	beq.n	801ac12 <Uart_Clear_DMA_RX+0x976>
 801ab34:	4b38      	ldr	r3, [pc, #224]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab36:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab3a:	681b      	ldr	r3, [r3, #0]
 801ab3c:	4619      	mov	r1, r3
 801ab3e:	4b3b      	ldr	r3, [pc, #236]	; (801ac2c <Uart_Clear_DMA_RX+0x990>)
 801ab40:	4299      	cmp	r1, r3
 801ab42:	d064      	beq.n	801ac0e <Uart_Clear_DMA_RX+0x972>
 801ab44:	4b34      	ldr	r3, [pc, #208]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab46:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab4a:	681b      	ldr	r3, [r3, #0]
 801ab4c:	4619      	mov	r1, r3
 801ab4e:	4b38      	ldr	r3, [pc, #224]	; (801ac30 <Uart_Clear_DMA_RX+0x994>)
 801ab50:	4299      	cmp	r1, r3
 801ab52:	d05a      	beq.n	801ac0a <Uart_Clear_DMA_RX+0x96e>
 801ab54:	4b30      	ldr	r3, [pc, #192]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab56:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab5a:	681b      	ldr	r3, [r3, #0]
 801ab5c:	4619      	mov	r1, r3
 801ab5e:	4b35      	ldr	r3, [pc, #212]	; (801ac34 <Uart_Clear_DMA_RX+0x998>)
 801ab60:	4299      	cmp	r1, r3
 801ab62:	d04f      	beq.n	801ac04 <Uart_Clear_DMA_RX+0x968>
 801ab64:	4b2c      	ldr	r3, [pc, #176]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab66:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab6a:	681b      	ldr	r3, [r3, #0]
 801ab6c:	4619      	mov	r1, r3
 801ab6e:	4b32      	ldr	r3, [pc, #200]	; (801ac38 <Uart_Clear_DMA_RX+0x99c>)
 801ab70:	4299      	cmp	r1, r3
 801ab72:	d044      	beq.n	801abfe <Uart_Clear_DMA_RX+0x962>
 801ab74:	4b28      	ldr	r3, [pc, #160]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab76:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab7a:	681b      	ldr	r3, [r3, #0]
 801ab7c:	4619      	mov	r1, r3
 801ab7e:	4b2f      	ldr	r3, [pc, #188]	; (801ac3c <Uart_Clear_DMA_RX+0x9a0>)
 801ab80:	4299      	cmp	r1, r3
 801ab82:	d039      	beq.n	801abf8 <Uart_Clear_DMA_RX+0x95c>
 801ab84:	4b24      	ldr	r3, [pc, #144]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab86:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab8a:	681b      	ldr	r3, [r3, #0]
 801ab8c:	4619      	mov	r1, r3
 801ab8e:	4b2c      	ldr	r3, [pc, #176]	; (801ac40 <Uart_Clear_DMA_RX+0x9a4>)
 801ab90:	4299      	cmp	r1, r3
 801ab92:	d02e      	beq.n	801abf2 <Uart_Clear_DMA_RX+0x956>
 801ab94:	4b20      	ldr	r3, [pc, #128]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801ab96:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ab9a:	681b      	ldr	r3, [r3, #0]
 801ab9c:	4619      	mov	r1, r3
 801ab9e:	4b29      	ldr	r3, [pc, #164]	; (801ac44 <Uart_Clear_DMA_RX+0x9a8>)
 801aba0:	4299      	cmp	r1, r3
 801aba2:	d023      	beq.n	801abec <Uart_Clear_DMA_RX+0x950>
 801aba4:	4b1c      	ldr	r3, [pc, #112]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801aba6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801abaa:	681b      	ldr	r3, [r3, #0]
 801abac:	4619      	mov	r1, r3
 801abae:	4b26      	ldr	r3, [pc, #152]	; (801ac48 <Uart_Clear_DMA_RX+0x9ac>)
 801abb0:	4299      	cmp	r1, r3
 801abb2:	d018      	beq.n	801abe6 <Uart_Clear_DMA_RX+0x94a>
 801abb4:	4b18      	ldr	r3, [pc, #96]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801abb6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801abba:	681b      	ldr	r3, [r3, #0]
 801abbc:	4619      	mov	r1, r3
 801abbe:	4b23      	ldr	r3, [pc, #140]	; (801ac4c <Uart_Clear_DMA_RX+0x9b0>)
 801abc0:	4299      	cmp	r1, r3
 801abc2:	d00d      	beq.n	801abe0 <Uart_Clear_DMA_RX+0x944>
 801abc4:	4b14      	ldr	r3, [pc, #80]	; (801ac18 <Uart_Clear_DMA_RX+0x97c>)
 801abc6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801abca:	681b      	ldr	r3, [r3, #0]
 801abcc:	4619      	mov	r1, r3
 801abce:	4b20      	ldr	r3, [pc, #128]	; (801ac50 <Uart_Clear_DMA_RX+0x9b4>)
 801abd0:	4299      	cmp	r1, r3
 801abd2:	d102      	bne.n	801abda <Uart_Clear_DMA_RX+0x93e>
 801abd4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801abd8:	e03d      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abda:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801abde:	e03a      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abe0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801abe4:	e037      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abe6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801abea:	e034      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801abf0:	e031      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801abf6:	e02e      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801abfc:	e02b      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801abfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ac02:	e028      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801ac04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ac08:	e025      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801ac0a:	2310      	movs	r3, #16
 801ac0c:	e023      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801ac0e:	2310      	movs	r3, #16
 801ac10:	e021      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801ac12:	2310      	movs	r3, #16
 801ac14:	e01f      	b.n	801ac56 <Uart_Clear_DMA_RX+0x9ba>
 801ac16:	bf00      	nop
 801ac18:	20032138 	.word	0x20032138
 801ac1c:	40026058 	.word	0x40026058
 801ac20:	40026000 	.word	0x40026000
 801ac24:	40026010 	.word	0x40026010
 801ac28:	40026410 	.word	0x40026410
 801ac2c:	40026070 	.word	0x40026070
 801ac30:	40026470 	.word	0x40026470
 801ac34:	40026028 	.word	0x40026028
 801ac38:	40026428 	.word	0x40026428
 801ac3c:	40026088 	.word	0x40026088
 801ac40:	40026488 	.word	0x40026488
 801ac44:	40026040 	.word	0x40026040
 801ac48:	40026440 	.word	0x40026440
 801ac4c:	400260a0 	.word	0x400260a0
 801ac50:	400264a0 	.word	0x400264a0
 801ac54:	2310      	movs	r3, #16
 801ac56:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 801ac58:	4b8d      	ldr	r3, [pc, #564]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ac5a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ac5e:	681b      	ldr	r3, [r3, #0]
 801ac60:	461a      	mov	r2, r3
 801ac62:	4b8c      	ldr	r3, [pc, #560]	; (801ae94 <Uart_Clear_DMA_RX+0xbf8>)
 801ac64:	429a      	cmp	r2, r3
 801ac66:	f240 8085 	bls.w	801ad74 <Uart_Clear_DMA_RX+0xad8>
 801ac6a:	4a8b      	ldr	r2, [pc, #556]	; (801ae98 <Uart_Clear_DMA_RX+0xbfc>)
 801ac6c:	4b88      	ldr	r3, [pc, #544]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ac6e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ac72:	681b      	ldr	r3, [r3, #0]
 801ac74:	4619      	mov	r1, r3
 801ac76:	4b89      	ldr	r3, [pc, #548]	; (801ae9c <Uart_Clear_DMA_RX+0xc00>)
 801ac78:	4299      	cmp	r1, r3
 801ac7a:	d078      	beq.n	801ad6e <Uart_Clear_DMA_RX+0xad2>
 801ac7c:	4b84      	ldr	r3, [pc, #528]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ac7e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ac82:	681b      	ldr	r3, [r3, #0]
 801ac84:	4619      	mov	r1, r3
 801ac86:	4b86      	ldr	r3, [pc, #536]	; (801aea0 <Uart_Clear_DMA_RX+0xc04>)
 801ac88:	4299      	cmp	r1, r3
 801ac8a:	d06e      	beq.n	801ad6a <Uart_Clear_DMA_RX+0xace>
 801ac8c:	4b80      	ldr	r3, [pc, #512]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ac8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ac92:	681b      	ldr	r3, [r3, #0]
 801ac94:	4619      	mov	r1, r3
 801ac96:	4b83      	ldr	r3, [pc, #524]	; (801aea4 <Uart_Clear_DMA_RX+0xc08>)
 801ac98:	4299      	cmp	r1, r3
 801ac9a:	d064      	beq.n	801ad66 <Uart_Clear_DMA_RX+0xaca>
 801ac9c:	4b7c      	ldr	r3, [pc, #496]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ac9e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aca2:	681b      	ldr	r3, [r3, #0]
 801aca4:	4619      	mov	r1, r3
 801aca6:	4b80      	ldr	r3, [pc, #512]	; (801aea8 <Uart_Clear_DMA_RX+0xc0c>)
 801aca8:	4299      	cmp	r1, r3
 801acaa:	d05a      	beq.n	801ad62 <Uart_Clear_DMA_RX+0xac6>
 801acac:	4b78      	ldr	r3, [pc, #480]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801acb2:	681b      	ldr	r3, [r3, #0]
 801acb4:	4619      	mov	r1, r3
 801acb6:	4b7d      	ldr	r3, [pc, #500]	; (801aeac <Uart_Clear_DMA_RX+0xc10>)
 801acb8:	4299      	cmp	r1, r3
 801acba:	d04f      	beq.n	801ad5c <Uart_Clear_DMA_RX+0xac0>
 801acbc:	4b74      	ldr	r3, [pc, #464]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acbe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801acc2:	681b      	ldr	r3, [r3, #0]
 801acc4:	4619      	mov	r1, r3
 801acc6:	4b7a      	ldr	r3, [pc, #488]	; (801aeb0 <Uart_Clear_DMA_RX+0xc14>)
 801acc8:	4299      	cmp	r1, r3
 801acca:	d044      	beq.n	801ad56 <Uart_Clear_DMA_RX+0xaba>
 801accc:	4b70      	ldr	r3, [pc, #448]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801acd2:	681b      	ldr	r3, [r3, #0]
 801acd4:	4619      	mov	r1, r3
 801acd6:	4b77      	ldr	r3, [pc, #476]	; (801aeb4 <Uart_Clear_DMA_RX+0xc18>)
 801acd8:	4299      	cmp	r1, r3
 801acda:	d039      	beq.n	801ad50 <Uart_Clear_DMA_RX+0xab4>
 801acdc:	4b6c      	ldr	r3, [pc, #432]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acde:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ace2:	681b      	ldr	r3, [r3, #0]
 801ace4:	4619      	mov	r1, r3
 801ace6:	4b74      	ldr	r3, [pc, #464]	; (801aeb8 <Uart_Clear_DMA_RX+0xc1c>)
 801ace8:	4299      	cmp	r1, r3
 801acea:	d02e      	beq.n	801ad4a <Uart_Clear_DMA_RX+0xaae>
 801acec:	4b68      	ldr	r3, [pc, #416]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801acf2:	681b      	ldr	r3, [r3, #0]
 801acf4:	4619      	mov	r1, r3
 801acf6:	4b71      	ldr	r3, [pc, #452]	; (801aebc <Uart_Clear_DMA_RX+0xc20>)
 801acf8:	4299      	cmp	r1, r3
 801acfa:	d023      	beq.n	801ad44 <Uart_Clear_DMA_RX+0xaa8>
 801acfc:	4b64      	ldr	r3, [pc, #400]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801acfe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	4619      	mov	r1, r3
 801ad06:	4b6e      	ldr	r3, [pc, #440]	; (801aec0 <Uart_Clear_DMA_RX+0xc24>)
 801ad08:	4299      	cmp	r1, r3
 801ad0a:	d018      	beq.n	801ad3e <Uart_Clear_DMA_RX+0xaa2>
 801ad0c:	4b60      	ldr	r3, [pc, #384]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ad0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad12:	681b      	ldr	r3, [r3, #0]
 801ad14:	4619      	mov	r1, r3
 801ad16:	4b6b      	ldr	r3, [pc, #428]	; (801aec4 <Uart_Clear_DMA_RX+0xc28>)
 801ad18:	4299      	cmp	r1, r3
 801ad1a:	d00d      	beq.n	801ad38 <Uart_Clear_DMA_RX+0xa9c>
 801ad1c:	4b5c      	ldr	r3, [pc, #368]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ad1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad22:	681b      	ldr	r3, [r3, #0]
 801ad24:	4619      	mov	r1, r3
 801ad26:	4b68      	ldr	r3, [pc, #416]	; (801aec8 <Uart_Clear_DMA_RX+0xc2c>)
 801ad28:	4299      	cmp	r1, r3
 801ad2a:	d102      	bne.n	801ad32 <Uart_Clear_DMA_RX+0xa96>
 801ad2c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ad30:	e01e      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801ad36:	e01b      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ad3c:	e018      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ad42:	e015      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad44:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ad48:	e012      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ad4e:	e00f      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad50:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ad54:	e00c      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad56:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ad5a:	e009      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ad60:	e006      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad62:	2308      	movs	r3, #8
 801ad64:	e004      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad66:	2308      	movs	r3, #8
 801ad68:	e002      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad6a:	2308      	movs	r3, #8
 801ad6c:	e000      	b.n	801ad70 <Uart_Clear_DMA_RX+0xad4>
 801ad6e:	2308      	movs	r3, #8
 801ad70:	60d3      	str	r3, [r2, #12]
 801ad72:	e1bf      	b.n	801b0f4 <Uart_Clear_DMA_RX+0xe58>
 801ad74:	4b46      	ldr	r3, [pc, #280]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ad76:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad7a:	681b      	ldr	r3, [r3, #0]
 801ad7c:	461a      	mov	r2, r3
 801ad7e:	4b53      	ldr	r3, [pc, #332]	; (801aecc <Uart_Clear_DMA_RX+0xc30>)
 801ad80:	429a      	cmp	r2, r3
 801ad82:	f240 80a5 	bls.w	801aed0 <Uart_Clear_DMA_RX+0xc34>
 801ad86:	4a44      	ldr	r2, [pc, #272]	; (801ae98 <Uart_Clear_DMA_RX+0xbfc>)
 801ad88:	4b41      	ldr	r3, [pc, #260]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ad8a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad8e:	681b      	ldr	r3, [r3, #0]
 801ad90:	4619      	mov	r1, r3
 801ad92:	4b42      	ldr	r3, [pc, #264]	; (801ae9c <Uart_Clear_DMA_RX+0xc00>)
 801ad94:	4299      	cmp	r1, r3
 801ad96:	d078      	beq.n	801ae8a <Uart_Clear_DMA_RX+0xbee>
 801ad98:	4b3d      	ldr	r3, [pc, #244]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ad9a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ad9e:	681b      	ldr	r3, [r3, #0]
 801ada0:	4619      	mov	r1, r3
 801ada2:	4b3f      	ldr	r3, [pc, #252]	; (801aea0 <Uart_Clear_DMA_RX+0xc04>)
 801ada4:	4299      	cmp	r1, r3
 801ada6:	d06e      	beq.n	801ae86 <Uart_Clear_DMA_RX+0xbea>
 801ada8:	4b39      	ldr	r3, [pc, #228]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adaa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adae:	681b      	ldr	r3, [r3, #0]
 801adb0:	4619      	mov	r1, r3
 801adb2:	4b3c      	ldr	r3, [pc, #240]	; (801aea4 <Uart_Clear_DMA_RX+0xc08>)
 801adb4:	4299      	cmp	r1, r3
 801adb6:	d064      	beq.n	801ae82 <Uart_Clear_DMA_RX+0xbe6>
 801adb8:	4b35      	ldr	r3, [pc, #212]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adbe:	681b      	ldr	r3, [r3, #0]
 801adc0:	4619      	mov	r1, r3
 801adc2:	4b39      	ldr	r3, [pc, #228]	; (801aea8 <Uart_Clear_DMA_RX+0xc0c>)
 801adc4:	4299      	cmp	r1, r3
 801adc6:	d05a      	beq.n	801ae7e <Uart_Clear_DMA_RX+0xbe2>
 801adc8:	4b31      	ldr	r3, [pc, #196]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adce:	681b      	ldr	r3, [r3, #0]
 801add0:	4619      	mov	r1, r3
 801add2:	4b36      	ldr	r3, [pc, #216]	; (801aeac <Uart_Clear_DMA_RX+0xc10>)
 801add4:	4299      	cmp	r1, r3
 801add6:	d04f      	beq.n	801ae78 <Uart_Clear_DMA_RX+0xbdc>
 801add8:	4b2d      	ldr	r3, [pc, #180]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adda:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adde:	681b      	ldr	r3, [r3, #0]
 801ade0:	4619      	mov	r1, r3
 801ade2:	4b33      	ldr	r3, [pc, #204]	; (801aeb0 <Uart_Clear_DMA_RX+0xc14>)
 801ade4:	4299      	cmp	r1, r3
 801ade6:	d044      	beq.n	801ae72 <Uart_Clear_DMA_RX+0xbd6>
 801ade8:	4b29      	ldr	r3, [pc, #164]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adee:	681b      	ldr	r3, [r3, #0]
 801adf0:	4619      	mov	r1, r3
 801adf2:	4b30      	ldr	r3, [pc, #192]	; (801aeb4 <Uart_Clear_DMA_RX+0xc18>)
 801adf4:	4299      	cmp	r1, r3
 801adf6:	d039      	beq.n	801ae6c <Uart_Clear_DMA_RX+0xbd0>
 801adf8:	4b25      	ldr	r3, [pc, #148]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801adfa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801adfe:	681b      	ldr	r3, [r3, #0]
 801ae00:	4619      	mov	r1, r3
 801ae02:	4b2d      	ldr	r3, [pc, #180]	; (801aeb8 <Uart_Clear_DMA_RX+0xc1c>)
 801ae04:	4299      	cmp	r1, r3
 801ae06:	d02e      	beq.n	801ae66 <Uart_Clear_DMA_RX+0xbca>
 801ae08:	4b21      	ldr	r3, [pc, #132]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ae0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ae0e:	681b      	ldr	r3, [r3, #0]
 801ae10:	4619      	mov	r1, r3
 801ae12:	4b2a      	ldr	r3, [pc, #168]	; (801aebc <Uart_Clear_DMA_RX+0xc20>)
 801ae14:	4299      	cmp	r1, r3
 801ae16:	d023      	beq.n	801ae60 <Uart_Clear_DMA_RX+0xbc4>
 801ae18:	4b1d      	ldr	r3, [pc, #116]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ae1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ae1e:	681b      	ldr	r3, [r3, #0]
 801ae20:	4619      	mov	r1, r3
 801ae22:	4b27      	ldr	r3, [pc, #156]	; (801aec0 <Uart_Clear_DMA_RX+0xc24>)
 801ae24:	4299      	cmp	r1, r3
 801ae26:	d018      	beq.n	801ae5a <Uart_Clear_DMA_RX+0xbbe>
 801ae28:	4b19      	ldr	r3, [pc, #100]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ae2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ae2e:	681b      	ldr	r3, [r3, #0]
 801ae30:	4619      	mov	r1, r3
 801ae32:	4b24      	ldr	r3, [pc, #144]	; (801aec4 <Uart_Clear_DMA_RX+0xc28>)
 801ae34:	4299      	cmp	r1, r3
 801ae36:	d00d      	beq.n	801ae54 <Uart_Clear_DMA_RX+0xbb8>
 801ae38:	4b15      	ldr	r3, [pc, #84]	; (801ae90 <Uart_Clear_DMA_RX+0xbf4>)
 801ae3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801ae3e:	681b      	ldr	r3, [r3, #0]
 801ae40:	4619      	mov	r1, r3
 801ae42:	4b21      	ldr	r3, [pc, #132]	; (801aec8 <Uart_Clear_DMA_RX+0xc2c>)
 801ae44:	4299      	cmp	r1, r3
 801ae46:	d102      	bne.n	801ae4e <Uart_Clear_DMA_RX+0xbb2>
 801ae48:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ae4c:	e01e      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801ae52:	e01b      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae54:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ae58:	e018      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae5a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ae5e:	e015      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801ae64:	e012      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae66:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ae6a:	e00f      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ae70:	e00c      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae72:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ae76:	e009      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae78:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ae7c:	e006      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae7e:	2308      	movs	r3, #8
 801ae80:	e004      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae82:	2308      	movs	r3, #8
 801ae84:	e002      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae86:	2308      	movs	r3, #8
 801ae88:	e000      	b.n	801ae8c <Uart_Clear_DMA_RX+0xbf0>
 801ae8a:	2308      	movs	r3, #8
 801ae8c:	6093      	str	r3, [r2, #8]
 801ae8e:	e131      	b.n	801b0f4 <Uart_Clear_DMA_RX+0xe58>
 801ae90:	20032138 	.word	0x20032138
 801ae94:	40026458 	.word	0x40026458
 801ae98:	40026400 	.word	0x40026400
 801ae9c:	40026010 	.word	0x40026010
 801aea0:	40026410 	.word	0x40026410
 801aea4:	40026070 	.word	0x40026070
 801aea8:	40026470 	.word	0x40026470
 801aeac:	40026028 	.word	0x40026028
 801aeb0:	40026428 	.word	0x40026428
 801aeb4:	40026088 	.word	0x40026088
 801aeb8:	40026488 	.word	0x40026488
 801aebc:	40026040 	.word	0x40026040
 801aec0:	40026440 	.word	0x40026440
 801aec4:	400260a0 	.word	0x400260a0
 801aec8:	400264a0 	.word	0x400264a0
 801aecc:	400260b8 	.word	0x400260b8
 801aed0:	4b96      	ldr	r3, [pc, #600]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801aed2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aed6:	681b      	ldr	r3, [r3, #0]
 801aed8:	461a      	mov	r2, r3
 801aeda:	4b95      	ldr	r3, [pc, #596]	; (801b130 <Uart_Clear_DMA_RX+0xe94>)
 801aedc:	429a      	cmp	r2, r3
 801aede:	f240 8085 	bls.w	801afec <Uart_Clear_DMA_RX+0xd50>
 801aee2:	4a94      	ldr	r2, [pc, #592]	; (801b134 <Uart_Clear_DMA_RX+0xe98>)
 801aee4:	4b91      	ldr	r3, [pc, #580]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801aee6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aeea:	681b      	ldr	r3, [r3, #0]
 801aeec:	4619      	mov	r1, r3
 801aeee:	4b92      	ldr	r3, [pc, #584]	; (801b138 <Uart_Clear_DMA_RX+0xe9c>)
 801aef0:	4299      	cmp	r1, r3
 801aef2:	d078      	beq.n	801afe6 <Uart_Clear_DMA_RX+0xd4a>
 801aef4:	4b8d      	ldr	r3, [pc, #564]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801aef6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aefa:	681b      	ldr	r3, [r3, #0]
 801aefc:	4619      	mov	r1, r3
 801aefe:	4b8f      	ldr	r3, [pc, #572]	; (801b13c <Uart_Clear_DMA_RX+0xea0>)
 801af00:	4299      	cmp	r1, r3
 801af02:	d06e      	beq.n	801afe2 <Uart_Clear_DMA_RX+0xd46>
 801af04:	4b89      	ldr	r3, [pc, #548]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af06:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af0a:	681b      	ldr	r3, [r3, #0]
 801af0c:	4619      	mov	r1, r3
 801af0e:	4b8c      	ldr	r3, [pc, #560]	; (801b140 <Uart_Clear_DMA_RX+0xea4>)
 801af10:	4299      	cmp	r1, r3
 801af12:	d064      	beq.n	801afde <Uart_Clear_DMA_RX+0xd42>
 801af14:	4b85      	ldr	r3, [pc, #532]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af16:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af1a:	681b      	ldr	r3, [r3, #0]
 801af1c:	4619      	mov	r1, r3
 801af1e:	4b89      	ldr	r3, [pc, #548]	; (801b144 <Uart_Clear_DMA_RX+0xea8>)
 801af20:	4299      	cmp	r1, r3
 801af22:	d05a      	beq.n	801afda <Uart_Clear_DMA_RX+0xd3e>
 801af24:	4b81      	ldr	r3, [pc, #516]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af26:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af2a:	681b      	ldr	r3, [r3, #0]
 801af2c:	4619      	mov	r1, r3
 801af2e:	4b86      	ldr	r3, [pc, #536]	; (801b148 <Uart_Clear_DMA_RX+0xeac>)
 801af30:	4299      	cmp	r1, r3
 801af32:	d04f      	beq.n	801afd4 <Uart_Clear_DMA_RX+0xd38>
 801af34:	4b7d      	ldr	r3, [pc, #500]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af36:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af3a:	681b      	ldr	r3, [r3, #0]
 801af3c:	4619      	mov	r1, r3
 801af3e:	4b83      	ldr	r3, [pc, #524]	; (801b14c <Uart_Clear_DMA_RX+0xeb0>)
 801af40:	4299      	cmp	r1, r3
 801af42:	d044      	beq.n	801afce <Uart_Clear_DMA_RX+0xd32>
 801af44:	4b79      	ldr	r3, [pc, #484]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af46:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af4a:	681b      	ldr	r3, [r3, #0]
 801af4c:	4619      	mov	r1, r3
 801af4e:	4b80      	ldr	r3, [pc, #512]	; (801b150 <Uart_Clear_DMA_RX+0xeb4>)
 801af50:	4299      	cmp	r1, r3
 801af52:	d039      	beq.n	801afc8 <Uart_Clear_DMA_RX+0xd2c>
 801af54:	4b75      	ldr	r3, [pc, #468]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af56:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af5a:	681b      	ldr	r3, [r3, #0]
 801af5c:	4619      	mov	r1, r3
 801af5e:	4b7d      	ldr	r3, [pc, #500]	; (801b154 <Uart_Clear_DMA_RX+0xeb8>)
 801af60:	4299      	cmp	r1, r3
 801af62:	d02e      	beq.n	801afc2 <Uart_Clear_DMA_RX+0xd26>
 801af64:	4b71      	ldr	r3, [pc, #452]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af66:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af6a:	681b      	ldr	r3, [r3, #0]
 801af6c:	4619      	mov	r1, r3
 801af6e:	4b7a      	ldr	r3, [pc, #488]	; (801b158 <Uart_Clear_DMA_RX+0xebc>)
 801af70:	4299      	cmp	r1, r3
 801af72:	d023      	beq.n	801afbc <Uart_Clear_DMA_RX+0xd20>
 801af74:	4b6d      	ldr	r3, [pc, #436]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af76:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af7a:	681b      	ldr	r3, [r3, #0]
 801af7c:	4619      	mov	r1, r3
 801af7e:	4b77      	ldr	r3, [pc, #476]	; (801b15c <Uart_Clear_DMA_RX+0xec0>)
 801af80:	4299      	cmp	r1, r3
 801af82:	d018      	beq.n	801afb6 <Uart_Clear_DMA_RX+0xd1a>
 801af84:	4b69      	ldr	r3, [pc, #420]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af86:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af8a:	681b      	ldr	r3, [r3, #0]
 801af8c:	4619      	mov	r1, r3
 801af8e:	4b74      	ldr	r3, [pc, #464]	; (801b160 <Uart_Clear_DMA_RX+0xec4>)
 801af90:	4299      	cmp	r1, r3
 801af92:	d00d      	beq.n	801afb0 <Uart_Clear_DMA_RX+0xd14>
 801af94:	4b65      	ldr	r3, [pc, #404]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801af96:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801af9a:	681b      	ldr	r3, [r3, #0]
 801af9c:	4619      	mov	r1, r3
 801af9e:	4b71      	ldr	r3, [pc, #452]	; (801b164 <Uart_Clear_DMA_RX+0xec8>)
 801afa0:	4299      	cmp	r1, r3
 801afa2:	d102      	bne.n	801afaa <Uart_Clear_DMA_RX+0xd0e>
 801afa4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801afa8:	e01e      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afaa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801afae:	e01b      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afb0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801afb4:	e018      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afb6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801afba:	e015      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afbc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801afc0:	e012      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 801afc6:	e00f      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 801afcc:	e00c      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afce:	f44f 7300 	mov.w	r3, #512	; 0x200
 801afd2:	e009      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 801afd8:	e006      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afda:	2308      	movs	r3, #8
 801afdc:	e004      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afde:	2308      	movs	r3, #8
 801afe0:	e002      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afe2:	2308      	movs	r3, #8
 801afe4:	e000      	b.n	801afe8 <Uart_Clear_DMA_RX+0xd4c>
 801afe6:	2308      	movs	r3, #8
 801afe8:	60d3      	str	r3, [r2, #12]
 801afea:	e083      	b.n	801b0f4 <Uart_Clear_DMA_RX+0xe58>
 801afec:	4a51      	ldr	r2, [pc, #324]	; (801b134 <Uart_Clear_DMA_RX+0xe98>)
 801afee:	4b4f      	ldr	r3, [pc, #316]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801aff0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801aff4:	681b      	ldr	r3, [r3, #0]
 801aff6:	4619      	mov	r1, r3
 801aff8:	4b4f      	ldr	r3, [pc, #316]	; (801b138 <Uart_Clear_DMA_RX+0xe9c>)
 801affa:	4299      	cmp	r1, r3
 801affc:	d078      	beq.n	801b0f0 <Uart_Clear_DMA_RX+0xe54>
 801affe:	4b4b      	ldr	r3, [pc, #300]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b000:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b004:	681b      	ldr	r3, [r3, #0]
 801b006:	4619      	mov	r1, r3
 801b008:	4b4c      	ldr	r3, [pc, #304]	; (801b13c <Uart_Clear_DMA_RX+0xea0>)
 801b00a:	4299      	cmp	r1, r3
 801b00c:	d06e      	beq.n	801b0ec <Uart_Clear_DMA_RX+0xe50>
 801b00e:	4b47      	ldr	r3, [pc, #284]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b010:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	4619      	mov	r1, r3
 801b018:	4b49      	ldr	r3, [pc, #292]	; (801b140 <Uart_Clear_DMA_RX+0xea4>)
 801b01a:	4299      	cmp	r1, r3
 801b01c:	d064      	beq.n	801b0e8 <Uart_Clear_DMA_RX+0xe4c>
 801b01e:	4b43      	ldr	r3, [pc, #268]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b020:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b024:	681b      	ldr	r3, [r3, #0]
 801b026:	4619      	mov	r1, r3
 801b028:	4b46      	ldr	r3, [pc, #280]	; (801b144 <Uart_Clear_DMA_RX+0xea8>)
 801b02a:	4299      	cmp	r1, r3
 801b02c:	d05a      	beq.n	801b0e4 <Uart_Clear_DMA_RX+0xe48>
 801b02e:	4b3f      	ldr	r3, [pc, #252]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b030:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b034:	681b      	ldr	r3, [r3, #0]
 801b036:	4619      	mov	r1, r3
 801b038:	4b43      	ldr	r3, [pc, #268]	; (801b148 <Uart_Clear_DMA_RX+0xeac>)
 801b03a:	4299      	cmp	r1, r3
 801b03c:	d04f      	beq.n	801b0de <Uart_Clear_DMA_RX+0xe42>
 801b03e:	4b3b      	ldr	r3, [pc, #236]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b040:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b044:	681b      	ldr	r3, [r3, #0]
 801b046:	4619      	mov	r1, r3
 801b048:	4b40      	ldr	r3, [pc, #256]	; (801b14c <Uart_Clear_DMA_RX+0xeb0>)
 801b04a:	4299      	cmp	r1, r3
 801b04c:	d044      	beq.n	801b0d8 <Uart_Clear_DMA_RX+0xe3c>
 801b04e:	4b37      	ldr	r3, [pc, #220]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b050:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b054:	681b      	ldr	r3, [r3, #0]
 801b056:	4619      	mov	r1, r3
 801b058:	4b3d      	ldr	r3, [pc, #244]	; (801b150 <Uart_Clear_DMA_RX+0xeb4>)
 801b05a:	4299      	cmp	r1, r3
 801b05c:	d039      	beq.n	801b0d2 <Uart_Clear_DMA_RX+0xe36>
 801b05e:	4b33      	ldr	r3, [pc, #204]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b060:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b064:	681b      	ldr	r3, [r3, #0]
 801b066:	4619      	mov	r1, r3
 801b068:	4b3a      	ldr	r3, [pc, #232]	; (801b154 <Uart_Clear_DMA_RX+0xeb8>)
 801b06a:	4299      	cmp	r1, r3
 801b06c:	d02e      	beq.n	801b0cc <Uart_Clear_DMA_RX+0xe30>
 801b06e:	4b2f      	ldr	r3, [pc, #188]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b070:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b074:	681b      	ldr	r3, [r3, #0]
 801b076:	4619      	mov	r1, r3
 801b078:	4b37      	ldr	r3, [pc, #220]	; (801b158 <Uart_Clear_DMA_RX+0xebc>)
 801b07a:	4299      	cmp	r1, r3
 801b07c:	d023      	beq.n	801b0c6 <Uart_Clear_DMA_RX+0xe2a>
 801b07e:	4b2b      	ldr	r3, [pc, #172]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b080:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b084:	681b      	ldr	r3, [r3, #0]
 801b086:	4619      	mov	r1, r3
 801b088:	4b34      	ldr	r3, [pc, #208]	; (801b15c <Uart_Clear_DMA_RX+0xec0>)
 801b08a:	4299      	cmp	r1, r3
 801b08c:	d018      	beq.n	801b0c0 <Uart_Clear_DMA_RX+0xe24>
 801b08e:	4b27      	ldr	r3, [pc, #156]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b090:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b094:	681b      	ldr	r3, [r3, #0]
 801b096:	4619      	mov	r1, r3
 801b098:	4b31      	ldr	r3, [pc, #196]	; (801b160 <Uart_Clear_DMA_RX+0xec4>)
 801b09a:	4299      	cmp	r1, r3
 801b09c:	d00d      	beq.n	801b0ba <Uart_Clear_DMA_RX+0xe1e>
 801b09e:	4b23      	ldr	r3, [pc, #140]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b0a0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b0a4:	681b      	ldr	r3, [r3, #0]
 801b0a6:	4619      	mov	r1, r3
 801b0a8:	4b2e      	ldr	r3, [pc, #184]	; (801b164 <Uart_Clear_DMA_RX+0xec8>)
 801b0aa:	4299      	cmp	r1, r3
 801b0ac:	d102      	bne.n	801b0b4 <Uart_Clear_DMA_RX+0xe18>
 801b0ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b0b2:	e01e      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801b0b8:	e01b      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b0be:	e018      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b0c4:	e015      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0c6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801b0ca:	e012      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b0d0:	e00f      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b0d6:	e00c      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b0dc:	e009      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0de:	f44f 7300 	mov.w	r3, #512	; 0x200
 801b0e2:	e006      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0e4:	2308      	movs	r3, #8
 801b0e6:	e004      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0e8:	2308      	movs	r3, #8
 801b0ea:	e002      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0ec:	2308      	movs	r3, #8
 801b0ee:	e000      	b.n	801b0f2 <Uart_Clear_DMA_RX+0xe56>
 801b0f0:	2308      	movs	r3, #8
 801b0f2:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmarx);
 801b0f4:	4b0d      	ldr	r3, [pc, #52]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b0f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801b0fa:	4618      	mov	r0, r3
 801b0fc:	f7ee fdac 	bl	8009c58 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 801b100:	4b0a      	ldr	r3, [pc, #40]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b102:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b106:	4a09      	ldr	r2, [pc, #36]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b108:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b10c:	6992      	ldr	r2, [r2, #24]
 801b10e:	f042 0208 	orr.w	r2, r2, #8
 801b112:	619a      	str	r2, [r3, #24]
 801b114:	4b05      	ldr	r3, [pc, #20]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b116:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b11a:	4a04      	ldr	r2, [pc, #16]	; (801b12c <Uart_Clear_DMA_RX+0xe90>)
 801b11c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b120:	6992      	ldr	r2, [r2, #24]
 801b122:	f042 0210 	orr.w	r2, r2, #16
 801b126:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 801b128:	bf00      	nop
 801b12a:	bd80      	pop	{r7, pc}
 801b12c:	20032138 	.word	0x20032138
 801b130:	40026058 	.word	0x40026058
 801b134:	40026000 	.word	0x40026000
 801b138:	40026010 	.word	0x40026010
 801b13c:	40026410 	.word	0x40026410
 801b140:	40026070 	.word	0x40026070
 801b144:	40026470 	.word	0x40026470
 801b148:	40026028 	.word	0x40026028
 801b14c:	40026428 	.word	0x40026428
 801b150:	40026088 	.word	0x40026088
 801b154:	40026488 	.word	0x40026488
 801b158:	40026040 	.word	0x40026040
 801b15c:	40026440 	.word	0x40026440
 801b160:	400260a0 	.word	0x400260a0
 801b164:	400264a0 	.word	0x400264a0

0801b168 <Bin2BCD>:
 * @param3 amount of digits to convert, will convert lower bytes
 * @retval None
 */
/****************************************************************/
void Bin2BCD(uint16_t bin_inp, char *buffer, uint8_t digits)
{
 801b168:	b480      	push	{r7}
 801b16a:	b087      	sub	sp, #28
 801b16c:	af00      	add	r7, sp, #0
 801b16e:	4603      	mov	r3, r0
 801b170:	6039      	str	r1, [r7, #0]
 801b172:	80fb      	strh	r3, [r7, #6]
 801b174:	4613      	mov	r3, r2
 801b176:	717b      	strb	r3, [r7, #5]
	uint16_t Dig_1, Dig_2, Dig_3, Dig_4;
	uint16_t temp;

	temp  = bin_inp;
 801b178:	88fb      	ldrh	r3, [r7, #6]
 801b17a:	82fb      	strh	r3, [r7, #22]
	if(digits >= 5)
 801b17c:	797b      	ldrb	r3, [r7, #5]
 801b17e:	2b04      	cmp	r3, #4
 801b180:	d90c      	bls.n	801b19c <Bin2BCD+0x34>
	{
		*buffer++ = temp/10000 + 0x30;
 801b182:	683b      	ldr	r3, [r7, #0]
 801b184:	1c5a      	adds	r2, r3, #1
 801b186:	603a      	str	r2, [r7, #0]
 801b188:	8afa      	ldrh	r2, [r7, #22]
 801b18a:	494a      	ldr	r1, [pc, #296]	; (801b2b4 <Bin2BCD+0x14c>)
 801b18c:	fba1 1202 	umull	r1, r2, r1, r2
 801b190:	0b52      	lsrs	r2, r2, #13
 801b192:	b292      	uxth	r2, r2
 801b194:	b2d2      	uxtb	r2, r2
 801b196:	3230      	adds	r2, #48	; 0x30
 801b198:	b2d2      	uxtb	r2, r2
 801b19a:	701a      	strb	r2, [r3, #0]
	}

	Dig_4 = temp/10000;
 801b19c:	8afb      	ldrh	r3, [r7, #22]
 801b19e:	4a45      	ldr	r2, [pc, #276]	; (801b2b4 <Bin2BCD+0x14c>)
 801b1a0:	fba2 2303 	umull	r2, r3, r2, r3
 801b1a4:	0b5b      	lsrs	r3, r3, #13
 801b1a6:	82bb      	strh	r3, [r7, #20]
	temp  = temp - (Dig_4 * 10000);
 801b1a8:	8abb      	ldrh	r3, [r7, #20]
 801b1aa:	461a      	mov	r2, r3
 801b1ac:	00d2      	lsls	r2, r2, #3
 801b1ae:	1ad2      	subs	r2, r2, r3
 801b1b0:	4611      	mov	r1, r2
 801b1b2:	0149      	lsls	r1, r1, #5
 801b1b4:	1a8a      	subs	r2, r1, r2
 801b1b6:	0112      	lsls	r2, r2, #4
 801b1b8:	1ad3      	subs	r3, r2, r3
 801b1ba:	011b      	lsls	r3, r3, #4
 801b1bc:	b29a      	uxth	r2, r3
 801b1be:	8afb      	ldrh	r3, [r7, #22]
 801b1c0:	4413      	add	r3, r2
 801b1c2:	82fb      	strh	r3, [r7, #22]
	if(digits >= 4)
 801b1c4:	797b      	ldrb	r3, [r7, #5]
 801b1c6:	2b03      	cmp	r3, #3
 801b1c8:	d90c      	bls.n	801b1e4 <Bin2BCD+0x7c>
	{
		*buffer++ = temp/1000 + 0x30;
 801b1ca:	683b      	ldr	r3, [r7, #0]
 801b1cc:	1c5a      	adds	r2, r3, #1
 801b1ce:	603a      	str	r2, [r7, #0]
 801b1d0:	8afa      	ldrh	r2, [r7, #22]
 801b1d2:	4939      	ldr	r1, [pc, #228]	; (801b2b8 <Bin2BCD+0x150>)
 801b1d4:	fba1 1202 	umull	r1, r2, r1, r2
 801b1d8:	0992      	lsrs	r2, r2, #6
 801b1da:	b292      	uxth	r2, r2
 801b1dc:	b2d2      	uxtb	r2, r2
 801b1de:	3230      	adds	r2, #48	; 0x30
 801b1e0:	b2d2      	uxtb	r2, r2
 801b1e2:	701a      	strb	r2, [r3, #0]
	}

	Dig_3 = temp/1000;
 801b1e4:	8afb      	ldrh	r3, [r7, #22]
 801b1e6:	4a34      	ldr	r2, [pc, #208]	; (801b2b8 <Bin2BCD+0x150>)
 801b1e8:	fba2 2303 	umull	r2, r3, r2, r3
 801b1ec:	099b      	lsrs	r3, r3, #6
 801b1ee:	827b      	strh	r3, [r7, #18]
	temp  = temp - (Dig_3 * 1000);
 801b1f0:	8a7b      	ldrh	r3, [r7, #18]
 801b1f2:	461a      	mov	r2, r3
 801b1f4:	0192      	lsls	r2, r2, #6
 801b1f6:	1ad2      	subs	r2, r2, r3
 801b1f8:	0192      	lsls	r2, r2, #6
 801b1fa:	441a      	add	r2, r3
 801b1fc:	0052      	lsls	r2, r2, #1
 801b1fe:	4413      	add	r3, r2
 801b200:	00db      	lsls	r3, r3, #3
 801b202:	b29a      	uxth	r2, r3
 801b204:	8afb      	ldrh	r3, [r7, #22]
 801b206:	4413      	add	r3, r2
 801b208:	82fb      	strh	r3, [r7, #22]
	if(digits >= 3)
 801b20a:	797b      	ldrb	r3, [r7, #5]
 801b20c:	2b02      	cmp	r3, #2
 801b20e:	d90c      	bls.n	801b22a <Bin2BCD+0xc2>
	{
		*buffer++ = temp/100 + 0x30;
 801b210:	683b      	ldr	r3, [r7, #0]
 801b212:	1c5a      	adds	r2, r3, #1
 801b214:	603a      	str	r2, [r7, #0]
 801b216:	8afa      	ldrh	r2, [r7, #22]
 801b218:	4928      	ldr	r1, [pc, #160]	; (801b2bc <Bin2BCD+0x154>)
 801b21a:	fba1 1202 	umull	r1, r2, r1, r2
 801b21e:	0952      	lsrs	r2, r2, #5
 801b220:	b292      	uxth	r2, r2
 801b222:	b2d2      	uxtb	r2, r2
 801b224:	3230      	adds	r2, #48	; 0x30
 801b226:	b2d2      	uxtb	r2, r2
 801b228:	701a      	strb	r2, [r3, #0]
	}

	Dig_2 = temp/100;
 801b22a:	8afb      	ldrh	r3, [r7, #22]
 801b22c:	4a23      	ldr	r2, [pc, #140]	; (801b2bc <Bin2BCD+0x154>)
 801b22e:	fba2 2303 	umull	r2, r3, r2, r3
 801b232:	095b      	lsrs	r3, r3, #5
 801b234:	823b      	strh	r3, [r7, #16]
	temp  = temp - (Dig_2 * 100);
 801b236:	8a3b      	ldrh	r3, [r7, #16]
 801b238:	461a      	mov	r2, r3
 801b23a:	0252      	lsls	r2, r2, #9
 801b23c:	1ad2      	subs	r2, r2, r3
 801b23e:	0092      	lsls	r2, r2, #2
 801b240:	441a      	add	r2, r3
 801b242:	00d2      	lsls	r2, r2, #3
 801b244:	1ad3      	subs	r3, r2, r3
 801b246:	009b      	lsls	r3, r3, #2
 801b248:	b29a      	uxth	r2, r3
 801b24a:	8afb      	ldrh	r3, [r7, #22]
 801b24c:	4413      	add	r3, r2
 801b24e:	82fb      	strh	r3, [r7, #22]
	if(digits >= 2)
 801b250:	797b      	ldrb	r3, [r7, #5]
 801b252:	2b01      	cmp	r3, #1
 801b254:	d90c      	bls.n	801b270 <Bin2BCD+0x108>
	{
		*buffer++ = temp/10 + 0x30;
 801b256:	683b      	ldr	r3, [r7, #0]
 801b258:	1c5a      	adds	r2, r3, #1
 801b25a:	603a      	str	r2, [r7, #0]
 801b25c:	8afa      	ldrh	r2, [r7, #22]
 801b25e:	4918      	ldr	r1, [pc, #96]	; (801b2c0 <Bin2BCD+0x158>)
 801b260:	fba1 1202 	umull	r1, r2, r1, r2
 801b264:	08d2      	lsrs	r2, r2, #3
 801b266:	b292      	uxth	r2, r2
 801b268:	b2d2      	uxtb	r2, r2
 801b26a:	3230      	adds	r2, #48	; 0x30
 801b26c:	b2d2      	uxtb	r2, r2
 801b26e:	701a      	strb	r2, [r3, #0]
	}

	Dig_1 = temp/10;
 801b270:	8afb      	ldrh	r3, [r7, #22]
 801b272:	4a13      	ldr	r2, [pc, #76]	; (801b2c0 <Bin2BCD+0x158>)
 801b274:	fba2 2303 	umull	r2, r3, r2, r3
 801b278:	08db      	lsrs	r3, r3, #3
 801b27a:	81fb      	strh	r3, [r7, #14]
	temp  = temp - (Dig_1 * 10);
 801b27c:	89fb      	ldrh	r3, [r7, #14]
 801b27e:	461a      	mov	r2, r3
 801b280:	0352      	lsls	r2, r2, #13
 801b282:	1ad2      	subs	r2, r2, r3
 801b284:	0092      	lsls	r2, r2, #2
 801b286:	1ad3      	subs	r3, r2, r3
 801b288:	005b      	lsls	r3, r3, #1
 801b28a:	b29a      	uxth	r2, r3
 801b28c:	8afb      	ldrh	r3, [r7, #22]
 801b28e:	4413      	add	r3, r2
 801b290:	82fb      	strh	r3, [r7, #22]
	if(digits >=1)
 801b292:	797b      	ldrb	r3, [r7, #5]
 801b294:	2b00      	cmp	r3, #0
 801b296:	d007      	beq.n	801b2a8 <Bin2BCD+0x140>
	{
		*buffer++ = temp + 0x30;
 801b298:	683b      	ldr	r3, [r7, #0]
 801b29a:	1c5a      	adds	r2, r3, #1
 801b29c:	603a      	str	r2, [r7, #0]
 801b29e:	8afa      	ldrh	r2, [r7, #22]
 801b2a0:	b2d2      	uxtb	r2, r2
 801b2a2:	3230      	adds	r2, #48	; 0x30
 801b2a4:	b2d2      	uxtb	r2, r2
 801b2a6:	701a      	strb	r2, [r3, #0]
	}
	//	Dig_0 = temp;
}
 801b2a8:	bf00      	nop
 801b2aa:	371c      	adds	r7, #28
 801b2ac:	46bd      	mov	sp, r7
 801b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2b2:	4770      	bx	lr
 801b2b4:	d1b71759 	.word	0xd1b71759
 801b2b8:	10624dd3 	.word	0x10624dd3
 801b2bc:	51eb851f 	.word	0x51eb851f
 801b2c0:	cccccccd 	.word	0xcccccccd

0801b2c4 <Byte2Int>:
/*Function takes 2 bytes and creates a INT
 *
 */
/****************************************************************/
uint16_t Byte2Int(uint8_t high_byte, uint8_t low_byte)
{
 801b2c4:	b480      	push	{r7}
 801b2c6:	b085      	sub	sp, #20
 801b2c8:	af00      	add	r7, sp, #0
 801b2ca:	4603      	mov	r3, r0
 801b2cc:	460a      	mov	r2, r1
 801b2ce:	71fb      	strb	r3, [r7, #7]
 801b2d0:	4613      	mov	r3, r2
 801b2d2:	71bb      	strb	r3, [r7, #6]
	//method 1
	uint16_t k = 0;
 801b2d4:	2300      	movs	r3, #0
 801b2d6:	81fb      	strh	r3, [r7, #14]
	k = (high_byte) * (256);
 801b2d8:	79fb      	ldrb	r3, [r7, #7]
 801b2da:	b29b      	uxth	r3, r3
 801b2dc:	021b      	lsls	r3, r3, #8
 801b2de:	81fb      	strh	r3, [r7, #14]
	uint16_t i = 0;
 801b2e0:	2300      	movs	r3, #0
 801b2e2:	81bb      	strh	r3, [r7, #12]
	i = k + low_byte;
 801b2e4:	79bb      	ldrb	r3, [r7, #6]
 801b2e6:	b29a      	uxth	r2, r3
 801b2e8:	89fb      	ldrh	r3, [r7, #14]
 801b2ea:	4413      	add	r3, r2
 801b2ec:	81bb      	strh	r3, [r7, #12]

	//method 2
	//uint16_t i = 0;
	//i = ((high_byte) << 8) | low_byte;

	return i;
 801b2ee:	89bb      	ldrh	r3, [r7, #12]
}
 801b2f0:	4618      	mov	r0, r3
 801b2f2:	3714      	adds	r7, #20
 801b2f4:	46bd      	mov	sp, r7
 801b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2fa:	4770      	bx	lr

0801b2fc <check_bit>:
/****************************************************************/
//This function will check if a specific bit is set or not
//bit order: 7,6,5,4,3,2,1,0
/****************************************************************/
bool check_bit(uint8_t byte_to_check, uint8_t bit_to_check)
{
 801b2fc:	b480      	push	{r7}
 801b2fe:	b083      	sub	sp, #12
 801b300:	af00      	add	r7, sp, #0
 801b302:	4603      	mov	r3, r0
 801b304:	460a      	mov	r2, r1
 801b306:	71fb      	strb	r3, [r7, #7]
 801b308:	4613      	mov	r3, r2
 801b30a:	71bb      	strb	r3, [r7, #6]
	//check which bit to check
	switch(bit_to_check)
 801b30c:	79bb      	ldrb	r3, [r7, #6]
 801b30e:	2b07      	cmp	r3, #7
 801b310:	d859      	bhi.n	801b3c6 <check_bit+0xca>
 801b312:	a201      	add	r2, pc, #4	; (adr r2, 801b318 <check_bit+0x1c>)
 801b314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b318:	0801b339 	.word	0x0801b339
 801b31c:	0801b34b 	.word	0x0801b34b
 801b320:	0801b35d 	.word	0x0801b35d
 801b324:	0801b36f 	.word	0x0801b36f
 801b328:	0801b381 	.word	0x0801b381
 801b32c:	0801b393 	.word	0x0801b393
 801b330:	0801b3a5 	.word	0x0801b3a5
 801b334:	0801b3b7 	.word	0x0801b3b7
	{

	//bit 0
	case 0:
		if(((byte_to_check & 0b00000001) & (0b00000001)) == 0b00000001)
 801b338:	79fb      	ldrb	r3, [r7, #7]
 801b33a:	f003 0301 	and.w	r3, r3, #1
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d001      	beq.n	801b346 <check_bit+0x4a>
			return true;
 801b342:	2301      	movs	r3, #1
 801b344:	e040      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b346:	2300      	movs	r3, #0
 801b348:	e03e      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 1
	case 1:
		if(((byte_to_check & 0b00000010) & (0b00000010)) == 0b00000010)
 801b34a:	79fb      	ldrb	r3, [r7, #7]
 801b34c:	f003 0302 	and.w	r3, r3, #2
 801b350:	2b00      	cmp	r3, #0
 801b352:	d001      	beq.n	801b358 <check_bit+0x5c>
			return true;
 801b354:	2301      	movs	r3, #1
 801b356:	e037      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b358:	2300      	movs	r3, #0
 801b35a:	e035      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 2
	case 2:
		if(((byte_to_check & 0b00000100) & (0b00000100)) == 0b00000100)
 801b35c:	79fb      	ldrb	r3, [r7, #7]
 801b35e:	f003 0304 	and.w	r3, r3, #4
 801b362:	2b00      	cmp	r3, #0
 801b364:	d001      	beq.n	801b36a <check_bit+0x6e>
			return true;
 801b366:	2301      	movs	r3, #1
 801b368:	e02e      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b36a:	2300      	movs	r3, #0
 801b36c:	e02c      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 3
	case 3:
		if(((byte_to_check & 0b00001000) & (0b00001000)) == 0b00001000)
 801b36e:	79fb      	ldrb	r3, [r7, #7]
 801b370:	f003 0308 	and.w	r3, r3, #8
 801b374:	2b00      	cmp	r3, #0
 801b376:	d001      	beq.n	801b37c <check_bit+0x80>
			return true;
 801b378:	2301      	movs	r3, #1
 801b37a:	e025      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b37c:	2300      	movs	r3, #0
 801b37e:	e023      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 4
	case 4:
		if(((byte_to_check & 0b00010000) & (0b00010000)) == 0b00010000)
 801b380:	79fb      	ldrb	r3, [r7, #7]
 801b382:	f003 0310 	and.w	r3, r3, #16
 801b386:	2b00      	cmp	r3, #0
 801b388:	d001      	beq.n	801b38e <check_bit+0x92>
			return true;
 801b38a:	2301      	movs	r3, #1
 801b38c:	e01c      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b38e:	2300      	movs	r3, #0
 801b390:	e01a      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 5
	case 5:
		if(((byte_to_check & 0b00100000) & (0b00100000)) == 0b00100000)
 801b392:	79fb      	ldrb	r3, [r7, #7]
 801b394:	f003 0320 	and.w	r3, r3, #32
 801b398:	2b00      	cmp	r3, #0
 801b39a:	d001      	beq.n	801b3a0 <check_bit+0xa4>
			return true;
 801b39c:	2301      	movs	r3, #1
 801b39e:	e013      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b3a0:	2300      	movs	r3, #0
 801b3a2:	e011      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 6
	case 6:
		if(((byte_to_check & 0b01000000) & (0b01000000)) == 0b01000000)
 801b3a4:	79fb      	ldrb	r3, [r7, #7]
 801b3a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b3aa:	2b00      	cmp	r3, #0
 801b3ac:	d001      	beq.n	801b3b2 <check_bit+0xb6>
			return true;
 801b3ae:	2301      	movs	r3, #1
 801b3b0:	e00a      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b3b2:	2300      	movs	r3, #0
 801b3b4:	e008      	b.n	801b3c8 <check_bit+0xcc>
		break;

		//bit 7
	case 7:
		if(((byte_to_check & 0b10000000) & (0b10000000)) == 0b10000000)
 801b3b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801b3ba:	2b00      	cmp	r3, #0
 801b3bc:	da01      	bge.n	801b3c2 <check_bit+0xc6>
			return true;
 801b3be:	2301      	movs	r3, #1
 801b3c0:	e002      	b.n	801b3c8 <check_bit+0xcc>
		else
			return false;
 801b3c2:	2300      	movs	r3, #0
 801b3c4:	e000      	b.n	801b3c8 <check_bit+0xcc>
		break;

	default:
		return false;
 801b3c6:	2300      	movs	r3, #0
		break;
	}
}
 801b3c8:	4618      	mov	r0, r3
 801b3ca:	370c      	adds	r7, #12
 801b3cc:	46bd      	mov	sp, r7
 801b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3d2:	4770      	bx	lr

0801b3d4 <main>:
}



int main(void)
{
 801b3d4:	b580      	push	{r7, lr}
 801b3d6:	b088      	sub	sp, #32
 801b3d8:	af02      	add	r7, sp, #8
	Init_769();
 801b3da:	f7fd f8d5 	bl	8018588 <Init_769>
	Application_Init();
 801b3de:	f7f6 fcc9 	bl	8011d74 <Application_Init>
	//
	//	//S29GL01GS_WriteBuffer_32bit(&S29GL01GS, &image_data_049[0], IMG_03_Addr			+      	 IMG_03_Size, 6400);
	//	//S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_0, 6400);

	//Power CAN bus //Note State is swapped, true = off and false = on
	IO_Output_control(PWR_CAN2, false);
 801b3e2:	2100      	movs	r1, #0
 801b3e4:	201a      	movs	r0, #26
 801b3e6:	f7fd f895 	bl	8018514 <IO_Output_control>

	//Init dummy DMA setup
	uint8_t Buffer[10] = {0};
 801b3ea:	f107 030c 	add.w	r3, r7, #12
 801b3ee:	2200      	movs	r2, #0
 801b3f0:	601a      	str	r2, [r3, #0]
 801b3f2:	605a      	str	r2, [r3, #4]
 801b3f4:	811a      	strh	r2, [r3, #8]
	uint8_t Buffertx[6] = {'1','2','3','4','5','6'};
 801b3f6:	4a26      	ldr	r2, [pc, #152]	; (801b490 <main+0xbc>)
 801b3f8:	1d3b      	adds	r3, r7, #4
 801b3fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b3fe:	6018      	str	r0, [r3, #0]
 801b400:	3304      	adds	r3, #4
 801b402:	8019      	strh	r1, [r3, #0]

	DMA_UART_RF_RX(Buffer, 10);
 801b404:	f107 030c 	add.w	r3, r7, #12
 801b408:	210a      	movs	r1, #10
 801b40a:	4618      	mov	r0, r3
 801b40c:	f7fd feda 	bl	80191c4 <DMA_UART_RF_RX>
	DMA_UART_RF_TX(Buffertx, 6);
 801b410:	1d3b      	adds	r3, r7, #4
 801b412:	2106      	movs	r1, #6
 801b414:	4618      	mov	r0, r3
 801b416:	f7fd ff55 	bl	80192c4 <DMA_UART_RF_TX>
//
//		/*=================================
//		 *
//		 *================================*/
//		Ethernet_Handler();
App_printImg(0,0, IMG_BUTTON_UP);
 801b41a:	2201      	movs	r2, #1
 801b41c:	2100      	movs	r1, #0
 801b41e:	2000      	movs	r0, #0
 801b420:	f7fa fd5e 	bl	8015ee0 <App_printImg>
BSP_LCD_Clear(LCD_COLOR_BLUE);
 801b424:	481b      	ldr	r0, [pc, #108]	; (801b494 <main+0xc0>)
 801b426:	f7fa fbb9 	bl	8015b9c <BSP_LCD_Clear>
TextToScreen_SML(10,0,"Startup", LCD_COLOR_WHITE, LCD_COLOR_BLACK);
 801b42a:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801b42e:	9300      	str	r3, [sp, #0]
 801b430:	f04f 33ff 	mov.w	r3, #4294967295
 801b434:	4a18      	ldr	r2, [pc, #96]	; (801b498 <main+0xc4>)
 801b436:	2100      	movs	r1, #0
 801b438:	200a      	movs	r0, #10
 801b43a:	f7f6 feb7 	bl	80121ac <TextToScreen_SML>
USB_Flags.Image_Update_Requested = true;
 801b43e:	4b17      	ldr	r3, [pc, #92]	; (801b49c <main+0xc8>)
 801b440:	2201      	movs	r2, #1
 801b442:	701a      	strb	r2, [r3, #0]
	while (1)
	{
		/*=================================
		 * Read all Inputs
		 *================================*/
		IO_App_Read_Inputs();
 801b444:	f7f6 fcea 	bl	8011e1c <IO_App_Read_Inputs>

		/*=================================
		 * Handle User Inputs
		 *================================*/
		App_ACK_Handler();
 801b448:	f7f6 ff08 	bl	801225c <App_ACK_Handler>

		/*--------------------------------
		 * Process Vision Module Messages
		 *------------------------------*/
		App_VisionModules_Process();
 801b44c:	f7f6 ffd4 	bl	80123f8 <App_VisionModules_Process>

		/*--------------------------------
		 * Manage and Control Events
		 *------------------------------*/
		App_EventControl();
 801b450:	f7f7 f810 	bl	8012474 <App_EventControl>


		/*===============================
		 * USB Host Process
		 *==============================*/
		MX_USB_HOST_Process();
 801b454:	f7f9 fd76 	bl	8014f44 <MX_USB_HOST_Process>


		/*--------------------------------
		 * Filter all tags seen over RF
		 *------------------------------*/
		System_Filter_Control();
 801b458:	f7f6 ffe5 	bl	8012426 <System_Filter_Control>
		//	}

		/*=================================
		 * Update Display Time
		 *===============================*/
		Display_Time();
 801b45c:	f7fb f950 	bl	8016700 <Display_Time>

		/*=================================
		 * Adjust Brightness
		 *===============================*/
		LCD_Brightness_Control();
 801b460:	f7f6 fc7a 	bl	8011d58 <LCD_Brightness_Control>


		// Process ICON3 CAN Messages
		Process_ICON3_messages();
 801b464:	f7f7 feea 	bl	801323c <Process_ICON3_messages>

		HUB_2XX_Handler();
 801b468:	f7f7 fe1e 	bl	80130a8 <HUB_2XX_Handler>
		//	Operational_Debug(300);

		/*=================================
		 * Button Press example
		 *================================*/
		if(App_ACK_CheckFlag(ACK_Down))
 801b46c:	2001      	movs	r0, #1
 801b46e:	f7f6 fed9 	bl	8012224 <App_ACK_CheckFlag>
 801b472:	4603      	mov	r3, r0
 801b474:	2b00      	cmp	r3, #0
 801b476:	d004      	beq.n	801b482 <main+0xae>
		{

			// === use App_ACK_ButtonReleased to process button press ===
			//App_ACK_ButtonReleased (ACK_Up);
			IO_Output_control(Led_Key_B, true);
 801b478:	2101      	movs	r1, #1
 801b47a:	2027      	movs	r0, #39	; 0x27
 801b47c:	f7fd f84a 	bl	8018514 <IO_Output_control>
 801b480:	e003      	b.n	801b48a <main+0xb6>
		}
		else
		{
			IO_Output_control(Led_Key_B, false);
 801b482:	2100      	movs	r1, #0
 801b484:	2027      	movs	r0, #39	; 0x27
 801b486:	f7fd f845 	bl	8018514 <IO_Output_control>
		}

		/*================================
		 * USB Application Handler
		 *==============================*/
		App_USB_SM();
 801b48a:	f7f7 ff99 	bl	80133c0 <App_USB_SM>
	{
 801b48e:	e7d9      	b.n	801b444 <main+0x70>
 801b490:	0801fba0 	.word	0x0801fba0
 801b494:	ff0000ff 	.word	0xff0000ff
 801b498:	0801fb98 	.word	0x0801fb98
 801b49c:	20021430 	.word	0x20021430

0801b4a0 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 801b4a0:	b480      	push	{r7}
 801b4a2:	b083      	sub	sp, #12
 801b4a4:	af00      	add	r7, sp, #0
 801b4a6:	6078      	str	r0, [r7, #4]
 801b4a8:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 801b4aa:	e7fe      	b.n	801b4aa <_Error_Handler+0xa>

0801b4ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801b4ac:	b580      	push	{r7, lr}
 801b4ae:	b082      	sub	sp, #8
 801b4b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 801b4b2:	4a24      	ldr	r2, [pc, #144]	; (801b544 <HAL_MspInit+0x98>)
 801b4b4:	4b23      	ldr	r3, [pc, #140]	; (801b544 <HAL_MspInit+0x98>)
 801b4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b4b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801b4bc:	6413      	str	r3, [r2, #64]	; 0x40
 801b4be:	4b21      	ldr	r3, [pc, #132]	; (801b544 <HAL_MspInit+0x98>)
 801b4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801b4c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801b4c6:	607b      	str	r3, [r7, #4]
 801b4c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 801b4ca:	4a1e      	ldr	r2, [pc, #120]	; (801b544 <HAL_MspInit+0x98>)
 801b4cc:	4b1d      	ldr	r3, [pc, #116]	; (801b544 <HAL_MspInit+0x98>)
 801b4ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b4d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801b4d4:	6453      	str	r3, [r2, #68]	; 0x44
 801b4d6:	4b1b      	ldr	r3, [pc, #108]	; (801b544 <HAL_MspInit+0x98>)
 801b4d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801b4da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801b4de:	603b      	str	r3, [r7, #0]
 801b4e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801b4e2:	2003      	movs	r0, #3
 801b4e4:	f7e6 fb94 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 801b4e8:	2200      	movs	r2, #0
 801b4ea:	2100      	movs	r1, #0
 801b4ec:	f06f 000b 	mvn.w	r0, #11
 801b4f0:	f7e6 fb99 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 801b4f4:	2200      	movs	r2, #0
 801b4f6:	2100      	movs	r1, #0
 801b4f8:	f06f 000a 	mvn.w	r0, #10
 801b4fc:	f7e6 fb93 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 801b500:	2200      	movs	r2, #0
 801b502:	2100      	movs	r1, #0
 801b504:	f06f 0009 	mvn.w	r0, #9
 801b508:	f7e6 fb8d 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 801b50c:	2200      	movs	r2, #0
 801b50e:	2100      	movs	r1, #0
 801b510:	f06f 0004 	mvn.w	r0, #4
 801b514:	f7e6 fb87 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 801b518:	2200      	movs	r2, #0
 801b51a:	2100      	movs	r1, #0
 801b51c:	f06f 0003 	mvn.w	r0, #3
 801b520:	f7e6 fb81 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 801b524:	2200      	movs	r2, #0
 801b526:	2100      	movs	r1, #0
 801b528:	f06f 0001 	mvn.w	r0, #1
 801b52c:	f7e6 fb7b 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 801b530:	2200      	movs	r2, #0
 801b532:	2100      	movs	r1, #0
 801b534:	f04f 30ff 	mov.w	r0, #4294967295
 801b538:	f7e6 fb75 	bl	8001c26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 801b53c:	bf00      	nop
 801b53e:	3708      	adds	r7, #8
 801b540:	46bd      	mov	sp, r7
 801b542:	bd80      	pop	{r7, pc}
 801b544:	40023800 	.word	0x40023800

0801b548 <LTDC_IRQHandler>:
  * @brief  This function handles LTDC interrupt request.
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
 801b548:	b580      	push	{r7, lr}
 801b54a:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hltdc_discovery);
 801b54c:	4802      	ldr	r0, [pc, #8]	; (801b558 <LTDC_IRQHandler+0x10>)
 801b54e:	f7ea fd53 	bl	8005ff8 <HAL_LTDC_IRQHandler>
}
 801b552:	bf00      	nop
 801b554:	bd80      	pop	{r7, pc}
 801b556:	bf00      	nop
 801b558:	20031cb8 	.word	0x20031cb8

0801b55c <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 801b55c:	b480      	push	{r7}
 801b55e:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 801b560:	bf00      	nop
 801b562:	46bd      	mov	sp, r7
 801b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b568:	4770      	bx	lr

0801b56a <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 801b56a:	b480      	push	{r7}
 801b56c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 801b56e:	e7fe      	b.n	801b56e <HardFault_Handler+0x4>

0801b570 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 801b570:	b480      	push	{r7}
 801b572:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 801b574:	e7fe      	b.n	801b574 <MemManage_Handler+0x4>

0801b576 <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 801b576:	b480      	push	{r7}
 801b578:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 801b57a:	e7fe      	b.n	801b57a <BusFault_Handler+0x4>

0801b57c <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 801b57c:	b480      	push	{r7}
 801b57e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 801b580:	e7fe      	b.n	801b580 <UsageFault_Handler+0x4>

0801b582 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 801b582:	b480      	push	{r7}
 801b584:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 801b586:	bf00      	nop
 801b588:	46bd      	mov	sp, r7
 801b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b58e:	4770      	bx	lr

0801b590 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 801b590:	b480      	push	{r7}
 801b592:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 801b594:	bf00      	nop
 801b596:	46bd      	mov	sp, r7
 801b598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b59c:	4770      	bx	lr

0801b59e <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 801b59e:	b480      	push	{r7}
 801b5a0:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 801b5a2:	bf00      	nop
 801b5a4:	46bd      	mov	sp, r7
 801b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5aa:	4770      	bx	lr

0801b5ac <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 801b5ac:	b580      	push	{r7, lr}
 801b5ae:	af00      	add	r7, sp, #0

	HAL_IncTick();
 801b5b0:	f7e5 fcf4 	bl	8000f9c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 801b5b4:	f7e6 fba6 	bl	8001d04 <HAL_SYSTICK_IRQHandler>

	//Systic function required for vision libs
	TimingDelay_Decrement();
 801b5b8:	f000 f95e 	bl	801b878 <TimingDelay_Decrement>

}
 801b5bc:	bf00      	nop
 801b5be:	bd80      	pop	{r7, pc}

0801b5c0 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 801b5c0:	b580      	push	{r7, lr}
 801b5c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 801b5c4:	4802      	ldr	r0, [pc, #8]	; (801b5d0 <OTG_FS_IRQHandler+0x10>)
 801b5c6:	f7e8 fbd7 	bl	8003d78 <HAL_HCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 801b5ca:	bf00      	nop
 801b5cc:	bd80      	pop	{r7, pc}
 801b5ce:	bf00      	nop
 801b5d0:	200319a0 	.word	0x200319a0

0801b5d4 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 801b5d4:	b580      	push	{r7, lr}
 801b5d6:	b082      	sub	sp, #8
 801b5d8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_EXP1], UART_FLAG_RXNE) == true)
 801b5da:	4b11      	ldr	r3, [pc, #68]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b5dc:	681b      	ldr	r3, [r3, #0]
 801b5de:	69db      	ldr	r3, [r3, #28]
 801b5e0:	f003 0320 	and.w	r3, r3, #32
 801b5e4:	2b20      	cmp	r3, #32
 801b5e6:	d113      	bne.n	801b610 <USART1_IRQHandler+0x3c>
	{
		uint8_t rx_byte = huartx[COM_EXP1].Instance->RDR;		//Load received byte into temporary buffer
 801b5e8:	4b0d      	ldr	r3, [pc, #52]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b5ea:	681b      	ldr	r3, [r3, #0]
 801b5ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b5ee:	71fb      	strb	r3, [r7, #7]

 		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP1]); 		// Clear the buffer to prevent overrun
 801b5f0:	4b0b      	ldr	r3, [pc, #44]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b5f2:	681b      	ldr	r3, [r3, #0]
 801b5f4:	4a0a      	ldr	r2, [pc, #40]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b5f6:	6812      	ldr	r2, [r2, #0]
 801b5f8:	6992      	ldr	r2, [r2, #24]
 801b5fa:	f042 0208 	orr.w	r2, r2, #8
 801b5fe:	619a      	str	r2, [r3, #24]
 801b600:	4b07      	ldr	r3, [pc, #28]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b602:	681b      	ldr	r3, [r3, #0]
 801b604:	4a06      	ldr	r2, [pc, #24]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b606:	6812      	ldr	r2, [r2, #0]
 801b608:	6992      	ldr	r2, [r2, #24]
 801b60a:	f042 0210 	orr.w	r2, r2, #16
 801b60e:	619a      	str	r2, [r3, #24]
	}

	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801b610:	4803      	ldr	r0, [pc, #12]	; (801b620 <USART1_IRQHandler+0x4c>)
 801b612:	f7ee fb6d 	bl	8009cf0 <HAL_UART_IRQHandler>
	/* USER CODE END USART3_IRQn 0 */

	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801b616:	bf00      	nop
 801b618:	3708      	adds	r7, #8
 801b61a:	46bd      	mov	sp, r7
 801b61c:	bd80      	pop	{r7, pc}
 801b61e:	bf00      	nop
 801b620:	20032138 	.word	0x20032138

0801b624 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 801b624:	b580      	push	{r7, lr}
 801b626:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 801b628:	4802      	ldr	r0, [pc, #8]	; (801b634 <USART3_IRQHandler+0x10>)
 801b62a:	f7ee fb61 	bl	8009cf0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 801b62e:	bf00      	nop
 801b630:	bd80      	pop	{r7, pc}
 801b632:	bf00      	nop
 801b634:	20032138 	.word	0x20032138

0801b638 <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 801b638:	b580      	push	{r7, lr}
 801b63a:	b082      	sub	sp, #8
 801b63c:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
 801b63e:	2035      	movs	r0, #53	; 0x35
 801b640:	f7e6 fb35 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_External], UART_FLAG_RXNE) == true)
 801b644:	4b13      	ldr	r3, [pc, #76]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b646:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801b64a:	69db      	ldr	r3, [r3, #28]
 801b64c:	f003 0320 	and.w	r3, r3, #32
 801b650:	2b20      	cmp	r3, #32
 801b652:	d118      	bne.n	801b686 <UART5_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[COM_External].Instance->RDR;		//Load received byte into temporary buffer
 801b654:	4b0f      	ldr	r3, [pc, #60]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b656:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801b65a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b65c:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]); // Clear the buffer to prevent overrun
 801b65e:	4b0d      	ldr	r3, [pc, #52]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b660:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801b664:	4a0b      	ldr	r2, [pc, #44]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b666:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801b66a:	6992      	ldr	r2, [r2, #24]
 801b66c:	f042 0208 	orr.w	r2, r2, #8
 801b670:	619a      	str	r2, [r3, #24]
 801b672:	4b08      	ldr	r3, [pc, #32]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b674:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801b678:	4a06      	ldr	r2, [pc, #24]	; (801b694 <UART5_IRQHandler+0x5c>)
 801b67a:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 801b67e:	6992      	ldr	r2, [r2, #24]
 801b680:	f042 0210 	orr.w	r2, r2, #16
 801b684:	619a      	str	r2, [r3, #24]

	}

	//Handle UART service
	HAL_UART_IRQHandler(&huartx[COM_External]);
 801b686:	4804      	ldr	r0, [pc, #16]	; (801b698 <UART5_IRQHandler+0x60>)
 801b688:	f7ee fb32 	bl	8009cf0 <HAL_UART_IRQHandler>
}
 801b68c:	bf00      	nop
 801b68e:	3708      	adds	r7, #8
 801b690:	46bd      	mov	sp, r7
 801b692:	bd80      	pop	{r7, pc}
 801b694:	20032138 	.word	0x20032138
 801b698:	20032288 	.word	0x20032288

0801b69c <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 801b69c:	b580      	push	{r7, lr}
 801b69e:	af00      	add	r7, sp, #0
	//Check if DMA got expected bytes, if not then assume no card
//	if(__HAL_DMA_GET_FLAG(&hdma_uart5_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart5_rx)) != RESET)
//	{
//		HAL_NVIC_ClearPendingIRQ(DMA1_Stream0_IRQn);
		HAL_DMA_IRQHandler(&hdma_uart5_rx);
 801b6a0:	4802      	ldr	r0, [pc, #8]	; (801b6ac <DMA1_Stream0_IRQHandler+0x10>)
 801b6a2:	f7e6 fd3b 	bl	800211c <HAL_DMA_IRQHandler>
//	}
}
 801b6a6:	bf00      	nop
 801b6a8:	bd80      	pop	{r7, pc}
 801b6aa:	bf00      	nop
 801b6ac:	2003208c 	.word	0x2003208c

0801b6b0 <CAN1_RX0_IRQHandler>:

/*
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 801b6b0:	b580      	push	{r7, lr}
 801b6b2:	af00      	add	r7, sp, #0
	//Receive CAN message from CAN1 and process
	HAL_CAN_IRQHandler(&hcan1);
 801b6b4:	4802      	ldr	r0, [pc, #8]	; (801b6c0 <CAN1_RX0_IRQHandler+0x10>)
 801b6b6:	f7e5 ff7a 	bl	80015ae <HAL_CAN_IRQHandler>
}
 801b6ba:	bf00      	nop
 801b6bc:	bd80      	pop	{r7, pc}
 801b6be:	bf00      	nop
 801b6c0:	2002158c 	.word	0x2002158c

0801b6c4 <CAN2_RX0_IRQHandler>:

/*
* @brief This function handles CAN2 RX0 interrupt.
*/
void CAN2_RX0_IRQHandler(void)
{
 801b6c4:	b580      	push	{r7, lr}
 801b6c6:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan2);
 801b6c8:	4802      	ldr	r0, [pc, #8]	; (801b6d4 <CAN2_RX0_IRQHandler+0x10>)
 801b6ca:	f7e5 ff70 	bl	80015ae <HAL_CAN_IRQHandler>
}
 801b6ce:	bf00      	nop
 801b6d0:	bd80      	pop	{r7, pc}
 801b6d2:	bf00      	nop
 801b6d4:	200213dc 	.word	0x200213dc

0801b6d8 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 801b6d8:	b580      	push	{r7, lr}
 801b6da:	b082      	sub	sp, #8
 801b6dc:	af00      	add	r7, sp, #0

	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 801b6de:	2047      	movs	r0, #71	; 0x47
 801b6e0:	f7e6 fae5 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>
	if(__HAL_UART_GET_FLAG(&huartx[4], UART_FLAG_RXNE) == 1)
 801b6e4:	4b13      	ldr	r3, [pc, #76]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b6e6:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b6ea:	69db      	ldr	r3, [r3, #28]
 801b6ec:	f003 0320 	and.w	r3, r3, #32
 801b6f0:	2b20      	cmp	r3, #32
 801b6f2:	d118      	bne.n	801b726 <USART6_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[4].Instance->RDR;		//Load received byte into temporary buffer
 801b6f4:	4b0f      	ldr	r3, [pc, #60]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b6f6:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b6fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801b6fc:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[4]); // Clear the buffer to prevent overrun
 801b6fe:	4b0d      	ldr	r3, [pc, #52]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b700:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b704:	4a0b      	ldr	r2, [pc, #44]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b706:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b70a:	6992      	ldr	r2, [r2, #24]
 801b70c:	f042 0208 	orr.w	r2, r2, #8
 801b710:	619a      	str	r2, [r3, #24]
 801b712:	4b08      	ldr	r3, [pc, #32]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b714:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801b718:	4a06      	ldr	r2, [pc, #24]	; (801b734 <USART6_IRQHandler+0x5c>)
 801b71a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801b71e:	6992      	ldr	r2, [r2, #24]
 801b720:	f042 0210 	orr.w	r2, r2, #16
 801b724:	619a      	str	r2, [r3, #24]

	}
	HAL_UART_IRQHandler(&huartx[4]);
 801b726:	4804      	ldr	r0, [pc, #16]	; (801b738 <USART6_IRQHandler+0x60>)
 801b728:	f7ee fae2 	bl	8009cf0 <HAL_UART_IRQHandler>
}
 801b72c:	bf00      	nop
 801b72e:	3708      	adds	r7, #8
 801b730:	46bd      	mov	sp, r7
 801b732:	bd80      	pop	{r7, pc}
 801b734:	20032138 	.word	0x20032138
 801b738:	200322f8 	.word	0x200322f8

0801b73c <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 801b73c:	b580      	push	{r7, lr}
 801b73e:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_tx);
 801b740:	4802      	ldr	r0, [pc, #8]	; (801b74c <DMA2_Stream6_IRQHandler+0x10>)
 801b742:	f7e6 fceb 	bl	800211c <HAL_DMA_IRQHandler>
}
 801b746:	bf00      	nop
 801b748:	bd80      	pop	{r7, pc}
 801b74a:	bf00      	nop
 801b74c:	20031eac 	.word	0x20031eac

0801b750 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 801b750:	b580      	push	{r7, lr}
 801b752:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_rx);
 801b754:	4802      	ldr	r0, [pc, #8]	; (801b760 <DMA2_Stream2_IRQHandler+0x10>)
 801b756:	f7e6 fce1 	bl	800211c <HAL_DMA_IRQHandler>
}
 801b75a:	bf00      	nop
 801b75c:	bd80      	pop	{r7, pc}
 801b75e:	bf00      	nop
 801b760:	20031fcc 	.word	0x20031fcc

0801b764 <TIM3_IRQHandler>:

/**
 * @brief This function handles Timer 3 global interrupt.
 */
void TIM3_IRQHandler (void)
{
 801b764:	b580      	push	{r7, lr}
 801b766:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 801b768:	4805      	ldr	r0, [pc, #20]	; (801b780 <TIM3_IRQHandler+0x1c>)
 801b76a:	f7ed f95b 	bl	8008a24 <HAL_TIM_IRQHandler>
	TIM3_Stop();
 801b76e:	f7fd f97f 	bl	8018a70 <TIM3_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 801b772:	4b04      	ldr	r3, [pc, #16]	; (801b784 <TIM3_IRQHandler+0x20>)
 801b774:	2201      	movs	r2, #1
 801b776:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM3_Start();
 801b778:	f7fd f984 	bl	8018a84 <TIM3_Start>
}
 801b77c:	bf00      	nop
 801b77e:	bd80      	pop	{r7, pc}
 801b780:	20031554 	.word	0x20031554
 801b784:	200212f8 	.word	0x200212f8

0801b788 <TIM4_IRQHandler>:

/**
 * @brief This function handles Timer 4 global interrupt.
 */
void TIM4_IRQHandler (void)
{
 801b788:	b580      	push	{r7, lr}
 801b78a:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 801b78c:	4805      	ldr	r0, [pc, #20]	; (801b7a4 <TIM4_IRQHandler+0x1c>)
 801b78e:	f7ed f949 	bl	8008a24 <HAL_TIM_IRQHandler>
	TIM4_Stop();
 801b792:	f7fd f981 	bl	8018a98 <TIM4_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 801b796:	4b04      	ldr	r3, [pc, #16]	; (801b7a8 <TIM4_IRQHandler+0x20>)
 801b798:	2201      	movs	r2, #1
 801b79a:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM4_Start();
 801b79c:	f7fd f986 	bl	8018aac <TIM4_Start>
}
 801b7a0:	bf00      	nop
 801b7a2:	bd80      	pop	{r7, pc}
 801b7a4:	20031554 	.word	0x20031554
 801b7a8:	200212f8 	.word	0x200212f8

0801b7ac <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801b7ac:	b480      	push	{r7}
 801b7ae:	b083      	sub	sp, #12
 801b7b0:	af00      	add	r7, sp, #0
 801b7b2:	6078      	str	r0, [r7, #4]
	{
		//debug = Config_RX_Buffer[0];

	}

	__HAL_UART_FLUSH_DRREGISTER(huart); // Clear the buffer to prevent overrun
 801b7b4:	687b      	ldr	r3, [r7, #4]
 801b7b6:	681b      	ldr	r3, [r3, #0]
 801b7b8:	687a      	ldr	r2, [r7, #4]
 801b7ba:	6812      	ldr	r2, [r2, #0]
 801b7bc:	6992      	ldr	r2, [r2, #24]
 801b7be:	f042 0208 	orr.w	r2, r2, #8
 801b7c2:	619a      	str	r2, [r3, #24]
 801b7c4:	687b      	ldr	r3, [r7, #4]
 801b7c6:	681b      	ldr	r3, [r3, #0]
 801b7c8:	687a      	ldr	r2, [r7, #4]
 801b7ca:	6812      	ldr	r2, [r2, #0]
 801b7cc:	6992      	ldr	r2, [r2, #24]
 801b7ce:	f042 0210 	orr.w	r2, r2, #16
 801b7d2:	619a      	str	r2, [r3, #24]
}
 801b7d4:	bf00      	nop
 801b7d6:	370c      	adds	r7, #12
 801b7d8:	46bd      	mov	sp, r7
 801b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b7de:	4770      	bx	lr

0801b7e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 801b7e0:	b480      	push	{r7}
 801b7e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 801b7e4:	4a15      	ldr	r2, [pc, #84]	; (801b83c <SystemInit+0x5c>)
 801b7e6:	4b15      	ldr	r3, [pc, #84]	; (801b83c <SystemInit+0x5c>)
 801b7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801b7ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801b7f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 801b7f4:	4a12      	ldr	r2, [pc, #72]	; (801b840 <SystemInit+0x60>)
 801b7f6:	4b12      	ldr	r3, [pc, #72]	; (801b840 <SystemInit+0x60>)
 801b7f8:	681b      	ldr	r3, [r3, #0]
 801b7fa:	f043 0301 	orr.w	r3, r3, #1
 801b7fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 801b800:	4b0f      	ldr	r3, [pc, #60]	; (801b840 <SystemInit+0x60>)
 801b802:	2200      	movs	r2, #0
 801b804:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 801b806:	490e      	ldr	r1, [pc, #56]	; (801b840 <SystemInit+0x60>)
 801b808:	4b0d      	ldr	r3, [pc, #52]	; (801b840 <SystemInit+0x60>)
 801b80a:	681a      	ldr	r2, [r3, #0]
 801b80c:	4b0d      	ldr	r3, [pc, #52]	; (801b844 <SystemInit+0x64>)
 801b80e:	4013      	ands	r3, r2
 801b810:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 801b812:	4b0b      	ldr	r3, [pc, #44]	; (801b840 <SystemInit+0x60>)
 801b814:	4a0c      	ldr	r2, [pc, #48]	; (801b848 <SystemInit+0x68>)
 801b816:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 801b818:	4a09      	ldr	r2, [pc, #36]	; (801b840 <SystemInit+0x60>)
 801b81a:	4b09      	ldr	r3, [pc, #36]	; (801b840 <SystemInit+0x60>)
 801b81c:	681b      	ldr	r3, [r3, #0]
 801b81e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801b822:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 801b824:	4b06      	ldr	r3, [pc, #24]	; (801b840 <SystemInit+0x60>)
 801b826:	2200      	movs	r2, #0
 801b828:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801b82a:	4b04      	ldr	r3, [pc, #16]	; (801b83c <SystemInit+0x5c>)
 801b82c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801b830:	609a      	str	r2, [r3, #8]
#endif
}
 801b832:	bf00      	nop
 801b834:	46bd      	mov	sp, r7
 801b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b83a:	4770      	bx	lr
 801b83c:	e000ed00 	.word	0xe000ed00
 801b840:	40023800 	.word	0x40023800
 801b844:	fef6ffff 	.word	0xfef6ffff
 801b848:	24003010 	.word	0x24003010

0801b84c <Delay>:

int status_timout = 0;
uint32_t systic = 0;

void Delay(uint32_t nTime)
{
 801b84c:	b580      	push	{r7, lr}
 801b84e:	b084      	sub	sp, #16
 801b850:	af00      	add	r7, sp, #0
 801b852:	6078      	str	r0, [r7, #4]
	uint32_t TimingDelay = time_now() + nTime;
 801b854:	f000 f81e 	bl	801b894 <time_now>
 801b858:	4602      	mov	r2, r0
 801b85a:	687b      	ldr	r3, [r7, #4]
 801b85c:	4413      	add	r3, r2
 801b85e:	60fb      	str	r3, [r7, #12]
	while(time_now() < TimingDelay)
 801b860:	bf00      	nop
 801b862:	f000 f817 	bl	801b894 <time_now>
 801b866:	4602      	mov	r2, r0
 801b868:	68fb      	ldr	r3, [r7, #12]
 801b86a:	429a      	cmp	r2, r3
 801b86c:	d3f9      	bcc.n	801b862 <Delay+0x16>
	{	
//		__WFI();
	}
}
 801b86e:	bf00      	nop
 801b870:	3710      	adds	r7, #16
 801b872:	46bd      	mov	sp, r7
 801b874:	bd80      	pop	{r7, pc}
	...

0801b878 <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{	
 801b878:	b480      	push	{r7}
 801b87a:	af00      	add	r7, sp, #0
	systic++;		// systic for the state machines.
 801b87c:	4b04      	ldr	r3, [pc, #16]	; (801b890 <TimingDelay_Decrement+0x18>)
 801b87e:	681b      	ldr	r3, [r3, #0]
 801b880:	3301      	adds	r3, #1
 801b882:	4a03      	ldr	r2, [pc, #12]	; (801b890 <TimingDelay_Decrement+0x18>)
 801b884:	6013      	str	r3, [r2, #0]
#ifdef LF_TX_Capable
	LF_send_bits();
#endif
}
 801b886:	bf00      	nop
 801b888:	46bd      	mov	sp, r7
 801b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b88e:	4770      	bx	lr
 801b890:	20020b74 	.word	0x20020b74

0801b894 <time_now>:
		j = 0;
	}
}

uint32_t time_now(void)
{
 801b894:	b480      	push	{r7}
 801b896:	af00      	add	r7, sp, #0
	return systic;
 801b898:	4b03      	ldr	r3, [pc, #12]	; (801b8a8 <time_now+0x14>)
 801b89a:	681b      	ldr	r3, [r3, #0]
}
 801b89c:	4618      	mov	r0, r3
 801b89e:	46bd      	mov	sp, r7
 801b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8a4:	4770      	bx	lr
 801b8a6:	bf00      	nop
 801b8a8:	20020b74 	.word	0x20020b74

0801b8ac <time_since>:

uint32_t time_since(uint32_t time)
{
 801b8ac:	b480      	push	{r7}
 801b8ae:	b083      	sub	sp, #12
 801b8b0:	af00      	add	r7, sp, #0
 801b8b2:	6078      	str	r0, [r7, #4]
	return (uint32_t) MAX((int32_t)systic - (int32_t)time, 0);	
 801b8b4:	4b06      	ldr	r3, [pc, #24]	; (801b8d0 <time_since+0x24>)
 801b8b6:	681b      	ldr	r3, [r3, #0]
 801b8b8:	461a      	mov	r2, r3
 801b8ba:	687b      	ldr	r3, [r7, #4]
 801b8bc:	1ad3      	subs	r3, r2, r3
 801b8be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
}
 801b8c2:	4618      	mov	r0, r3
 801b8c4:	370c      	adds	r7, #12
 801b8c6:	46bd      	mov	sp, r7
 801b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8cc:	4770      	bx	lr
 801b8ce:	bf00      	nop
 801b8d0:	20020b74 	.word	0x20020b74

0801b8d4 <parse_message_UID>:
 */

#include "MasterTagReader.h"

inline uint32_t parse_message_UID(uint8_t* data)
{
 801b8d4:	b480      	push	{r7}
 801b8d6:	b083      	sub	sp, #12
 801b8d8:	af00      	add	r7, sp, #0
 801b8da:	6078      	str	r0, [r7, #4]
	return *(uint32_t*) (data + 1 );
 801b8dc:	687b      	ldr	r3, [r7, #4]
 801b8de:	f8d3 3001 	ldr.w	r3, [r3, #1]
}
 801b8e2:	4618      	mov	r0, r3
 801b8e4:	370c      	adds	r7, #12
 801b8e6:	46bd      	mov	sp, r7
 801b8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8ec:	4770      	bx	lr
	...

0801b8f0 <parse_message_into_TAG>:

void parse_message_into_TAG(_Transpondert* T, uint8_t* data, int len)
{
 801b8f0:	b580      	push	{r7, lr}
 801b8f2:	b084      	sub	sp, #16
 801b8f4:	af00      	add	r7, sp, #0
 801b8f6:	60f8      	str	r0, [r7, #12]
 801b8f8:	60b9      	str	r1, [r7, #8]
 801b8fa:	607a      	str	r2, [r7, #4]
	T->UID = parse_message_UID(data);
 801b8fc:	68b8      	ldr	r0, [r7, #8]
 801b8fe:	f7ff ffe9 	bl	801b8d4 <parse_message_UID>
 801b902:	4602      	mov	r2, r0
 801b904:	68fb      	ldr	r3, [r7, #12]
 801b906:	601a      	str	r2, [r3, #0]

	if (len == 8)
 801b908:	687b      	ldr	r3, [r7, #4]
 801b90a:	2b08      	cmp	r3, #8
 801b90c:	d166      	bne.n	801b9dc <parse_message_into_TAG+0xec>
	{
		if (data[0] == 'p') // shortened tag poll response
 801b90e:	68bb      	ldr	r3, [r7, #8]
 801b910:	781b      	ldrb	r3, [r3, #0]
 801b912:	2b70      	cmp	r3, #112	; 0x70
 801b914:	d11f      	bne.n	801b956 <parse_message_into_TAG+0x66>
		{
			T->type = data[5];
 801b916:	68bb      	ldr	r3, [r7, #8]
 801b918:	795a      	ldrb	r2, [r3, #5]
 801b91a:	68fb      	ldr	r3, [r7, #12]
 801b91c:	711a      	strb	r2, [r3, #4]
			T->last_seen = time_now() + data[6] * 1000;
 801b91e:	f7ff ffb9 	bl	801b894 <time_now>
 801b922:	4602      	mov	r2, r0
 801b924:	68bb      	ldr	r3, [r7, #8]
 801b926:	3306      	adds	r3, #6
 801b928:	781b      	ldrb	r3, [r3, #0]
 801b92a:	4619      	mov	r1, r3
 801b92c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801b930:	fb03 f301 	mul.w	r3, r3, r1
 801b934:	441a      	add	r2, r3
 801b936:	68fb      	ldr	r3, [r7, #12]
 801b938:	60da      	str	r2, [r3, #12]
			T->kind = data[7];
 801b93a:	68bb      	ldr	r3, [r7, #8]
 801b93c:	3307      	adds	r3, #7
 801b93e:	781a      	ldrb	r2, [r3, #0]
 801b940:	68fb      	ldr	r3, [r7, #12]
 801b942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			T->LF.RSSI = -1;
 801b946:	68fb      	ldr	r3, [r7, #12]
 801b948:	22ff      	movs	r2, #255	; 0xff
 801b94a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->Dist = 0;
 801b94e:	68fb      	ldr	r3, [r7, #12]
 801b950:	2200      	movs	r2, #0
 801b952:	83da      	strh	r2, [r3, #30]
				strncpy(T->name, (char*)&data[58], MIN(STR_MAX, len-58));
			}
#endif
		}
	}
}
 801b954:	e179      	b.n	801bc4a <parse_message_into_TAG+0x35a>
		else if (data[0] == 1) // shortened auto-forward rf ping
 801b956:	68bb      	ldr	r3, [r7, #8]
 801b958:	781b      	ldrb	r3, [r3, #0]
 801b95a:	2b01      	cmp	r3, #1
 801b95c:	d11a      	bne.n	801b994 <parse_message_into_TAG+0xa4>
			T->type = data[5];
 801b95e:	68bb      	ldr	r3, [r7, #8]
 801b960:	795a      	ldrb	r2, [r3, #5]
 801b962:	68fb      	ldr	r3, [r7, #12]
 801b964:	711a      	strb	r2, [r3, #4]
			T->rssi = data[6];
 801b966:	68bb      	ldr	r3, [r7, #8]
 801b968:	799a      	ldrb	r2, [r3, #6]
 801b96a:	68fb      	ldr	r3, [r7, #12]
 801b96c:	71da      	strb	r2, [r3, #7]
			T->last_seen = time_now();
 801b96e:	f7ff ff91 	bl	801b894 <time_now>
 801b972:	4602      	mov	r2, r0
 801b974:	68fb      	ldr	r3, [r7, #12]
 801b976:	60da      	str	r2, [r3, #12]
			T->kind = data[7];
 801b978:	68bb      	ldr	r3, [r7, #8]
 801b97a:	3307      	adds	r3, #7
 801b97c:	781a      	ldrb	r2, [r3, #0]
 801b97e:	68fb      	ldr	r3, [r7, #12]
 801b980:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			T->LF.RSSI = -1;
 801b984:	68fb      	ldr	r3, [r7, #12]
 801b986:	22ff      	movs	r2, #255	; 0xff
 801b988:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->Dist = 0;
 801b98c:	68fb      	ldr	r3, [r7, #12]
 801b98e:	2200      	movs	r2, #0
 801b990:	83da      	strh	r2, [r3, #30]
}
 801b992:	e15a      	b.n	801bc4a <parse_message_into_TAG+0x35a>
		else if (data[0] == 2) // shortened auto-forward lf response
 801b994:	68bb      	ldr	r3, [r7, #8]
 801b996:	781b      	ldrb	r3, [r3, #0]
 801b998:	2b02      	cmp	r3, #2
 801b99a:	f040 8156 	bne.w	801bc4a <parse_message_into_TAG+0x35a>
			T->type = data[5];
 801b99e:	68bb      	ldr	r3, [r7, #8]
 801b9a0:	795a      	ldrb	r2, [r3, #5]
 801b9a2:	68fb      	ldr	r3, [r7, #12]
 801b9a4:	711a      	strb	r2, [r3, #4]
			T->LF.RSSI = data[6];
 801b9a6:	68bb      	ldr	r3, [r7, #8]
 801b9a8:	3306      	adds	r3, #6
 801b9aa:	781b      	ldrb	r3, [r3, #0]
 801b9ac:	b25a      	sxtb	r2, r3
 801b9ae:	68fb      	ldr	r3, [r7, #12]
 801b9b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			T->LF.last_LF = time_now();
 801b9b4:	f7ff ff6e 	bl	801b894 <time_now>
 801b9b8:	4602      	mov	r2, r0
 801b9ba:	68fb      	ldr	r3, [r7, #12]
 801b9bc:	62da      	str	r2, [r3, #44]	; 0x2c
			T->LF.SlaveID = (data[7] & 0x0F);
 801b9be:	68bb      	ldr	r3, [r7, #8]
 801b9c0:	3307      	adds	r3, #7
 801b9c2:	781b      	ldrb	r3, [r3, #0]
 801b9c4:	f003 030f 	and.w	r3, r3, #15
 801b9c8:	b2da      	uxtb	r2, r3
 801b9ca:	68fb      	ldr	r3, [r7, #12]
 801b9cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			T->last_seen = time_now();
 801b9d0:	f7ff ff60 	bl	801b894 <time_now>
 801b9d4:	4602      	mov	r2, r0
 801b9d6:	68fb      	ldr	r3, [r7, #12]
 801b9d8:	60da      	str	r2, [r3, #12]
}
 801b9da:	e136      	b.n	801bc4a <parse_message_into_TAG+0x35a>
	else if (len >= 20)
 801b9dc:	687b      	ldr	r3, [r7, #4]
 801b9de:	2b13      	cmp	r3, #19
 801b9e0:	f340 8133 	ble.w	801bc4a <parse_message_into_TAG+0x35a>
		T->type = data[5];
 801b9e4:	68bb      	ldr	r3, [r7, #8]
 801b9e6:	795a      	ldrb	r2, [r3, #5]
 801b9e8:	68fb      	ldr	r3, [r7, #12]
 801b9ea:	711a      	strb	r2, [r3, #4]
		T->volts = data[6];
 801b9ec:	68bb      	ldr	r3, [r7, #8]
 801b9ee:	799a      	ldrb	r2, [r3, #6]
 801b9f0:	68fb      	ldr	r3, [r7, #12]
 801b9f2:	721a      	strb	r2, [r3, #8]
		T->last_seen = MAX((long )time_now() - data[7] * 1000, 0);
 801b9f4:	f7ff ff4e 	bl	801b894 <time_now>
 801b9f8:	4603      	mov	r3, r0
 801b9fa:	461a      	mov	r2, r3
 801b9fc:	68bb      	ldr	r3, [r7, #8]
 801b9fe:	3307      	adds	r3, #7
 801ba00:	781b      	ldrb	r3, [r3, #0]
 801ba02:	4619      	mov	r1, r3
 801ba04:	4b93      	ldr	r3, [pc, #588]	; (801bc54 <parse_message_into_TAG+0x364>)
 801ba06:	fb03 f301 	mul.w	r3, r3, r1
 801ba0a:	4413      	add	r3, r2
 801ba0c:	2b00      	cmp	r3, #0
 801ba0e:	dd0d      	ble.n	801ba2c <parse_message_into_TAG+0x13c>
 801ba10:	f7ff ff40 	bl	801b894 <time_now>
 801ba14:	4603      	mov	r3, r0
 801ba16:	461a      	mov	r2, r3
 801ba18:	68bb      	ldr	r3, [r7, #8]
 801ba1a:	3307      	adds	r3, #7
 801ba1c:	781b      	ldrb	r3, [r3, #0]
 801ba1e:	4619      	mov	r1, r3
 801ba20:	4b8c      	ldr	r3, [pc, #560]	; (801bc54 <parse_message_into_TAG+0x364>)
 801ba22:	fb03 f301 	mul.w	r3, r3, r1
 801ba26:	4413      	add	r3, r2
 801ba28:	461a      	mov	r2, r3
 801ba2a:	e000      	b.n	801ba2e <parse_message_into_TAG+0x13e>
 801ba2c:	2200      	movs	r2, #0
 801ba2e:	68fb      	ldr	r3, [r7, #12]
 801ba30:	60da      	str	r2, [r3, #12]
		T->kind = data[8];
 801ba32:	68bb      	ldr	r3, [r7, #8]
 801ba34:	3308      	adds	r3, #8
 801ba36:	781a      	ldrb	r2, [r3, #0]
 801ba38:	68fb      	ldr	r3, [r7, #12]
 801ba3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		T->status = data[9];
 801ba3e:	68bb      	ldr	r3, [r7, #8]
 801ba40:	7a5a      	ldrb	r2, [r3, #9]
 801ba42:	68fb      	ldr	r3, [r7, #12]
 801ba44:	719a      	strb	r2, [r3, #6]
		T->VehicleID = *(uint32_t*) (data + 10);
 801ba46:	68bb      	ldr	r3, [r7, #8]
 801ba48:	f8d3 200a 	ldr.w	r2, [r3, #10]
 801ba4c:	68fb      	ldr	r3, [r7, #12]
 801ba4e:	611a      	str	r2, [r3, #16]
		T->SlaveID = data[14];
 801ba50:	68bb      	ldr	r3, [r7, #8]
 801ba52:	7b9a      	ldrb	r2, [r3, #14]
 801ba54:	68fb      	ldr	r3, [r7, #12]
 801ba56:	725a      	strb	r2, [r3, #9]
		T->LF.VehicleID = *(uint16_t*) (data + 15);
 801ba58:	68bb      	ldr	r3, [r7, #8]
 801ba5a:	330f      	adds	r3, #15
 801ba5c:	881b      	ldrh	r3, [r3, #0]
 801ba5e:	461a      	mov	r2, r3
 801ba60:	68fb      	ldr	r3, [r7, #12]
 801ba62:	629a      	str	r2, [r3, #40]	; 0x28
		T->LF.SlaveID = data[17];
 801ba64:	68bb      	ldr	r3, [r7, #8]
 801ba66:	7c5a      	ldrb	r2, [r3, #17]
 801ba68:	68fb      	ldr	r3, [r7, #12]
 801ba6a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		T->rssi = data[18];
 801ba6e:	68bb      	ldr	r3, [r7, #8]
 801ba70:	7c9a      	ldrb	r2, [r3, #18]
 801ba72:	68fb      	ldr	r3, [r7, #12]
 801ba74:	71da      	strb	r2, [r3, #7]
		T->LF.RSSI = data[19];
 801ba76:	68bb      	ldr	r3, [r7, #8]
 801ba78:	3313      	adds	r3, #19
 801ba7a:	781b      	ldrb	r3, [r3, #0]
 801ba7c:	b25a      	sxtb	r2, r3
 801ba7e:	68fb      	ldr	r3, [r7, #12]
 801ba80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		T->group = data[20];
 801ba84:	68bb      	ldr	r3, [r7, #8]
 801ba86:	7d1a      	ldrb	r2, [r3, #20]
 801ba88:	68fb      	ldr	r3, [r7, #12]
 801ba8a:	715a      	strb	r2, [r3, #5]
		if (T->kind == Ranging)
 801ba8c:	68fb      	ldr	r3, [r7, #12]
 801ba8e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801ba92:	2b02      	cmp	r3, #2
 801ba94:	d127      	bne.n	801bae6 <parse_message_into_TAG+0x1f6>
			T->Dist = *(uint16_t*) (data + 21);
 801ba96:	68bb      	ldr	r3, [r7, #8]
 801ba98:	3315      	adds	r3, #21
 801ba9a:	881b      	ldrh	r3, [r3, #0]
 801ba9c:	b21a      	sxth	r2, r3
 801ba9e:	68fb      	ldr	r3, [r7, #12]
 801baa0:	83da      	strh	r2, [r3, #30]
			T->last_ranged = MAX((long )time_now() - data[21] * 1000, 0);
 801baa2:	f7ff fef7 	bl	801b894 <time_now>
 801baa6:	4603      	mov	r3, r0
 801baa8:	461a      	mov	r2, r3
 801baaa:	68bb      	ldr	r3, [r7, #8]
 801baac:	3315      	adds	r3, #21
 801baae:	781b      	ldrb	r3, [r3, #0]
 801bab0:	4619      	mov	r1, r3
 801bab2:	4b68      	ldr	r3, [pc, #416]	; (801bc54 <parse_message_into_TAG+0x364>)
 801bab4:	fb03 f301 	mul.w	r3, r3, r1
 801bab8:	4413      	add	r3, r2
 801baba:	2b00      	cmp	r3, #0
 801babc:	dd0d      	ble.n	801bada <parse_message_into_TAG+0x1ea>
 801babe:	f7ff fee9 	bl	801b894 <time_now>
 801bac2:	4603      	mov	r3, r0
 801bac4:	461a      	mov	r2, r3
 801bac6:	68bb      	ldr	r3, [r7, #8]
 801bac8:	3315      	adds	r3, #21
 801baca:	781b      	ldrb	r3, [r3, #0]
 801bacc:	4619      	mov	r1, r3
 801bace:	4b61      	ldr	r3, [pc, #388]	; (801bc54 <parse_message_into_TAG+0x364>)
 801bad0:	fb03 f301 	mul.w	r3, r3, r1
 801bad4:	4413      	add	r3, r2
 801bad6:	461a      	mov	r2, r3
 801bad8:	e000      	b.n	801badc <parse_message_into_TAG+0x1ec>
 801bada:	2200      	movs	r2, #0
 801badc:	68fb      	ldr	r3, [r7, #12]
 801bade:	619a      	str	r2, [r3, #24]
			T->rssi = 0;
 801bae0:	68fb      	ldr	r3, [r7, #12]
 801bae2:	2200      	movs	r2, #0
 801bae4:	71da      	strb	r2, [r3, #7]
		T->LF.last_LF = MAX((long )time_now() - data[21] * 1000, 0);
 801bae6:	f7ff fed5 	bl	801b894 <time_now>
 801baea:	4603      	mov	r3, r0
 801baec:	461a      	mov	r2, r3
 801baee:	68bb      	ldr	r3, [r7, #8]
 801baf0:	3315      	adds	r3, #21
 801baf2:	781b      	ldrb	r3, [r3, #0]
 801baf4:	4619      	mov	r1, r3
 801baf6:	4b57      	ldr	r3, [pc, #348]	; (801bc54 <parse_message_into_TAG+0x364>)
 801baf8:	fb03 f301 	mul.w	r3, r3, r1
 801bafc:	4413      	add	r3, r2
 801bafe:	2b00      	cmp	r3, #0
 801bb00:	dd0d      	ble.n	801bb1e <parse_message_into_TAG+0x22e>
 801bb02:	f7ff fec7 	bl	801b894 <time_now>
 801bb06:	4603      	mov	r3, r0
 801bb08:	461a      	mov	r2, r3
 801bb0a:	68bb      	ldr	r3, [r7, #8]
 801bb0c:	3315      	adds	r3, #21
 801bb0e:	781b      	ldrb	r3, [r3, #0]
 801bb10:	4619      	mov	r1, r3
 801bb12:	4b50      	ldr	r3, [pc, #320]	; (801bc54 <parse_message_into_TAG+0x364>)
 801bb14:	fb03 f301 	mul.w	r3, r3, r1
 801bb18:	4413      	add	r3, r2
 801bb1a:	461a      	mov	r2, r3
 801bb1c:	e000      	b.n	801bb20 <parse_message_into_TAG+0x230>
 801bb1e:	2200      	movs	r2, #0
 801bb20:	68fb      	ldr	r3, [r7, #12]
 801bb22:	62da      	str	r2, [r3, #44]	; 0x2c
		T->FirmwareRev = 0x7F & data[22];
 801bb24:	68bb      	ldr	r3, [r7, #8]
 801bb26:	3316      	adds	r3, #22
 801bb28:	781b      	ldrb	r3, [r3, #0]
 801bb2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801bb2e:	b2da      	uxtb	r2, r3
 801bb30:	68fb      	ldr	r3, [r7, #12]
 801bb32:	f883 2020 	strb.w	r2, [r3, #32]
		T->ManTagAck = data[23];
 801bb36:	68bb      	ldr	r3, [r7, #8]
 801bb38:	7dda      	ldrb	r2, [r3, #23]
 801bb3a:	68fb      	ldr	r3, [r7, #12]
 801bb3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		T->Reverse = data[24];
 801bb40:	68bb      	ldr	r3, [r7, #8]
 801bb42:	7e1a      	ldrb	r2, [r3, #24]
 801bb44:	68fb      	ldr	r3, [r7, #12]
 801bb46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		T->V_lenght = data[25];
 801bb4a:	68bb      	ldr	r3, [r7, #8]
 801bb4c:	7e5a      	ldrb	r2, [r3, #25]
 801bb4e:	68fb      	ldr	r3, [r7, #12]
 801bb50:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
		T->V_Width = data[26];
 801bb54:	68bb      	ldr	r3, [r7, #8]
 801bb56:	7e9a      	ldrb	r2, [r3, #26]
 801bb58:	68fb      	ldr	r3, [r7, #12]
 801bb5a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		T->Stopping_dist = data[27];
 801bb5e:	68bb      	ldr	r3, [r7, #8]
 801bb60:	7eda      	ldrb	r2, [r3, #27]
 801bb62:	68fb      	ldr	r3, [r7, #12]
 801bb64:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (T->kind == Pulse)
 801bb68:	68fb      	ldr	r3, [r7, #12]
 801bb6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801bb6e:	2b03      	cmp	r3, #3
 801bb70:	d11f      	bne.n	801bbb2 <parse_message_into_TAG+0x2c2>
			if (data[21] != 0xFF)
 801bb72:	68bb      	ldr	r3, [r7, #8]
 801bb74:	3315      	adds	r3, #21
 801bb76:	781b      	ldrb	r3, [r3, #0]
 801bb78:	2bff      	cmp	r3, #255	; 0xff
 801bb7a:	d009      	beq.n	801bb90 <parse_message_into_TAG+0x2a0>
				T->LF.RSSI++;
 801bb7c:	68fb      	ldr	r3, [r7, #12]
 801bb7e:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 801bb82:	b2db      	uxtb	r3, r3
 801bb84:	3301      	adds	r3, #1
 801bb86:	b2db      	uxtb	r3, r3
 801bb88:	b25a      	sxtb	r2, r3
 801bb8a:	68fb      	ldr	r3, [r7, #12]
 801bb8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			if(len > 28)
 801bb90:	687b      	ldr	r3, [r7, #4]
 801bb92:	2b1c      	cmp	r3, #28
 801bb94:	dd0d      	ble.n	801bbb2 <parse_message_into_TAG+0x2c2>
				strncpy(T->name, (char*)&data[28], MIN(STR_MAX, len-28));
 801bb96:	68fb      	ldr	r3, [r7, #12]
 801bb98:	f103 0055 	add.w	r0, r3, #85	; 0x55
 801bb9c:	68bb      	ldr	r3, [r7, #8]
 801bb9e:	f103 011c 	add.w	r1, r3, #28
 801bba2:	687b      	ldr	r3, [r7, #4]
 801bba4:	3b1c      	subs	r3, #28
 801bba6:	2b0f      	cmp	r3, #15
 801bba8:	bfa8      	it	ge
 801bbaa:	230f      	movge	r3, #15
 801bbac:	461a      	mov	r2, r3
 801bbae:	f001 f834 	bl	801cc1a <strncpy>
		if (T->kind == Pulse_GPS)
 801bbb2:	68fb      	ldr	r3, [r7, #12]
 801bbb4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801bbb8:	2b05      	cmp	r3, #5
 801bbba:	d146      	bne.n	801bc4a <parse_message_into_TAG+0x35a>
			memcpy(&T->GPS_Data.Longitude, data + 28, 4);
 801bbbc:	68fb      	ldr	r3, [r7, #12]
 801bbbe:	3330      	adds	r3, #48	; 0x30
 801bbc0:	68ba      	ldr	r2, [r7, #8]
 801bbc2:	321c      	adds	r2, #28
 801bbc4:	6812      	ldr	r2, [r2, #0]
 801bbc6:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.Latitude, data + 32, 4);
 801bbc8:	68fb      	ldr	r3, [r7, #12]
 801bbca:	3334      	adds	r3, #52	; 0x34
 801bbcc:	68ba      	ldr	r2, [r7, #8]
 801bbce:	3220      	adds	r2, #32
 801bbd0:	6812      	ldr	r2, [r2, #0]
 801bbd2:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.VerticalAccuracy, data + 36, 4);
 801bbd4:	68fb      	ldr	r3, [r7, #12]
 801bbd6:	3340      	adds	r3, #64	; 0x40
 801bbd8:	68ba      	ldr	r2, [r7, #8]
 801bbda:	3224      	adds	r2, #36	; 0x24
 801bbdc:	6812      	ldr	r2, [r2, #0]
 801bbde:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.HorizontalAccuracy, data + 40, 4);
 801bbe0:	68fb      	ldr	r3, [r7, #12]
 801bbe2:	333c      	adds	r3, #60	; 0x3c
 801bbe4:	68ba      	ldr	r2, [r7, #8]
 801bbe6:	3228      	adds	r2, #40	; 0x28
 801bbe8:	6812      	ldr	r2, [r2, #0]
 801bbea:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.Speed, data + 44, 4);
 801bbec:	68fb      	ldr	r3, [r7, #12]
 801bbee:	3344      	adds	r3, #68	; 0x44
 801bbf0:	68ba      	ldr	r2, [r7, #8]
 801bbf2:	322c      	adds	r2, #44	; 0x2c
 801bbf4:	6812      	ldr	r2, [r2, #0]
 801bbf6:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.HeadingVehicle, data + 48, 4);
 801bbf8:	68fb      	ldr	r3, [r7, #12]
 801bbfa:	3348      	adds	r3, #72	; 0x48
 801bbfc:	68ba      	ldr	r2, [r7, #8]
 801bbfe:	3230      	adds	r2, #48	; 0x30
 801bc00:	6812      	ldr	r2, [r2, #0]
 801bc02:	601a      	str	r2, [r3, #0]
			memcpy(&T->GPS_Data.FixType, data + 52, 1);
 801bc04:	68fb      	ldr	r3, [r7, #12]
 801bc06:	334c      	adds	r3, #76	; 0x4c
 801bc08:	68ba      	ldr	r2, [r7, #8]
 801bc0a:	3234      	adds	r2, #52	; 0x34
 801bc0c:	7812      	ldrb	r2, [r2, #0]
 801bc0e:	701a      	strb	r2, [r3, #0]
			memcpy(&T->GPS_Data.FixAge, data + 53, 1);
 801bc10:	68fb      	ldr	r3, [r7, #12]
 801bc12:	334d      	adds	r3, #77	; 0x4d
 801bc14:	68ba      	ldr	r2, [r7, #8]
 801bc16:	3235      	adds	r2, #53	; 0x35
 801bc18:	7812      	ldrb	r2, [r2, #0]
 801bc1a:	701a      	strb	r2, [r3, #0]
			memcpy(&T->GPS_Data.SeaLevel, data + 54, 4);
 801bc1c:	68fb      	ldr	r3, [r7, #12]
 801bc1e:	3338      	adds	r3, #56	; 0x38
 801bc20:	68ba      	ldr	r2, [r7, #8]
 801bc22:	3236      	adds	r2, #54	; 0x36
 801bc24:	6812      	ldr	r2, [r2, #0]
 801bc26:	601a      	str	r2, [r3, #0]
			if(len > 58)
 801bc28:	687b      	ldr	r3, [r7, #4]
 801bc2a:	2b3a      	cmp	r3, #58	; 0x3a
 801bc2c:	dd0d      	ble.n	801bc4a <parse_message_into_TAG+0x35a>
				strncpy(T->name, (char*)&data[58], MIN(STR_MAX, len-58));
 801bc2e:	68fb      	ldr	r3, [r7, #12]
 801bc30:	f103 0055 	add.w	r0, r3, #85	; 0x55
 801bc34:	68bb      	ldr	r3, [r7, #8]
 801bc36:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 801bc3a:	687b      	ldr	r3, [r7, #4]
 801bc3c:	3b3a      	subs	r3, #58	; 0x3a
 801bc3e:	2b0f      	cmp	r3, #15
 801bc40:	bfa8      	it	ge
 801bc42:	230f      	movge	r3, #15
 801bc44:	461a      	mov	r2, r3
 801bc46:	f000 ffe8 	bl	801cc1a <strncpy>
}
 801bc4a:	bf00      	nop
 801bc4c:	3710      	adds	r7, #16
 801bc4e:	46bd      	mov	sp, r7
 801bc50:	bd80      	pop	{r7, pc}
 801bc52:	bf00      	nop
 801bc54:	fffffc18 	.word	0xfffffc18

0801bc58 <bytes_available>:
uint8_t remote_message[60];					// inbound data from a remote tag via data forwarding. introduced V11.

vision_device Readers[Reader_input_buffer_size];	//Added CANTag

static int bytes_available(vision_device* reader)
{
 801bc58:	b580      	push	{r7, lr}
 801bc5a:	b084      	sub	sp, #16
 801bc5c:	af00      	add	r7, sp, #0
 801bc5e:	6078      	str	r0, [r7, #4]
	int bytes_available;
	int vision_WRptr = Vision_GetWRptr(reader);
 801bc60:	6878      	ldr	r0, [r7, #4]
 801bc62:	f7f6 fbd3 	bl	801240c <Vision_GetWRptr>
 801bc66:	60f8      	str	r0, [r7, #12]
	bytes_available = VISION_BUF_MASK & (vision_WRptr - reader->vision_RDptr);
 801bc68:	687b      	ldr	r3, [r7, #4]
 801bc6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bc6c:	68fa      	ldr	r2, [r7, #12]
 801bc6e:	1ad3      	subs	r3, r2, r3
 801bc70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bc74:	60bb      	str	r3, [r7, #8]
	return bytes_available;
 801bc76:	68bb      	ldr	r3, [r7, #8]
}
 801bc78:	4618      	mov	r0, r3
 801bc7a:	3710      	adds	r7, #16
 801bc7c:	46bd      	mov	sp, r7
 801bc7e:	bd80      	pop	{r7, pc}

0801bc80 <consume_bytes>:

static void consume_bytes(int count, vision_device* reader)
{
 801bc80:	b480      	push	{r7}
 801bc82:	b083      	sub	sp, #12
 801bc84:	af00      	add	r7, sp, #0
 801bc86:	6078      	str	r0, [r7, #4]
 801bc88:	6039      	str	r1, [r7, #0]
	reader->vision_RDptr = (VISION_BUF_MASK) & (reader->vision_RDptr+count);				////**** check how many byts need to be consumed....
 801bc8a:	683b      	ldr	r3, [r7, #0]
 801bc8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801bc8e:	687b      	ldr	r3, [r7, #4]
 801bc90:	4413      	add	r3, r2
 801bc92:	f3c3 020c 	ubfx	r2, r3, #0, #13
 801bc96:	683b      	ldr	r3, [r7, #0]
 801bc98:	63da      	str	r2, [r3, #60]	; 0x3c
}
 801bc9a:	bf00      	nop
 801bc9c:	370c      	adds	r7, #12
 801bc9e:	46bd      	mov	sp, r7
 801bca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bca4:	4770      	bx	lr

0801bca6 <getbyte>:

static uint8_t getbyte(int offset, vision_device* reader)
{
 801bca6:	b480      	push	{r7}
 801bca8:	b083      	sub	sp, #12
 801bcaa:	af00      	add	r7, sp, #0
 801bcac:	6078      	str	r0, [r7, #4]
 801bcae:	6039      	str	r1, [r7, #0]
	return reader->vision_inbuf[(VISION_BUF_MASK) & (reader->vision_RDptr + offset)];\
 801bcb0:	683b      	ldr	r3, [r7, #0]
 801bcb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801bcb4:	683b      	ldr	r3, [r7, #0]
 801bcb6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 801bcb8:	687b      	ldr	r3, [r7, #4]
 801bcba:	440b      	add	r3, r1
 801bcbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bcc0:	4413      	add	r3, r2
 801bcc2:	781b      	ldrb	r3, [r3, #0]
 801bcc4:	4618      	mov	r0, r3
 801bcc6:	370c      	adds	r7, #12
 801bcc8:	46bd      	mov	sp, r7
 801bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bcce:	4770      	bx	lr

0801bcd0 <vision_get_message>:
}

uint8_t* vision_get_message(int len, vision_device* reader)
{
 801bcd0:	b580      	push	{r7, lr}
 801bcd2:	b084      	sub	sp, #16
 801bcd4:	af00      	add	r7, sp, #0
 801bcd6:	6078      	str	r0, [r7, #4]
 801bcd8:	6039      	str	r1, [r7, #0]
	int i;

	if (Vision_GetWRptr(reader) > reader->vision_RDptr)	// we're in the middle of the buffer, no overflow.
 801bcda:	6838      	ldr	r0, [r7, #0]
 801bcdc:	f7f6 fb96 	bl	801240c <Vision_GetWRptr>
 801bce0:	4602      	mov	r2, r0
 801bce2:	683b      	ldr	r3, [r7, #0]
 801bce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bce6:	429a      	cmp	r2, r3
 801bce8:	dd07      	ble.n	801bcfa <vision_get_message+0x2a>
		return &reader->vision_inbuf[(VISION_BUF_MASK) & (reader->vision_RDptr)];	// just return the pointer
 801bcea:	683b      	ldr	r3, [r7, #0]
 801bcec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801bcee:	683b      	ldr	r3, [r7, #0]
 801bcf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801bcf2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801bcf6:	4413      	add	r3, r2
 801bcf8:	e016      	b.n	801bd28 <vision_get_message+0x58>
	else									// the message overflows the buffer. 
	{
		for(i=0; i<len+6; i++)
 801bcfa:	2300      	movs	r3, #0
 801bcfc:	60fb      	str	r3, [r7, #12]
 801bcfe:	e00d      	b.n	801bd1c <vision_get_message+0x4c>
			message[i] = getbyte(i, reader);
 801bd00:	6839      	ldr	r1, [r7, #0]
 801bd02:	68f8      	ldr	r0, [r7, #12]
 801bd04:	f7ff ffcf 	bl	801bca6 <getbyte>
 801bd08:	4603      	mov	r3, r0
 801bd0a:	4619      	mov	r1, r3
 801bd0c:	4a08      	ldr	r2, [pc, #32]	; (801bd30 <vision_get_message+0x60>)
 801bd0e:	68fb      	ldr	r3, [r7, #12]
 801bd10:	4413      	add	r3, r2
 801bd12:	460a      	mov	r2, r1
 801bd14:	701a      	strb	r2, [r3, #0]
		for(i=0; i<len+6; i++)
 801bd16:	68fb      	ldr	r3, [r7, #12]
 801bd18:	3301      	adds	r3, #1
 801bd1a:	60fb      	str	r3, [r7, #12]
 801bd1c:	687b      	ldr	r3, [r7, #4]
 801bd1e:	1d9a      	adds	r2, r3, #6
 801bd20:	68fb      	ldr	r3, [r7, #12]
 801bd22:	429a      	cmp	r2, r3
 801bd24:	dcec      	bgt.n	801bd00 <vision_get_message+0x30>
		return message;
 801bd26:	4b02      	ldr	r3, [pc, #8]	; (801bd30 <vision_get_message+0x60>)
	}
}
 801bd28:	4618      	mov	r0, r3
 801bd2a:	3710      	adds	r7, #16
 801bd2c:	46bd      	mov	sp, r7
 801bd2e:	bd80      	pop	{r7, pc}
 801bd30:	20034c14 	.word	0x20034c14

0801bd34 <vision_process>:
	}
}

// this should be run continually to grab the data from the vision device. //added CANTag
int vision_process(vision_device* reader)
{
 801bd34:	b580      	push	{r7, lr}
 801bd36:	b084      	sub	sp, #16
 801bd38:	af00      	add	r7, sp, #0
 801bd3a:	6078      	str	r0, [r7, #4]
	uint8_t len;
	uint8_t* data;
	static int messages = 0;

	// make sure we have a buffer before we continue.
	if(reader->vision_inbuf == NULL)
 801bd3c:	687b      	ldr	r3, [r7, #4]
 801bd3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801bd40:	2b00      	cmp	r3, #0
 801bd42:	d148      	bne.n	801bdd6 <vision_process+0xa2>
		return messages;
 801bd44:	4b2b      	ldr	r3, [pc, #172]	; (801bdf4 <vision_process+0xc0>)
 801bd46:	681b      	ldr	r3, [r3, #0]
 801bd48:	e04f      	b.n	801bdea <vision_process+0xb6>

	while (bytes_available(reader) > 7)				// 7 bytes is minimum command = 6 packet bytes with 1 byte instruction
	{
		if ((getbyte(0, reader) == SOF1) && (getbyte(1, reader) == SOF2))
 801bd4a:	6879      	ldr	r1, [r7, #4]
 801bd4c:	2000      	movs	r0, #0
 801bd4e:	f7ff ffaa 	bl	801bca6 <getbyte>
 801bd52:	4603      	mov	r3, r0
 801bd54:	2b7e      	cmp	r3, #126	; 0x7e
 801bd56:	d13a      	bne.n	801bdce <vision_process+0x9a>
 801bd58:	6879      	ldr	r1, [r7, #4]
 801bd5a:	2001      	movs	r0, #1
 801bd5c:	f7ff ffa3 	bl	801bca6 <getbyte>
 801bd60:	4603      	mov	r3, r0
 801bd62:	2be7      	cmp	r3, #231	; 0xe7
 801bd64:	d133      	bne.n	801bdce <vision_process+0x9a>
		{
			len = getbyte(2, reader);					// read the message length;
 801bd66:	6879      	ldr	r1, [r7, #4]
 801bd68:	2002      	movs	r0, #2
 801bd6a:	f7ff ff9c 	bl	801bca6 <getbyte>
 801bd6e:	4603      	mov	r3, r0
 801bd70:	73fb      	strb	r3, [r7, #15]
			if (bytes_available(reader) < len + 6)	// check if the full message has arrived yet.
 801bd72:	6878      	ldr	r0, [r7, #4]
 801bd74:	f7ff ff70 	bl	801bc58 <bytes_available>
 801bd78:	4602      	mov	r2, r0
 801bd7a:	7bfb      	ldrb	r3, [r7, #15]
 801bd7c:	3306      	adds	r3, #6
 801bd7e:	429a      	cmp	r2, r3
 801bd80:	db30      	blt.n	801bde4 <vision_process+0xb0>
				break;
			else
			{
				// now we know that full a message has arrived.
				data = vision_get_message(len, reader);
 801bd82:	7bfb      	ldrb	r3, [r7, #15]
 801bd84:	6879      	ldr	r1, [r7, #4]
 801bd86:	4618      	mov	r0, r3
 801bd88:	f7ff ffa2 	bl	801bcd0 <vision_get_message>
 801bd8c:	60b8      	str	r0, [r7, #8]
				if (check_frame_crc(data, len))
 801bd8e:	7bfb      	ldrb	r3, [r7, #15]
 801bd90:	4619      	mov	r1, r3
 801bd92:	68b8      	ldr	r0, [r7, #8]
 801bd94:	f000 fba9 	bl	801c4ea <check_frame_crc>
 801bd98:	4603      	mov	r3, r0
 801bd9a:	2b00      	cmp	r3, #0
 801bd9c:	d012      	beq.n	801bdc4 <vision_process+0x90>
				{
					// now we have a confirmed CRC checked message. just process it.  
					vision_parse_message(reader, data + 3, len);
 801bd9e:	68bb      	ldr	r3, [r7, #8]
 801bda0:	3303      	adds	r3, #3
 801bda2:	7bfa      	ldrb	r2, [r7, #15]
 801bda4:	4619      	mov	r1, r3
 801bda6:	6878      	ldr	r0, [r7, #4]
 801bda8:	f000 f826 	bl	801bdf8 <vision_parse_message>
					consume_bytes(len + 6, reader);			// move the read pointer along.
 801bdac:	7bfb      	ldrb	r3, [r7, #15]
 801bdae:	3306      	adds	r3, #6
 801bdb0:	6879      	ldr	r1, [r7, #4]
 801bdb2:	4618      	mov	r0, r3
 801bdb4:	f7ff ff64 	bl	801bc80 <consume_bytes>
					messages++;
 801bdb8:	4b0e      	ldr	r3, [pc, #56]	; (801bdf4 <vision_process+0xc0>)
 801bdba:	681b      	ldr	r3, [r3, #0]
 801bdbc:	3301      	adds	r3, #1
 801bdbe:	4a0d      	ldr	r2, [pc, #52]	; (801bdf4 <vision_process+0xc0>)
 801bdc0:	6013      	str	r3, [r2, #0]
 801bdc2:	e008      	b.n	801bdd6 <vision_process+0xa2>
				}
				else
					consume_bytes(2, reader);				// something went wrong, just carry on checking for a new message
 801bdc4:	6879      	ldr	r1, [r7, #4]
 801bdc6:	2002      	movs	r0, #2
 801bdc8:	f7ff ff5a 	bl	801bc80 <consume_bytes>
			if (bytes_available(reader) < len + 6)	// check if the full message has arrived yet.
 801bdcc:	e003      	b.n	801bdd6 <vision_process+0xa2>
			}
		}
		else
			consume_bytes(1, reader);					// consume a byte and move the pointers
 801bdce:	6879      	ldr	r1, [r7, #4]
 801bdd0:	2001      	movs	r0, #1
 801bdd2:	f7ff ff55 	bl	801bc80 <consume_bytes>
	while (bytes_available(reader) > 7)				// 7 bytes is minimum command = 6 packet bytes with 1 byte instruction
 801bdd6:	6878      	ldr	r0, [r7, #4]
 801bdd8:	f7ff ff3e 	bl	801bc58 <bytes_available>
 801bddc:	4603      	mov	r3, r0
 801bdde:	2b07      	cmp	r3, #7
 801bde0:	dcb3      	bgt.n	801bd4a <vision_process+0x16>
 801bde2:	e000      	b.n	801bde6 <vision_process+0xb2>
				break;
 801bde4:	bf00      	nop
	}
	return messages;
 801bde6:	4b03      	ldr	r3, [pc, #12]	; (801bdf4 <vision_process+0xc0>)
 801bde8:	681b      	ldr	r3, [r3, #0]
}
 801bdea:	4618      	mov	r0, r3
 801bdec:	3710      	adds	r7, #16
 801bdee:	46bd      	mov	sp, r7
 801bdf0:	bd80      	pop	{r7, pc}
 801bdf2:	bf00      	nop
 801bdf4:	20020b78 	.word	0x20020b78

0801bdf8 <vision_parse_message>:
 * @param data
 * @param len
 * @return
 */
int vision_parse_message(vision_device* reader, uint8_t* data, int len)
{
 801bdf8:	b580      	push	{r7, lr}
 801bdfa:	b08a      	sub	sp, #40	; 0x28
 801bdfc:	af00      	add	r7, sp, #0
 801bdfe:	60f8      	str	r0, [r7, #12]
 801be00:	60b9      	str	r1, [r7, #8]
 801be02:	607a      	str	r2, [r7, #4]
	uint32_t UID = 0;
 801be04:	2300      	movs	r3, #0
 801be06:	623b      	str	r3, [r7, #32]
	uint8_t message = data[0];				// grab the message identifier
 801be08:	68bb      	ldr	r3, [r7, #8]
 801be0a:	781b      	ldrb	r3, [r3, #0]
 801be0c:	77fb      	strb	r3, [r7, #31]
	int list_item = 0;
 801be0e:	2300      	movs	r3, #0
 801be10:	61bb      	str	r3, [r7, #24]
	_Transpondert* T;
	static vision_device remote;			// capture remote tag info in this device... for now.
	static int first = 0;

	// the tag log needs to be initialised at startup. 
	if (first == 0)
 801be12:	4b9d      	ldr	r3, [pc, #628]	; (801c088 <vision_parse_message+0x290>)
 801be14:	681b      	ldr	r3, [r3, #0]
 801be16:	2b00      	cmp	r3, #0
 801be18:	d106      	bne.n	801be28 <vision_parse_message+0x30>
	{
		clear_transp_log();
 801be1a:	f000 fa9b 	bl	801c354 <clear_transp_log>
		first++;
 801be1e:	4b9a      	ldr	r3, [pc, #616]	; (801c088 <vision_parse_message+0x290>)
 801be20:	681b      	ldr	r3, [r3, #0]
 801be22:	3301      	adds	r3, #1
 801be24:	4a98      	ldr	r2, [pc, #608]	; (801c088 <vision_parse_message+0x290>)
 801be26:	6013      	str	r3, [r2, #0]
	}

	// starts with R, so this is a remote response. discard the R and remote UID.  
	if (message == 'R')
 801be28:	7ffb      	ldrb	r3, [r7, #31]
 801be2a:	2b52      	cmp	r3, #82	; 0x52
 801be2c:	d10d      	bne.n	801be4a <vision_parse_message+0x52>
	{
		// TODO: use the UID in some way to indicate which remote device this is. Possibly create a new vision_device to handle the remote data...
		reader = &remote;	// point the interpreter to the remote tag struct so it doesnt save remote tag data in our reader's struct
 801be2e:	4b97      	ldr	r3, [pc, #604]	; (801c08c <vision_parse_message+0x294>)
 801be30:	60fb      	str	r3, [r7, #12]
		remote.UID = parse_message_UID(data);
 801be32:	68b8      	ldr	r0, [r7, #8]
 801be34:	f7ff fd4e 	bl	801b8d4 <parse_message_UID>
 801be38:	4602      	mov	r2, r0
 801be3a:	4b94      	ldr	r3, [pc, #592]	; (801c08c <vision_parse_message+0x294>)
 801be3c:	601a      	str	r2, [r3, #0]
		data += 5;			// grab the message in the remove message
 801be3e:	68bb      	ldr	r3, [r7, #8]
 801be40:	3305      	adds	r3, #5
 801be42:	60bb      	str	r3, [r7, #8]
		len -= 5;
 801be44:	687b      	ldr	r3, [r7, #4]
 801be46:	3b05      	subs	r3, #5
 801be48:	607b      	str	r3, [r7, #4]
	}

	message = data[0];
 801be4a:	68bb      	ldr	r3, [r7, #8]
 801be4c:	781b      	ldrb	r3, [r3, #0]
 801be4e:	77fb      	strb	r3, [r7, #31]


	if ((message == 'P') || (message == 'p') || (message == 'A') || (message == 1) || (message == 2)) // ---- Process TAG packets
 801be50:	7ffb      	ldrb	r3, [r7, #31]
 801be52:	2b50      	cmp	r3, #80	; 0x50
 801be54:	d00b      	beq.n	801be6e <vision_parse_message+0x76>
 801be56:	7ffb      	ldrb	r3, [r7, #31]
 801be58:	2b70      	cmp	r3, #112	; 0x70
 801be5a:	d008      	beq.n	801be6e <vision_parse_message+0x76>
 801be5c:	7ffb      	ldrb	r3, [r7, #31]
 801be5e:	2b41      	cmp	r3, #65	; 0x41
 801be60:	d005      	beq.n	801be6e <vision_parse_message+0x76>
 801be62:	7ffb      	ldrb	r3, [r7, #31]
 801be64:	2b01      	cmp	r3, #1
 801be66:	d002      	beq.n	801be6e <vision_parse_message+0x76>
 801be68:	7ffb      	ldrb	r3, [r7, #31]
 801be6a:	2b02      	cmp	r3, #2
 801be6c:	d122      	bne.n	801beb4 <vision_parse_message+0xbc>
	{
		if (len >= 8)
 801be6e:	687b      	ldr	r3, [r7, #4]
 801be70:	2b07      	cmp	r3, #7
 801be72:	f340 81c4 	ble.w	801c1fe <vision_parse_message+0x406>
		{
			UID = parse_message_UID(data);
 801be76:	68b8      	ldr	r0, [r7, #8]
 801be78:	f7ff fd2c 	bl	801b8d4 <parse_message_UID>
 801be7c:	6238      	str	r0, [r7, #32]

			if (UID != 0)
 801be7e:	6a3b      	ldr	r3, [r7, #32]
 801be80:	2b00      	cmp	r3, #0
 801be82:	f000 81bc 	beq.w	801c1fe <vision_parse_message+0x406>
			{
				list_item = get_slot(UID);
 801be86:	6a38      	ldr	r0, [r7, #32]
 801be88:	f000 f9c2 	bl	801c210 <get_slot>
 801be8c:	61b8      	str	r0, [r7, #24]
				T = &transp_log[list_item];
 801be8e:	69ba      	ldr	r2, [r7, #24]
 801be90:	4613      	mov	r3, r2
 801be92:	011b      	lsls	r3, r3, #4
 801be94:	1a9b      	subs	r3, r3, r2
 801be96:	00db      	lsls	r3, r3, #3
 801be98:	4a7d      	ldr	r2, [pc, #500]	; (801c090 <vision_parse_message+0x298>)
 801be9a:	4413      	add	r3, r2
 801be9c:	617b      	str	r3, [r7, #20]
				parse_message_into_TAG(T, data, len);
 801be9e:	687a      	ldr	r2, [r7, #4]
 801bea0:	68b9      	ldr	r1, [r7, #8]
 801bea2:	6978      	ldr	r0, [r7, #20]
 801bea4:	f7ff fd24 	bl	801b8f0 <parse_message_into_TAG>
				if(len == 8)
				{
					T->SlaveID = reader->SlaveID;
				}
#endif
				reader->last_seen = time_now();
 801bea8:	f7ff fcf4 	bl	801b894 <time_now>
 801beac:	4602      	mov	r2, r0
 801beae:	68fb      	ldr	r3, [r7, #12]
 801beb0:	619a      	str	r2, [r3, #24]
		if (len >= 8)
 801beb2:	e1a4      	b.n	801c1fe <vision_parse_message+0x406>
			}
		}
	}
	else if (message == 'h' && len >= 8)		//  ---- Heart-beat message ----
 801beb4:	7ffb      	ldrb	r3, [r7, #31]
 801beb6:	2b68      	cmp	r3, #104	; 0x68
 801beb8:	d10f      	bne.n	801beda <vision_parse_message+0xe2>
 801beba:	687b      	ldr	r3, [r7, #4]
 801bebc:	2b07      	cmp	r3, #7
 801bebe:	dd0c      	ble.n	801beda <vision_parse_message+0xe2>
	{
		UID = parse_message_UID(data);
 801bec0:	68b8      	ldr	r0, [r7, #8]
 801bec2:	f7ff fd07 	bl	801b8d4 <parse_message_UID>
 801bec6:	6238      	str	r0, [r7, #32]
		reader->UID = UID;
 801bec8:	68fb      	ldr	r3, [r7, #12]
 801beca:	6a3a      	ldr	r2, [r7, #32]
 801becc:	601a      	str	r2, [r3, #0]

		reader->last_seen = time_now();
 801bece:	f7ff fce1 	bl	801b894 <time_now>
 801bed2:	4602      	mov	r2, r0
 801bed4:	68fb      	ldr	r3, [r7, #12]
 801bed6:	619a      	str	r2, [r3, #24]
 801bed8:	e192      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'u' && len >= 6)		// ---- Device's UID message ----
 801beda:	7ffb      	ldrb	r3, [r7, #31]
 801bedc:	2b75      	cmp	r3, #117	; 0x75
 801bede:	d115      	bne.n	801bf0c <vision_parse_message+0x114>
 801bee0:	687b      	ldr	r3, [r7, #4]
 801bee2:	2b05      	cmp	r3, #5
 801bee4:	dd12      	ble.n	801bf0c <vision_parse_message+0x114>
	{
		reader->kind = data[1];
 801bee6:	68bb      	ldr	r3, [r7, #8]
 801bee8:	3301      	adds	r3, #1
 801beea:	781a      	ldrb	r2, [r3, #0]
 801beec:	68fb      	ldr	r3, [r7, #12]
 801beee:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
		UID = parse_message_UID(data);
 801bef2:	68b8      	ldr	r0, [r7, #8]
 801bef4:	f7ff fcee 	bl	801b8d4 <parse_message_UID>
 801bef8:	6238      	str	r0, [r7, #32]
		reader->UID = UID;
 801befa:	68fb      	ldr	r3, [r7, #12]
 801befc:	6a3a      	ldr	r2, [r7, #32]
 801befe:	601a      	str	r2, [r3, #0]

		reader->last_seen = time_now();
 801bf00:	f7ff fcc8 	bl	801b894 <time_now>
 801bf04:	4602      	mov	r2, r0
 801bf06:	68fb      	ldr	r3, [r7, #12]
 801bf08:	619a      	str	r2, [r3, #24]
 801bf0a:	e179      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'v' && len == 3)		// ---- Firmware revision message ----
 801bf0c:	7ffb      	ldrb	r3, [r7, #31]
 801bf0e:	2b76      	cmp	r3, #118	; 0x76
 801bf10:	d112      	bne.n	801bf38 <vision_parse_message+0x140>
 801bf12:	687b      	ldr	r3, [r7, #4]
 801bf14:	2b03      	cmp	r3, #3
 801bf16:	d10f      	bne.n	801bf38 <vision_parse_message+0x140>
	{
		reader->fw_rev = data[1];
 801bf18:	68bb      	ldr	r3, [r7, #8]
 801bf1a:	785a      	ldrb	r2, [r3, #1]
 801bf1c:	68fb      	ldr	r3, [r7, #12]
 801bf1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		reader->fw_subrev = data[2];
 801bf22:	68bb      	ldr	r3, [r7, #8]
 801bf24:	789a      	ldrb	r2, [r3, #2]
 801bf26:	68fb      	ldr	r3, [r7, #12]
 801bf28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		reader->last_seen = time_now();
 801bf2c:	f7ff fcb2 	bl	801b894 <time_now>
 801bf30:	4602      	mov	r2, r0
 801bf32:	68fb      	ldr	r3, [r7, #12]
 801bf34:	619a      	str	r2, [r3, #24]
 801bf36:	e163      	b.n	801c200 <vision_parse_message+0x408>

	}
	else if (message == 'k' && len == 1)		// ---- TAG count of some kind ----
 801bf38:	7ffb      	ldrb	r3, [r7, #31]
 801bf3a:	2b6b      	cmp	r3, #107	; 0x6b
 801bf3c:	d10e      	bne.n	801bf5c <vision_parse_message+0x164>
 801bf3e:	687b      	ldr	r3, [r7, #4]
 801bf40:	2b01      	cmp	r3, #1
 801bf42:	d10b      	bne.n	801bf5c <vision_parse_message+0x164>
	{
		reader->tag_count = data[1];
 801bf44:	68bb      	ldr	r3, [r7, #8]
 801bf46:	3301      	adds	r3, #1
 801bf48:	781b      	ldrb	r3, [r3, #0]
 801bf4a:	461a      	mov	r2, r3
 801bf4c:	68fb      	ldr	r3, [r7, #12]
 801bf4e:	629a      	str	r2, [r3, #40]	; 0x28

		reader->last_seen = time_now();
 801bf50:	f7ff fca0 	bl	801b894 <time_now>
 801bf54:	4602      	mov	r2, r0
 801bf56:	68fb      	ldr	r3, [r7, #12]
 801bf58:	619a      	str	r2, [r3, #24]
 801bf5a:	e151      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if ((message ==  's' || message ==  'C') && len >= 8) // ---- Module setting response ----
 801bf5c:	7ffb      	ldrb	r3, [r7, #31]
 801bf5e:	2b73      	cmp	r3, #115	; 0x73
 801bf60:	d002      	beq.n	801bf68 <vision_parse_message+0x170>
 801bf62:	7ffb      	ldrb	r3, [r7, #31]
 801bf64:	2b43      	cmp	r3, #67	; 0x43
 801bf66:	d14b      	bne.n	801c000 <vision_parse_message+0x208>
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	2b07      	cmp	r3, #7
 801bf6c:	dd48      	ble.n	801c000 <vision_parse_message+0x208>
	{
		uint8_t length = data[3];
 801bf6e:	68bb      	ldr	r3, [r7, #8]
 801bf70:	78db      	ldrb	r3, [r3, #3]
 801bf72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		// this is a setting value we read back.....
		if (length != 0)
 801bf76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf7a:	2b00      	cmp	r3, #0
 801bf7c:	d03a      	beq.n	801bff4 <vision_parse_message+0x1fc>
		{
			reader->read_setting.index = *(uint16_t*) (data + 1);
 801bf7e:	68bb      	ldr	r3, [r7, #8]
 801bf80:	f8b3 2001 	ldrh.w	r2, [r3, #1]
 801bf84:	68fb      	ldr	r3, [r7, #12]
 801bf86:	869a      	strh	r2, [r3, #52]	; 0x34
			reader->read_setting.Val   = *(uint32_t*) (data + 4);
 801bf88:	68bb      	ldr	r3, [r7, #8]
 801bf8a:	685a      	ldr	r2, [r3, #4]
 801bf8c:	68fb      	ldr	r3, [r7, #12]
 801bf8e:	631a      	str	r2, [r3, #48]	; 0x30
			reader->read_setting.read = true;
 801bf90:	68fb      	ldr	r3, [r7, #12]
 801bf92:	2201      	movs	r2, #1
 801bf94:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (length <= 4)			// number type bytes returned, write it to the parameter
 801bf98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bf9c:	2b04      	cmp	r3, #4
 801bf9e:	d815      	bhi.n	801bfcc <vision_parse_message+0x1d4>
			{
				// check if this is an activities setting
				if(reader->read_setting.index == padr_activity)
 801bfa0:	68fb      	ldr	r3, [r7, #12]
 801bfa2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801bfa4:	2b28      	cmp	r3, #40	; 0x28
 801bfa6:	d103      	bne.n	801bfb0 <vision_parse_message+0x1b8>
				{
					reader->acts.word = reader->read_setting.Val;
 801bfa8:	68fb      	ldr	r3, [r7, #12]
 801bfaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801bfac:	68fb      	ldr	r3, [r7, #12]
 801bfae:	62da      	str	r2, [r3, #44]	; 0x2c
				}
				memcpy(&reader->Settings[reader->read_setting.index], &data[4], length); //added CANTag
 801bfb0:	68fb      	ldr	r3, [r7, #12]
 801bfb2:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801bfb4:	3370      	adds	r3, #112	; 0x70
 801bfb6:	68fa      	ldr	r2, [r7, #12]
 801bfb8:	4413      	add	r3, r2
 801bfba:	1d18      	adds	r0, r3, #4
 801bfbc:	68bb      	ldr	r3, [r7, #8]
 801bfbe:	3304      	adds	r3, #4
 801bfc0:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801bfc4:	4619      	mov	r1, r3
 801bfc6:	f000 fdbd 	bl	801cb44 <memcpy>
 801bfca:	e013      	b.n	801bff4 <vision_parse_message+0x1fc>
			}
			else // this is a string type parameter.
			{
				if (length > 20)
 801bfcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bfd0:	2b14      	cmp	r3, #20
 801bfd2:	d902      	bls.n	801bfda <vision_parse_message+0x1e2>
					length = 20;
 801bfd4:	2314      	movs	r3, #20
 801bfd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				memcpy(&reader->Settings[reader->read_setting.index], &data[4], length);	//added CANTag
 801bfda:	68fb      	ldr	r3, [r7, #12]
 801bfdc:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801bfde:	3370      	adds	r3, #112	; 0x70
 801bfe0:	68fa      	ldr	r2, [r7, #12]
 801bfe2:	4413      	add	r3, r2
 801bfe4:	1d18      	adds	r0, r3, #4
 801bfe6:	68bb      	ldr	r3, [r7, #8]
 801bfe8:	3304      	adds	r3, #4
 801bfea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801bfee:	4619      	mov	r1, r3
 801bff0:	f000 fda8 	bl	801cb44 <memcpy>
			}
		}

		reader->last_seen = time_now();
 801bff4:	f7ff fc4e 	bl	801b894 <time_now>
 801bff8:	4602      	mov	r2, r0
 801bffa:	68fb      	ldr	r3, [r7, #12]
 801bffc:	619a      	str	r2, [r3, #24]
	{
 801bffe:	e0ff      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'c')
 801c000:	7ffb      	ldrb	r3, [r7, #31]
 801c002:	2b63      	cmp	r3, #99	; 0x63
 801c004:	d105      	bne.n	801c012 <vision_parse_message+0x21a>
	{
		// this is a set setting response
		reader->last_seen = time_now();
 801c006:	f7ff fc45 	bl	801b894 <time_now>
 801c00a:	4602      	mov	r2, r0
 801c00c:	68fb      	ldr	r3, [r7, #12]
 801c00e:	619a      	str	r2, [r3, #24]
 801c010:	e0f6      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'F' && len >= 2)
 801c012:	7ffb      	ldrb	r3, [r7, #31]
 801c014:	2b46      	cmp	r3, #70	; 0x46
 801c016:	d103      	bne.n	801c020 <vision_parse_message+0x228>
 801c018:	687b      	ldr	r3, [r7, #4]
 801c01a:	2b01      	cmp	r3, #1
 801c01c:	f300 80f0 	bgt.w	801c200 <vision_parse_message+0x408>
			{
				//reader->kind = Ranging;
			}
		}
	}
	else if (message == 'f' && len >= 5)	// ---- Device's status word ----
 801c020:	7ffb      	ldrb	r3, [r7, #31]
 801c022:	2b66      	cmp	r3, #102	; 0x66
 801c024:	d112      	bne.n	801c04c <vision_parse_message+0x254>
 801c026:	687b      	ldr	r3, [r7, #4]
 801c028:	2b04      	cmp	r3, #4
 801c02a:	dd0f      	ble.n	801c04c <vision_parse_message+0x254>
	{
		reader->stat.Word = *(uint32_t*) (data + 1);
 801c02c:	68bb      	ldr	r3, [r7, #8]
 801c02e:	f8d3 2001 	ldr.w	r2, [r3, #1]
 801c032:	68fb      	ldr	r3, [r7, #12]
 801c034:	621a      	str	r2, [r3, #32]
		reader->last_seen = time_now();
 801c036:	f7ff fc2d 	bl	801b894 <time_now>
 801c03a:	4602      	mov	r2, r0
 801c03c:	68fb      	ldr	r3, [r7, #12]
 801c03e:	619a      	str	r2, [r3, #24]

		reader->status_tracker = time_now();
 801c040:	f7ff fc28 	bl	801b894 <time_now>
 801c044:	4602      	mov	r2, r0
 801c046:	68fb      	ldr	r3, [r7, #12]
 801c048:	61da      	str	r2, [r3, #28]
 801c04a:	e0d9      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'e' && len == 5)    // ---- Forwarded LF packet ----
 801c04c:	7ffb      	ldrb	r3, [r7, #31]
 801c04e:	2b65      	cmp	r3, #101	; 0x65
 801c050:	d120      	bne.n	801c094 <vision_parse_message+0x29c>
 801c052:	687b      	ldr	r3, [r7, #4]
 801c054:	2b05      	cmp	r3, #5
 801c056:	d11d      	bne.n	801c094 <vision_parse_message+0x29c>
	{   
		reader->own_LF.VehicleID = *(uint16_t*) (data + 1);
 801c058:	68bb      	ldr	r3, [r7, #8]
 801c05a:	3301      	adds	r3, #1
 801c05c:	881b      	ldrh	r3, [r3, #0]
 801c05e:	461a      	mov	r2, r3
 801c060:	68fb      	ldr	r3, [r7, #12]
 801c062:	649a      	str	r2, [r3, #72]	; 0x48
		reader->own_LF.SlaveID = data[3];
 801c064:	68bb      	ldr	r3, [r7, #8]
 801c066:	78da      	ldrb	r2, [r3, #3]
 801c068:	68fb      	ldr	r3, [r7, #12]
 801c06a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		reader->own_LF.RSSI = data[4];
 801c06e:	68bb      	ldr	r3, [r7, #8]
 801c070:	3304      	adds	r3, #4
 801c072:	781b      	ldrb	r3, [r3, #0]
 801c074:	b25a      	sxtb	r2, r3
 801c076:	68fb      	ldr	r3, [r7, #12]
 801c078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		reader->own_LF.last_LF = time_now();
 801c07c:	f7ff fc0a 	bl	801b894 <time_now>
 801c080:	4602      	mov	r2, r0
 801c082:	68fb      	ldr	r3, [r7, #12]
 801c084:	64da      	str	r2, [r3, #76]	; 0x4c
 801c086:	e0bb      	b.n	801c200 <vision_parse_message+0x408>
 801c088:	20020b7c 	.word	0x20020b7c
 801c08c:	20020b80 	.word	0x20020b80
 801c090:	20034c58 	.word	0x20034c58
	}
	else if (message == 'd')          		// ---- Data message from a remote device ----
 801c094:	7ffb      	ldrb	r3, [r7, #31]
 801c096:	2b64      	cmp	r3, #100	; 0x64
 801c098:	d117      	bne.n	801c0ca <vision_parse_message+0x2d2>
	{   
		memcpy(remote_message, &data[2], len-2);
 801c09a:	68bb      	ldr	r3, [r7, #8]
 801c09c:	1c99      	adds	r1, r3, #2
 801c09e:	687b      	ldr	r3, [r7, #4]
 801c0a0:	3b02      	subs	r3, #2
 801c0a2:	461a      	mov	r2, r3
 801c0a4:	4859      	ldr	r0, [pc, #356]	; (801c20c <vision_parse_message+0x414>)
 801c0a6:	f000 fd4d 	bl	801cb44 <memcpy>
		reader->remote_data_dest = data[1];  	// Destination address, 'U' means it matched my UID, 'V' for VID, and 'G' for global message.
 801c0aa:	68bb      	ldr	r3, [r7, #8]
 801c0ac:	785a      	ldrb	r2, [r3, #1]
 801c0ae:	68fb      	ldr	r3, [r7, #12]
 801c0b0:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
		reader->remote_data_RX = remote_message;
 801c0b4:	68fb      	ldr	r3, [r7, #12]
 801c0b6:	4a55      	ldr	r2, [pc, #340]	; (801c20c <vision_parse_message+0x414>)
 801c0b8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		reader->remote_data_last = time_now();
 801c0bc:	f7ff fbea 	bl	801b894 <time_now>
 801c0c0:	4602      	mov	r2, r0
 801c0c2:	68fb      	ldr	r3, [r7, #12]
 801c0c4:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 801c0c8:	e09a      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'G')          // ----- GPS Data message from a remote device ----
 801c0ca:	7ffb      	ldrb	r3, [r7, #31]
 801c0cc:	2b47      	cmp	r3, #71	; 0x47
 801c0ce:	d16d      	bne.n	801c1ac <vision_parse_message+0x3b4>
	{
		memcpy(&reader->GPS_Data.Longitude, data + 1, 4);
 801c0d0:	68fb      	ldr	r3, [r7, #12]
 801c0d2:	33f4      	adds	r3, #244	; 0xf4
 801c0d4:	68ba      	ldr	r2, [r7, #8]
 801c0d6:	3201      	adds	r2, #1
 801c0d8:	6812      	ldr	r2, [r2, #0]
 801c0da:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Latitude, data + 5, 4);
 801c0dc:	68fb      	ldr	r3, [r7, #12]
 801c0de:	33f8      	adds	r3, #248	; 0xf8
 801c0e0:	68ba      	ldr	r2, [r7, #8]
 801c0e2:	3205      	adds	r2, #5
 801c0e4:	6812      	ldr	r2, [r2, #0]
 801c0e6:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HorizontalAccuracy, data + 9, 4);
 801c0e8:	68fb      	ldr	r3, [r7, #12]
 801c0ea:	33fc      	adds	r3, #252	; 0xfc
 801c0ec:	68ba      	ldr	r2, [r7, #8]
 801c0ee:	3209      	adds	r2, #9
 801c0f0:	6812      	ldr	r2, [r2, #0]
 801c0f2:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.VerticalAccuracy, data + 13, 4);
 801c0f4:	68fb      	ldr	r3, [r7, #12]
 801c0f6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 801c0fa:	68ba      	ldr	r2, [r7, #8]
 801c0fc:	320d      	adds	r2, #13
 801c0fe:	6812      	ldr	r2, [r2, #0]
 801c100:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.FixType, data + 17, 1);
 801c102:	68fb      	ldr	r3, [r7, #12]
 801c104:	f503 7382 	add.w	r3, r3, #260	; 0x104
 801c108:	68ba      	ldr	r2, [r7, #8]
 801c10a:	3211      	adds	r2, #17
 801c10c:	7812      	ldrb	r2, [r2, #0]
 801c10e:	701a      	strb	r2, [r3, #0]
		memcpy(&reader->GPS_Data.NumberOfSat, data + 18, 1);
 801c110:	68fb      	ldr	r3, [r7, #12]
 801c112:	f503 7390 	add.w	r3, r3, #288	; 0x120
 801c116:	68ba      	ldr	r2, [r7, #8]
 801c118:	3212      	adds	r2, #18
 801c11a:	7812      	ldrb	r2, [r2, #0]
 801c11c:	701a      	strb	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Speed, data + 19, 4);
 801c11e:	68fb      	ldr	r3, [r7, #12]
 801c120:	f503 7384 	add.w	r3, r3, #264	; 0x108
 801c124:	68ba      	ldr	r2, [r7, #8]
 801c126:	3213      	adds	r2, #19
 801c128:	6812      	ldr	r2, [r2, #0]
 801c12a:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SpeedAccuracy, data + 23, 4);
 801c12c:	68fb      	ldr	r3, [r7, #12]
 801c12e:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 801c132:	68ba      	ldr	r2, [r7, #8]
 801c134:	3217      	adds	r2, #23
 801c136:	6812      	ldr	r2, [r2, #0]
 801c138:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingVehicle, data + 27, 4);
 801c13a:	68fb      	ldr	r3, [r7, #12]
 801c13c:	f503 738a 	add.w	r3, r3, #276	; 0x114
 801c140:	68ba      	ldr	r2, [r7, #8]
 801c142:	321b      	adds	r2, #27
 801c144:	6812      	ldr	r2, [r2, #0]
 801c146:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingMotion, data + 31, 4);
 801c148:	68fb      	ldr	r3, [r7, #12]
 801c14a:	f503 7388 	add.w	r3, r3, #272	; 0x110
 801c14e:	68ba      	ldr	r2, [r7, #8]
 801c150:	321f      	adds	r2, #31
 801c152:	6812      	ldr	r2, [r2, #0]
 801c154:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.HeadingAccuracy, data + 35, 4);
 801c156:	68fb      	ldr	r3, [r7, #12]
 801c158:	f503 738c 	add.w	r3, r3, #280	; 0x118
 801c15c:	68ba      	ldr	r2, [r7, #8]
 801c15e:	3223      	adds	r2, #35	; 0x23
 801c160:	6812      	ldr	r2, [r2, #0]
 801c162:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SeaLevel, data + 39, 4);
 801c164:	68fb      	ldr	r3, [r7, #12]
 801c166:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 801c16a:	68ba      	ldr	r2, [r7, #8]
 801c16c:	3227      	adds	r2, #39	; 0x27
 801c16e:	6812      	ldr	r2, [r2, #0]
 801c170:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.flags, data + 43, 2);
 801c172:	68fb      	ldr	r3, [r7, #12]
 801c174:	f503 7391 	add.w	r3, r3, #290	; 0x122
 801c178:	68ba      	ldr	r2, [r7, #8]
 801c17a:	322b      	adds	r2, #43	; 0x2b
 801c17c:	8812      	ldrh	r2, [r2, #0]
 801c17e:	b292      	uxth	r2, r2
 801c180:	801a      	strh	r2, [r3, #0]
		memcpy(&reader->GPS_Data._Date, data + 45, 4);
 801c182:	68fb      	ldr	r3, [r7, #12]
 801c184:	f503 7392 	add.w	r3, r3, #292	; 0x124
 801c188:	68ba      	ldr	r2, [r7, #8]
 801c18a:	322d      	adds	r2, #45	; 0x2d
 801c18c:	6812      	ldr	r2, [r2, #0]
 801c18e:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data._Time, data + 49, 4);
 801c190:	68fb      	ldr	r3, [r7, #12]
 801c192:	f503 7394 	add.w	r3, r3, #296	; 0x128
 801c196:	68ba      	ldr	r2, [r7, #8]
 801c198:	3231      	adds	r2, #49	; 0x31
 801c19a:	6812      	ldr	r2, [r2, #0]
 801c19c:	601a      	str	r2, [r3, #0]
		reader->GPS_Data.FixAge = data[53];
 801c19e:	68bb      	ldr	r3, [r7, #8]
 801c1a0:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801c1a4:	68fb      	ldr	r3, [r7, #12]
 801c1a6:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
 801c1aa:	e029      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'q')          // ---- Antenna message from a remote device ----
 801c1ac:	7ffb      	ldrb	r3, [r7, #31]
 801c1ae:	2b71      	cmp	r3, #113	; 0x71
 801c1b0:	d105      	bne.n	801c1be <vision_parse_message+0x3c6>
	{
		reader->GPS_Data.antenna_status = data[1];
 801c1b2:	68bb      	ldr	r3, [r7, #8]
 801c1b4:	785a      	ldrb	r2, [r3, #1]
 801c1b6:	68fb      	ldr	r3, [r7, #12]
 801c1b8:	f883 2121 	strb.w	r2, [r3, #289]	; 0x121
 801c1bc:	e020      	b.n	801c200 <vision_parse_message+0x408>
	}
	else if (message == 'o')          // ---- Distance message from a remote device ----
 801c1be:	7ffb      	ldrb	r3, [r7, #31]
 801c1c0:	2b6f      	cmp	r3, #111	; 0x6f
 801c1c2:	d11d      	bne.n	801c200 <vision_parse_message+0x408>
	{
		memcpy(&reader->GPS_Data.Speed, data + 1, 4);
 801c1c4:	68fb      	ldr	r3, [r7, #12]
 801c1c6:	f503 7384 	add.w	r3, r3, #264	; 0x108
 801c1ca:	68ba      	ldr	r2, [r7, #8]
 801c1cc:	3201      	adds	r2, #1
 801c1ce:	6812      	ldr	r2, [r2, #0]
 801c1d0:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.SpeedAccuracy, data + 5, 4);
 801c1d2:	68fb      	ldr	r3, [r7, #12]
 801c1d4:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 801c1d8:	68ba      	ldr	r2, [r7, #8]
 801c1da:	3205      	adds	r2, #5
 801c1dc:	6812      	ldr	r2, [r2, #0]
 801c1de:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.Distance, data + 9, 4);
 801c1e0:	68fb      	ldr	r3, [r7, #12]
 801c1e2:	f503 7398 	add.w	r3, r3, #304	; 0x130
 801c1e6:	68ba      	ldr	r2, [r7, #8]
 801c1e8:	3209      	adds	r2, #9
 801c1ea:	6812      	ldr	r2, [r2, #0]
 801c1ec:	601a      	str	r2, [r3, #0]
		memcpy(&reader->GPS_Data.TotalDistance, data + 13, 4);
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	f503 739a 	add.w	r3, r3, #308	; 0x134
 801c1f4:	68ba      	ldr	r2, [r7, #8]
 801c1f6:	320d      	adds	r2, #13
 801c1f8:	6812      	ldr	r2, [r2, #0]
 801c1fa:	601a      	str	r2, [r3, #0]
 801c1fc:	e000      	b.n	801c200 <vision_parse_message+0x408>
		if (len >= 8)
 801c1fe:	bf00      	nop
	}
	return 0;
 801c200:	2300      	movs	r3, #0
}
 801c202:	4618      	mov	r0, r3
 801c204:	3728      	adds	r7, #40	; 0x28
 801c206:	46bd      	mov	sp, r7
 801c208:	bd80      	pop	{r7, pc}
 801c20a:	bf00      	nop
 801c20c:	200323d8 	.word	0x200323d8

0801c210 <get_slot>:
	}
	return 0;
}

int get_slot(uint32_t UID)
{
 801c210:	b580      	push	{r7, lr}
 801c212:	b086      	sub	sp, #24
 801c214:	af00      	add	r7, sp, #0
 801c216:	6078      	str	r0, [r7, #4]
	int i, old_tag = num_transp_total;
 801c218:	2364      	movs	r3, #100	; 0x64
 801c21a:	613b      	str	r3, [r7, #16]
	uint32_t oldest = time_now();
 801c21c:	f7ff fb3a 	bl	801b894 <time_now>
 801c220:	60f8      	str	r0, [r7, #12]

	// check if the UID exists in the list. 
	for (i = 0; i < num_transp_total; i++)
 801c222:	2300      	movs	r3, #0
 801c224:	617b      	str	r3, [r7, #20]
 801c226:	e00f      	b.n	801c248 <get_slot+0x38>
	{
		if (transp_log[i].UID == UID)
 801c228:	4947      	ldr	r1, [pc, #284]	; (801c348 <get_slot+0x138>)
 801c22a:	697a      	ldr	r2, [r7, #20]
 801c22c:	4613      	mov	r3, r2
 801c22e:	011b      	lsls	r3, r3, #4
 801c230:	1a9b      	subs	r3, r3, r2
 801c232:	00db      	lsls	r3, r3, #3
 801c234:	440b      	add	r3, r1
 801c236:	681a      	ldr	r2, [r3, #0]
 801c238:	687b      	ldr	r3, [r7, #4]
 801c23a:	429a      	cmp	r2, r3
 801c23c:	d101      	bne.n	801c242 <get_slot+0x32>
			return i;
 801c23e:	697b      	ldr	r3, [r7, #20]
 801c240:	e07d      	b.n	801c33e <get_slot+0x12e>
	for (i = 0; i < num_transp_total; i++)
 801c242:	697b      	ldr	r3, [r7, #20]
 801c244:	3301      	adds	r3, #1
 801c246:	617b      	str	r3, [r7, #20]
 801c248:	697b      	ldr	r3, [r7, #20]
 801c24a:	2b63      	cmp	r3, #99	; 0x63
 801c24c:	ddec      	ble.n	801c228 <get_slot+0x18>
	}

	// the UID does not yet exist, so add new entry.
	// add the new transponder to the list 
	for (i = 0; i < num_transp_total - 1; i++)
 801c24e:	2300      	movs	r3, #0
 801c250:	617b      	str	r3, [r7, #20]
 801c252:	e024      	b.n	801c29e <get_slot+0x8e>
	{
		if (transp_log[i].UID == 0)			// find the first empty slot
 801c254:	493c      	ldr	r1, [pc, #240]	; (801c348 <get_slot+0x138>)
 801c256:	697a      	ldr	r2, [r7, #20]
 801c258:	4613      	mov	r3, r2
 801c25a:	011b      	lsls	r3, r3, #4
 801c25c:	1a9b      	subs	r3, r3, r2
 801c25e:	00db      	lsls	r3, r3, #3
 801c260:	440b      	add	r3, r1
 801c262:	681b      	ldr	r3, [r3, #0]
 801c264:	2b00      	cmp	r3, #0
 801c266:	d01e      	beq.n	801c2a6 <get_slot+0x96>
			break;							// found a slot. now use it. 
		else if (transp_log[i].last_seen < oldest) //keep track of the oldest tag in the list 
 801c268:	4937      	ldr	r1, [pc, #220]	; (801c348 <get_slot+0x138>)
 801c26a:	697a      	ldr	r2, [r7, #20]
 801c26c:	4613      	mov	r3, r2
 801c26e:	011b      	lsls	r3, r3, #4
 801c270:	1a9b      	subs	r3, r3, r2
 801c272:	00db      	lsls	r3, r3, #3
 801c274:	440b      	add	r3, r1
 801c276:	330c      	adds	r3, #12
 801c278:	681a      	ldr	r2, [r3, #0]
 801c27a:	68fb      	ldr	r3, [r7, #12]
 801c27c:	429a      	cmp	r2, r3
 801c27e:	d20b      	bcs.n	801c298 <get_slot+0x88>
		{
			oldest = transp_log[i].last_seen;
 801c280:	4931      	ldr	r1, [pc, #196]	; (801c348 <get_slot+0x138>)
 801c282:	697a      	ldr	r2, [r7, #20]
 801c284:	4613      	mov	r3, r2
 801c286:	011b      	lsls	r3, r3, #4
 801c288:	1a9b      	subs	r3, r3, r2
 801c28a:	00db      	lsls	r3, r3, #3
 801c28c:	440b      	add	r3, r1
 801c28e:	330c      	adds	r3, #12
 801c290:	681b      	ldr	r3, [r3, #0]
 801c292:	60fb      	str	r3, [r7, #12]
			old_tag = i;
 801c294:	697b      	ldr	r3, [r7, #20]
 801c296:	613b      	str	r3, [r7, #16]
	for (i = 0; i < num_transp_total - 1; i++)
 801c298:	697b      	ldr	r3, [r7, #20]
 801c29a:	3301      	adds	r3, #1
 801c29c:	617b      	str	r3, [r7, #20]
 801c29e:	697b      	ldr	r3, [r7, #20]
 801c2a0:	2b62      	cmp	r3, #98	; 0x62
 801c2a2:	ddd7      	ble.n	801c254 <get_slot+0x44>
 801c2a4:	e000      	b.n	801c2a8 <get_slot+0x98>
			break;							// found a slot. now use it. 
 801c2a6:	bf00      	nop
		}
	}
	// catch if the list is full...
	if (i >= num_transp_total - 2)
 801c2a8:	697b      	ldr	r3, [r7, #20]
 801c2aa:	2b61      	cmp	r3, #97	; 0x61
 801c2ac:	dd0c      	ble.n	801c2c8 <get_slot+0xb8>
	{
		// we want to replace the oldest tag in the list
		i = old_tag;
 801c2ae:	693b      	ldr	r3, [r7, #16]
 801c2b0:	617b      	str	r3, [r7, #20]

		clear_transp(&transp_log[i]);		// clean the item of all data.
 801c2b2:	697a      	ldr	r2, [r7, #20]
 801c2b4:	4613      	mov	r3, r2
 801c2b6:	011b      	lsls	r3, r3, #4
 801c2b8:	1a9b      	subs	r3, r3, r2
 801c2ba:	00db      	lsls	r3, r3, #3
 801c2bc:	4a22      	ldr	r2, [pc, #136]	; (801c348 <get_slot+0x138>)
 801c2be:	4413      	add	r3, r2
 801c2c0:	4618      	mov	r0, r3
 801c2c2:	f000 f86d 	bl	801c3a0 <clear_transp>
 801c2c6:	e005      	b.n	801c2d4 <get_slot+0xc4>
	}
	else
		transp_count++; 					// add the new transponder to the list. if we're replacing an old entry, list size doesn't change.
 801c2c8:	4b20      	ldr	r3, [pc, #128]	; (801c34c <get_slot+0x13c>)
 801c2ca:	781b      	ldrb	r3, [r3, #0]
 801c2cc:	3301      	adds	r3, #1
 801c2ce:	b2da      	uxtb	r2, r3
 801c2d0:	4b1e      	ldr	r3, [pc, #120]	; (801c34c <get_slot+0x13c>)
 801c2d2:	701a      	strb	r2, [r3, #0]

	// we now have a valid slot, lets ensure its list item is intact
	vListInitialiseItem(&(transp_log[i].listI));
 801c2d4:	697a      	ldr	r2, [r7, #20]
 801c2d6:	4613      	mov	r3, r2
 801c2d8:	011b      	lsls	r3, r3, #4
 801c2da:	1a9b      	subs	r3, r3, r2
 801c2dc:	00db      	lsls	r3, r3, #3
 801c2de:	3360      	adds	r3, #96	; 0x60
 801c2e0:	4a19      	ldr	r2, [pc, #100]	; (801c348 <get_slot+0x138>)
 801c2e2:	4413      	add	r3, r2
 801c2e4:	3304      	adds	r3, #4
 801c2e6:	4618      	mov	r0, r3
 801c2e8:	f000 f950 	bl	801c58c <vListInitialiseItem>
	transp_log[i].listI.pvOwner = &transp_log[i];
 801c2ec:	697a      	ldr	r2, [r7, #20]
 801c2ee:	4613      	mov	r3, r2
 801c2f0:	011b      	lsls	r3, r3, #4
 801c2f2:	1a9b      	subs	r3, r3, r2
 801c2f4:	00db      	lsls	r3, r3, #3
 801c2f6:	4a14      	ldr	r2, [pc, #80]	; (801c348 <get_slot+0x138>)
 801c2f8:	1899      	adds	r1, r3, r2
 801c2fa:	4813      	ldr	r0, [pc, #76]	; (801c348 <get_slot+0x138>)
 801c2fc:	697a      	ldr	r2, [r7, #20]
 801c2fe:	4613      	mov	r3, r2
 801c300:	011b      	lsls	r3, r3, #4
 801c302:	1a9b      	subs	r3, r3, r2
 801c304:	00db      	lsls	r3, r3, #3
 801c306:	4403      	add	r3, r0
 801c308:	3370      	adds	r3, #112	; 0x70
 801c30a:	6019      	str	r1, [r3, #0]
	transp_log[i].listI.xItemValue = 0xFF00;		// just give it a large value to go to the back...
 801c30c:	490e      	ldr	r1, [pc, #56]	; (801c348 <get_slot+0x138>)
 801c30e:	697a      	ldr	r2, [r7, #20]
 801c310:	4613      	mov	r3, r2
 801c312:	011b      	lsls	r3, r3, #4
 801c314:	1a9b      	subs	r3, r3, r2
 801c316:	00db      	lsls	r3, r3, #3
 801c318:	440b      	add	r3, r1
 801c31a:	3364      	adds	r3, #100	; 0x64
 801c31c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 801c320:	601a      	str	r2, [r3, #0]
	vListInsert(&Tag_list, &transp_log[i].listI);
 801c322:	697a      	ldr	r2, [r7, #20]
 801c324:	4613      	mov	r3, r2
 801c326:	011b      	lsls	r3, r3, #4
 801c328:	1a9b      	subs	r3, r3, r2
 801c32a:	00db      	lsls	r3, r3, #3
 801c32c:	3360      	adds	r3, #96	; 0x60
 801c32e:	4a06      	ldr	r2, [pc, #24]	; (801c348 <get_slot+0x138>)
 801c330:	4413      	add	r3, r2
 801c332:	3304      	adds	r3, #4
 801c334:	4619      	mov	r1, r3
 801c336:	4806      	ldr	r0, [pc, #24]	; (801c350 <get_slot+0x140>)
 801c338:	f000 f935 	bl	801c5a6 <vListInsert>

	return i;
 801c33c:	697b      	ldr	r3, [r7, #20]
}
 801c33e:	4618      	mov	r0, r3
 801c340:	3718      	adds	r7, #24
 801c342:	46bd      	mov	sp, r7
 801c344:	bd80      	pop	{r7, pc}
 801c346:	bf00      	nop
 801c348:	20034c58 	.word	0x20034c58
 801c34c:	20020cc0 	.word	0x20020cc0
 801c350:	20037b38 	.word	0x20037b38

0801c354 <clear_transp_log>:
		transp_log[list_item].type = i%16;
	}
}

void clear_transp_log(void)
{
 801c354:	b580      	push	{r7, lr}
 801c356:	b082      	sub	sp, #8
 801c358:	af00      	add	r7, sp, #0
	int i;
	for (i = 0; i < num_transp_total - 1; i++)
 801c35a:	2300      	movs	r3, #0
 801c35c:	607b      	str	r3, [r7, #4]
 801c35e:	e00c      	b.n	801c37a <clear_transp_log+0x26>
	{
		clear_transp(&transp_log[i]);
 801c360:	687a      	ldr	r2, [r7, #4]
 801c362:	4613      	mov	r3, r2
 801c364:	011b      	lsls	r3, r3, #4
 801c366:	1a9b      	subs	r3, r3, r2
 801c368:	00db      	lsls	r3, r3, #3
 801c36a:	4a0a      	ldr	r2, [pc, #40]	; (801c394 <clear_transp_log+0x40>)
 801c36c:	4413      	add	r3, r2
 801c36e:	4618      	mov	r0, r3
 801c370:	f000 f816 	bl	801c3a0 <clear_transp>
	for (i = 0; i < num_transp_total - 1; i++)
 801c374:	687b      	ldr	r3, [r7, #4]
 801c376:	3301      	adds	r3, #1
 801c378:	607b      	str	r3, [r7, #4]
 801c37a:	687b      	ldr	r3, [r7, #4]
 801c37c:	2b62      	cmp	r3, #98	; 0x62
 801c37e:	ddef      	ble.n	801c360 <clear_transp_log+0xc>
	}

	transp_count = 0;
 801c380:	4b05      	ldr	r3, [pc, #20]	; (801c398 <clear_transp_log+0x44>)
 801c382:	2200      	movs	r2, #0
 801c384:	701a      	strb	r2, [r3, #0]

	//////////////////////
	vListInitialise(&Tag_list);
 801c386:	4805      	ldr	r0, [pc, #20]	; (801c39c <clear_transp_log+0x48>)
 801c388:	f000 f8e0 	bl	801c54c <vListInitialise>
	
	
//	random_tag_generator();
}
 801c38c:	bf00      	nop
 801c38e:	3708      	adds	r7, #8
 801c390:	46bd      	mov	sp, r7
 801c392:	bd80      	pop	{r7, pc}
 801c394:	20034c58 	.word	0x20034c58
 801c398:	20020cc0 	.word	0x20020cc0
 801c39c:	20037b38 	.word	0x20037b38

0801c3a0 <clear_transp>:
	}
	return count;
}

void clear_transp(_Transpondert* T)
{
 801c3a0:	b580      	push	{r7, lr}
 801c3a2:	b082      	sub	sp, #8
 801c3a4:	af00      	add	r7, sp, #0
 801c3a6:	6078      	str	r0, [r7, #4]
	if(T->listI.pvOwner != 0)
 801c3a8:	687b      	ldr	r3, [r7, #4]
 801c3aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c3ac:	2b00      	cmp	r3, #0
 801c3ae:	d004      	beq.n	801c3ba <clear_transp+0x1a>
		uxListRemove(&T->listI); // remove the old entry in the list.
 801c3b0:	687b      	ldr	r3, [r7, #4]
 801c3b2:	3364      	adds	r3, #100	; 0x64
 801c3b4:	4618      	mov	r0, r3
 801c3b6:	f000 f92f 	bl	801c618 <uxListRemove>


	T->UID = 0;
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	2200      	movs	r2, #0
 801c3be:	601a      	str	r2, [r3, #0]
	T->last_seen = 0;
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	2200      	movs	r2, #0
 801c3c4:	60da      	str	r2, [r3, #12]
	T->type = 0;
 801c3c6:	687b      	ldr	r3, [r7, #4]
 801c3c8:	2200      	movs	r2, #0
 801c3ca:	711a      	strb	r2, [r3, #4]
	T->group = 0;
 801c3cc:	687b      	ldr	r3, [r7, #4]
 801c3ce:	2200      	movs	r2, #0
 801c3d0:	715a      	strb	r2, [r3, #5]
	T->status = 0;
 801c3d2:	687b      	ldr	r3, [r7, #4]
 801c3d4:	2200      	movs	r2, #0
 801c3d6:	719a      	strb	r2, [r3, #6]
	T->ManTagAck = 0;
 801c3d8:	687b      	ldr	r3, [r7, #4]
 801c3da:	2200      	movs	r2, #0
 801c3dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	T->rssi = 0;
 801c3e0:	687b      	ldr	r3, [r7, #4]
 801c3e2:	2200      	movs	r2, #0
 801c3e4:	71da      	strb	r2, [r3, #7]
	T->volts = 0;
 801c3e6:	687b      	ldr	r3, [r7, #4]
 801c3e8:	2200      	movs	r2, #0
 801c3ea:	721a      	strb	r2, [r3, #8]
	T->SlaveID = 0xFF;
 801c3ec:	687b      	ldr	r3, [r7, #4]
 801c3ee:	22ff      	movs	r2, #255	; 0xff
 801c3f0:	725a      	strb	r2, [r3, #9]
	T->VehicleID = 0xFFFF;
 801c3f2:	687b      	ldr	r3, [r7, #4]
 801c3f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c3f8:	611a      	str	r2, [r3, #16]
	T->range_retries = 0;
 801c3fa:	687b      	ldr	r3, [r7, #4]
 801c3fc:	2200      	movs	r2, #0
 801c3fe:	771a      	strb	r2, [r3, #28]
	T->range_needed = 0;
 801c400:	687b      	ldr	r3, [r7, #4]
 801c402:	2200      	movs	r2, #0
 801c404:	775a      	strb	r2, [r3, #29]
	T->Dist = 0;
 801c406:	687b      	ldr	r3, [r7, #4]
 801c408:	2200      	movs	r2, #0
 801c40a:	83da      	strh	r2, [r3, #30]
	T->kind = unknown;
 801c40c:	687b      	ldr	r3, [r7, #4]
 801c40e:	2200      	movs	r2, #0
 801c410:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	T->LF.RSSI = -1;
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	22ff      	movs	r2, #255	; 0xff
 801c418:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	T->LF.last_LF = 0;
 801c41c:	687b      	ldr	r3, [r7, #4]
 801c41e:	2200      	movs	r2, #0
 801c420:	62da      	str	r2, [r3, #44]	; 0x2c
	T->LF.VehicleID = 0;
 801c422:	687b      	ldr	r3, [r7, #4]
 801c424:	2200      	movs	r2, #0
 801c426:	629a      	str	r2, [r3, #40]	; 0x28
	T->GPS_Data.Longitude = 0;
 801c428:	687b      	ldr	r3, [r7, #4]
 801c42a:	2200      	movs	r2, #0
 801c42c:	631a      	str	r2, [r3, #48]	; 0x30
	T->GPS_Data.Latitude = 0;
 801c42e:	687b      	ldr	r3, [r7, #4]
 801c430:	2200      	movs	r2, #0
 801c432:	635a      	str	r2, [r3, #52]	; 0x34
	T->GPS_Data.FixType = 0;
 801c434:	687b      	ldr	r3, [r7, #4]
 801c436:	2200      	movs	r2, #0
 801c438:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	T->GPS_Data.HorizontalAccuracy = 0;
 801c43c:	687b      	ldr	r3, [r7, #4]
 801c43e:	2200      	movs	r2, #0
 801c440:	63da      	str	r2, [r3, #60]	; 0x3c
	T->GPS_Data.VerticalAccuracy = 0;
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	2200      	movs	r2, #0
 801c446:	641a      	str	r2, [r3, #64]	; 0x40
	T->GPS_Data.Speed = 0;
 801c448:	687b      	ldr	r3, [r7, #4]
 801c44a:	2200      	movs	r2, #0
 801c44c:	645a      	str	r2, [r3, #68]	; 0x44
	T->GPS_Data.HeadingVehicle = 0;
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	2200      	movs	r2, #0
 801c452:	649a      	str	r2, [r3, #72]	; 0x48
	T->GPS_Data.FixAge = 0xFF;
 801c454:	687b      	ldr	r3, [r7, #4]
 801c456:	22ff      	movs	r2, #255	; 0xff
 801c458:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

#ifdef USE_TAG_NAME
	memset(T->name, 0, STR_MAX);
 801c45c:	687b      	ldr	r3, [r7, #4]
 801c45e:	3355      	adds	r3, #85	; 0x55
 801c460:	220f      	movs	r2, #15
 801c462:	2100      	movs	r1, #0
 801c464:	4618      	mov	r0, r3
 801c466:	f000 fb78 	bl	801cb5a <memset>
#ifdef traffic_system
	T->current_gate = 0;
	T->last_gate = 0;
	T->last_seen_gate = 0;
#endif
}
 801c46a:	bf00      	nop
 801c46c:	3708      	adds	r7, #8
 801c46e:	46bd      	mov	sp, r7
 801c470:	bd80      	pop	{r7, pc}

0801c472 <crc16>:
 * working code to calculate crc16 CCITT
 * @param data_p
 * @param length
 */
unsigned short crc16(unsigned char* data_p, unsigned short length)
{
 801c472:	b480      	push	{r7}
 801c474:	b085      	sub	sp, #20
 801c476:	af00      	add	r7, sp, #0
 801c478:	6078      	str	r0, [r7, #4]
 801c47a:	460b      	mov	r3, r1
 801c47c:	807b      	strh	r3, [r7, #2]
	unsigned char x;
	unsigned short crc = 0xFFFF;
 801c47e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c482:	81fb      	strh	r3, [r7, #14]

	while (length--)
 801c484:	e025      	b.n	801c4d2 <crc16+0x60>
	{
		x = crc >> 8 ^ *data_p++;
 801c486:	89fb      	ldrh	r3, [r7, #14]
 801c488:	0a1b      	lsrs	r3, r3, #8
 801c48a:	b29b      	uxth	r3, r3
 801c48c:	b2da      	uxtb	r2, r3
 801c48e:	687b      	ldr	r3, [r7, #4]
 801c490:	1c59      	adds	r1, r3, #1
 801c492:	6079      	str	r1, [r7, #4]
 801c494:	781b      	ldrb	r3, [r3, #0]
 801c496:	4053      	eors	r3, r2
 801c498:	737b      	strb	r3, [r7, #13]
		x ^= x >> 4;
 801c49a:	7b7b      	ldrb	r3, [r7, #13]
 801c49c:	091b      	lsrs	r3, r3, #4
 801c49e:	b2da      	uxtb	r2, r3
 801c4a0:	7b7b      	ldrb	r3, [r7, #13]
 801c4a2:	4053      	eors	r3, r2
 801c4a4:	737b      	strb	r3, [r7, #13]
		crc = (crc << 8) ^ ((unsigned short) (x << 12)) ^ ((unsigned short) (x << 5)) ^ ((unsigned short) x);
 801c4a6:	89fb      	ldrh	r3, [r7, #14]
 801c4a8:	021b      	lsls	r3, r3, #8
 801c4aa:	b21a      	sxth	r2, r3
 801c4ac:	7b7b      	ldrb	r3, [r7, #13]
 801c4ae:	b29b      	uxth	r3, r3
 801c4b0:	031b      	lsls	r3, r3, #12
 801c4b2:	b29b      	uxth	r3, r3
 801c4b4:	b21b      	sxth	r3, r3
 801c4b6:	4053      	eors	r3, r2
 801c4b8:	b21a      	sxth	r2, r3
 801c4ba:	7b7b      	ldrb	r3, [r7, #13]
 801c4bc:	b29b      	uxth	r3, r3
 801c4be:	015b      	lsls	r3, r3, #5
 801c4c0:	b29b      	uxth	r3, r3
 801c4c2:	b21b      	sxth	r3, r3
 801c4c4:	4053      	eors	r3, r2
 801c4c6:	b21a      	sxth	r2, r3
 801c4c8:	7b7b      	ldrb	r3, [r7, #13]
 801c4ca:	b21b      	sxth	r3, r3
 801c4cc:	4053      	eors	r3, r2
 801c4ce:	b21b      	sxth	r3, r3
 801c4d0:	81fb      	strh	r3, [r7, #14]
	while (length--)
 801c4d2:	887b      	ldrh	r3, [r7, #2]
 801c4d4:	1e5a      	subs	r2, r3, #1
 801c4d6:	807a      	strh	r2, [r7, #2]
 801c4d8:	2b00      	cmp	r3, #0
 801c4da:	d1d4      	bne.n	801c486 <crc16+0x14>
	}
	return crc;
 801c4dc:	89fb      	ldrh	r3, [r7, #14]
}
 801c4de:	4618      	mov	r0, r3
 801c4e0:	3714      	adds	r7, #20
 801c4e2:	46bd      	mov	sp, r7
 801c4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c4e8:	4770      	bx	lr

0801c4ea <check_frame_crc>:
	*lenout = len+6;
	return buff;
}

bool check_frame_crc(uint8_t* data, uint8_t len)
{
 801c4ea:	b580      	push	{r7, lr}
 801c4ec:	b084      	sub	sp, #16
 801c4ee:	af00      	add	r7, sp, #0
 801c4f0:	6078      	str	r0, [r7, #4]
 801c4f2:	460b      	mov	r3, r1
 801c4f4:	70fb      	strb	r3, [r7, #3]
	unsigned short crc; 
	if((data[0] == SOF1) && (data[1] == SOF2) && (data[2] == len))
 801c4f6:	687b      	ldr	r3, [r7, #4]
 801c4f8:	781b      	ldrb	r3, [r3, #0]
 801c4fa:	2b7e      	cmp	r3, #126	; 0x7e
 801c4fc:	d121      	bne.n	801c542 <check_frame_crc+0x58>
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	3301      	adds	r3, #1
 801c502:	781b      	ldrb	r3, [r3, #0]
 801c504:	2be7      	cmp	r3, #231	; 0xe7
 801c506:	d11c      	bne.n	801c542 <check_frame_crc+0x58>
 801c508:	687b      	ldr	r3, [r7, #4]
 801c50a:	3302      	adds	r3, #2
 801c50c:	781b      	ldrb	r3, [r3, #0]
 801c50e:	78fa      	ldrb	r2, [r7, #3]
 801c510:	429a      	cmp	r2, r3
 801c512:	d116      	bne.n	801c542 <check_frame_crc+0x58>
	{
		crc = *(uint16_t*)(data + 3 + len);
 801c514:	78fb      	ldrb	r3, [r7, #3]
 801c516:	3303      	adds	r3, #3
 801c518:	687a      	ldr	r2, [r7, #4]
 801c51a:	4413      	add	r3, r2
 801c51c:	881b      	ldrh	r3, [r3, #0]
 801c51e:	81fb      	strh	r3, [r7, #14]
		if(crc == crc16(data + 3, len))
 801c520:	687b      	ldr	r3, [r7, #4]
 801c522:	3303      	adds	r3, #3
 801c524:	78fa      	ldrb	r2, [r7, #3]
 801c526:	b292      	uxth	r2, r2
 801c528:	4611      	mov	r1, r2
 801c52a:	4618      	mov	r0, r3
 801c52c:	f7ff ffa1 	bl	801c472 <crc16>
 801c530:	4603      	mov	r3, r0
 801c532:	461a      	mov	r2, r3
 801c534:	89fb      	ldrh	r3, [r7, #14]
 801c536:	4293      	cmp	r3, r2
 801c538:	d101      	bne.n	801c53e <check_frame_crc+0x54>
			return true;
 801c53a:	2301      	movs	r3, #1
 801c53c:	e002      	b.n	801c544 <check_frame_crc+0x5a>
		else
			return false;
 801c53e:	2300      	movs	r3, #0
 801c540:	e000      	b.n	801c544 <check_frame_crc+0x5a>
	}	
	return false;
 801c542:	2300      	movs	r3, #0
}
 801c544:	4618      	mov	r0, r3
 801c546:	3710      	adds	r7, #16
 801c548:	46bd      	mov	sp, r7
 801c54a:	bd80      	pop	{r7, pc}

0801c54c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList * const pxList )
{
 801c54c:	b480      	push	{r7}
 801c54e:	b083      	sub	sp, #12
 801c550:	af00      	add	r7, sp, #0
 801c552:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801c554:	687b      	ldr	r3, [r7, #4]
 801c556:	f103 0208 	add.w	r2, r3, #8
 801c55a:	687b      	ldr	r3, [r7, #4]
 801c55c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801c55e:	687b      	ldr	r3, [r7, #4]
 801c560:	f04f 32ff 	mov.w	r2, #4294967295
 801c564:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801c566:	687b      	ldr	r3, [r7, #4]
 801c568:	f103 0208 	add.w	r2, r3, #8
 801c56c:	687b      	ldr	r3, [r7, #4]
 801c56e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801c570:	687b      	ldr	r3, [r7, #4]
 801c572:	f103 0208 	add.w	r2, r3, #8
 801c576:	687b      	ldr	r3, [r7, #4]
 801c578:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 801c57a:	687b      	ldr	r3, [r7, #4]
 801c57c:	2200      	movs	r2, #0
 801c57e:	601a      	str	r2, [r3, #0]
}
 801c580:	bf00      	nop
 801c582:	370c      	adds	r7, #12
 801c584:	46bd      	mov	sp, r7
 801c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c58a:	4770      	bx	lr

0801c58c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem * const pxItem )
{
 801c58c:	b480      	push	{r7}
 801c58e:	b083      	sub	sp, #12
 801c590:	af00      	add	r7, sp, #0
 801c592:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 801c594:	687b      	ldr	r3, [r7, #4]
 801c596:	2200      	movs	r2, #0
 801c598:	611a      	str	r2, [r3, #16]
}
 801c59a:	bf00      	nop
 801c59c:	370c      	adds	r7, #12
 801c59e:	46bd      	mov	sp, r7
 801c5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c5a4:	4770      	bx	lr

0801c5a6 <vListInsert>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( xList * const pxList, xListItem * const pxNewListItem )
{
 801c5a6:	b480      	push	{r7}
 801c5a8:	b085      	sub	sp, #20
 801c5aa:	af00      	add	r7, sp, #0
 801c5ac:	6078      	str	r0, [r7, #4]
 801c5ae:	6039      	str	r1, [r7, #0]
xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 801c5b0:	683b      	ldr	r3, [r7, #0]
 801c5b2:	681b      	ldr	r3, [r3, #0]
 801c5b4:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801c5b6:	68bb      	ldr	r3, [r7, #8]
 801c5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c5bc:	d103      	bne.n	801c5c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801c5be:	687b      	ldr	r3, [r7, #4]
 801c5c0:	691b      	ldr	r3, [r3, #16]
 801c5c2:	60fb      	str	r3, [r7, #12]
 801c5c4:	e00c      	b.n	801c5e0 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801c5c6:	687b      	ldr	r3, [r7, #4]
 801c5c8:	3308      	adds	r3, #8
 801c5ca:	60fb      	str	r3, [r7, #12]
 801c5cc:	e002      	b.n	801c5d4 <vListInsert+0x2e>
 801c5ce:	68fb      	ldr	r3, [r7, #12]
 801c5d0:	685b      	ldr	r3, [r3, #4]
 801c5d2:	60fb      	str	r3, [r7, #12]
 801c5d4:	68fb      	ldr	r3, [r7, #12]
 801c5d6:	685b      	ldr	r3, [r3, #4]
 801c5d8:	681a      	ldr	r2, [r3, #0]
 801c5da:	68bb      	ldr	r3, [r7, #8]
 801c5dc:	429a      	cmp	r2, r3
 801c5de:	d9f6      	bls.n	801c5ce <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801c5e0:	68fb      	ldr	r3, [r7, #12]
 801c5e2:	685a      	ldr	r2, [r3, #4]
 801c5e4:	683b      	ldr	r3, [r7, #0]
 801c5e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801c5e8:	683b      	ldr	r3, [r7, #0]
 801c5ea:	685b      	ldr	r3, [r3, #4]
 801c5ec:	683a      	ldr	r2, [r7, #0]
 801c5ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801c5f0:	683b      	ldr	r3, [r7, #0]
 801c5f2:	68fa      	ldr	r2, [r7, #12]
 801c5f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801c5f6:	68fb      	ldr	r3, [r7, #12]
 801c5f8:	683a      	ldr	r2, [r7, #0]
 801c5fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 801c5fc:	683b      	ldr	r3, [r7, #0]
 801c5fe:	687a      	ldr	r2, [r7, #4]
 801c600:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801c602:	687b      	ldr	r3, [r7, #4]
 801c604:	681b      	ldr	r3, [r3, #0]
 801c606:	1c5a      	adds	r2, r3, #1
 801c608:	687b      	ldr	r3, [r7, #4]
 801c60a:	601a      	str	r2, [r3, #0]
}
 801c60c:	bf00      	nop
 801c60e:	3714      	adds	r7, #20
 801c610:	46bd      	mov	sp, r7
 801c612:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c616:	4770      	bx	lr

0801c618 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem * const pxItemToRemove )
{
 801c618:	b480      	push	{r7}
 801c61a:	b085      	sub	sp, #20
 801c61c:	af00      	add	r7, sp, #0
 801c61e:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801c620:	687b      	ldr	r3, [r7, #4]
 801c622:	685b      	ldr	r3, [r3, #4]
 801c624:	687a      	ldr	r2, [r7, #4]
 801c626:	6892      	ldr	r2, [r2, #8]
 801c628:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801c62a:	687b      	ldr	r3, [r7, #4]
 801c62c:	689b      	ldr	r3, [r3, #8]
 801c62e:	687a      	ldr	r2, [r7, #4]
 801c630:	6852      	ldr	r2, [r2, #4]
 801c632:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 801c634:	687b      	ldr	r3, [r7, #4]
 801c636:	691b      	ldr	r3, [r3, #16]
 801c638:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	685a      	ldr	r2, [r3, #4]
 801c63e:	687b      	ldr	r3, [r7, #4]
 801c640:	429a      	cmp	r2, r3
 801c642:	d103      	bne.n	801c64c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801c644:	687b      	ldr	r3, [r7, #4]
 801c646:	689a      	ldr	r2, [r3, #8]
 801c648:	68fb      	ldr	r3, [r7, #12]
 801c64a:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 801c64c:	687b      	ldr	r3, [r7, #4]
 801c64e:	2200      	movs	r2, #0
 801c650:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801c652:	68fb      	ldr	r3, [r7, #12]
 801c654:	681b      	ldr	r3, [r3, #0]
 801c656:	1e5a      	subs	r2, r3, #1
 801c658:	68fb      	ldr	r3, [r7, #12]
 801c65a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801c65c:	68fb      	ldr	r3, [r7, #12]
 801c65e:	681b      	ldr	r3, [r3, #0]
}
 801c660:	4618      	mov	r0, r3
 801c662:	3714      	adds	r7, #20
 801c664:	46bd      	mov	sp, r7
 801c666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c66a:	4770      	bx	lr

0801c66c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 801c66c:	f8df d034 	ldr.w	sp, [pc, #52]	; 801c6a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 801c670:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 801c672:	e003      	b.n	801c67c <LoopCopyDataInit>

0801c674 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 801c674:	4b0c      	ldr	r3, [pc, #48]	; (801c6a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801c676:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801c678:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801c67a:	3104      	adds	r1, #4

0801c67c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 801c67c:	480b      	ldr	r0, [pc, #44]	; (801c6ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 801c67e:	4b0c      	ldr	r3, [pc, #48]	; (801c6b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 801c680:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 801c682:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 801c684:	d3f6      	bcc.n	801c674 <CopyDataInit>
  ldr  r2, =_sbss
 801c686:	4a0b      	ldr	r2, [pc, #44]	; (801c6b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801c688:	e002      	b.n	801c690 <LoopFillZerobss>

0801c68a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801c68a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 801c68c:	f842 3b04 	str.w	r3, [r2], #4

0801c690 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 801c690:	4b09      	ldr	r3, [pc, #36]	; (801c6b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 801c692:	429a      	cmp	r2, r3
  bcc  FillZerobss
 801c694:	d3f9      	bcc.n	801c68a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801c696:	f7ff f8a3 	bl	801b7e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801c69a:	f000 f811 	bl	801c6c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 801c69e:	f7fe fe99 	bl	801b3d4 <main>
  bx  lr    
 801c6a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801c6a4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 801c6a8:	08023d70 	.word	0x08023d70
  ldr  r0, =_sdata
 801c6ac:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 801c6b0:	200207b0 	.word	0x200207b0
  ldr  r2, =_sbss
 801c6b4:	200207b0 	.word	0x200207b0
  ldr  r3, = _ebss
 801c6b8:	20037b5c 	.word	0x20037b5c

0801c6bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 801c6bc:	e7fe      	b.n	801c6bc <ADC_IRQHandler>
	...

0801c6c0 <__libc_init_array>:
 801c6c0:	b570      	push	{r4, r5, r6, lr}
 801c6c2:	4e0d      	ldr	r6, [pc, #52]	; (801c6f8 <__libc_init_array+0x38>)
 801c6c4:	4c0d      	ldr	r4, [pc, #52]	; (801c6fc <__libc_init_array+0x3c>)
 801c6c6:	1ba4      	subs	r4, r4, r6
 801c6c8:	10a4      	asrs	r4, r4, #2
 801c6ca:	2500      	movs	r5, #0
 801c6cc:	42a5      	cmp	r5, r4
 801c6ce:	d109      	bne.n	801c6e4 <__libc_init_array+0x24>
 801c6d0:	4e0b      	ldr	r6, [pc, #44]	; (801c700 <__libc_init_array+0x40>)
 801c6d2:	4c0c      	ldr	r4, [pc, #48]	; (801c704 <__libc_init_array+0x44>)
 801c6d4:	f002 ff48 	bl	801f568 <_init>
 801c6d8:	1ba4      	subs	r4, r4, r6
 801c6da:	10a4      	asrs	r4, r4, #2
 801c6dc:	2500      	movs	r5, #0
 801c6de:	42a5      	cmp	r5, r4
 801c6e0:	d105      	bne.n	801c6ee <__libc_init_array+0x2e>
 801c6e2:	bd70      	pop	{r4, r5, r6, pc}
 801c6e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801c6e8:	4798      	blx	r3
 801c6ea:	3501      	adds	r5, #1
 801c6ec:	e7ee      	b.n	801c6cc <__libc_init_array+0xc>
 801c6ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801c6f2:	4798      	blx	r3
 801c6f4:	3501      	adds	r5, #1
 801c6f6:	e7f2      	b.n	801c6de <__libc_init_array+0x1e>
 801c6f8:	08023d68 	.word	0x08023d68
 801c6fc:	08023d68 	.word	0x08023d68
 801c700:	08023d68 	.word	0x08023d68
 801c704:	08023d6c 	.word	0x08023d6c

0801c708 <malloc>:
 801c708:	4b02      	ldr	r3, [pc, #8]	; (801c714 <malloc+0xc>)
 801c70a:	4601      	mov	r1, r0
 801c70c:	6818      	ldr	r0, [r3, #0]
 801c70e:	f000 b80b 	b.w	801c728 <_malloc_r>
 801c712:	bf00      	nop
 801c714:	20020550 	.word	0x20020550

0801c718 <free>:
 801c718:	4b02      	ldr	r3, [pc, #8]	; (801c724 <free+0xc>)
 801c71a:	4601      	mov	r1, r0
 801c71c:	6818      	ldr	r0, [r3, #0]
 801c71e:	f002 b917 	b.w	801e950 <_free_r>
 801c722:	bf00      	nop
 801c724:	20020550 	.word	0x20020550

0801c728 <_malloc_r>:
 801c728:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c72c:	f101 040b 	add.w	r4, r1, #11
 801c730:	2c16      	cmp	r4, #22
 801c732:	4681      	mov	r9, r0
 801c734:	d907      	bls.n	801c746 <_malloc_r+0x1e>
 801c736:	f034 0407 	bics.w	r4, r4, #7
 801c73a:	d505      	bpl.n	801c748 <_malloc_r+0x20>
 801c73c:	230c      	movs	r3, #12
 801c73e:	f8c9 3000 	str.w	r3, [r9]
 801c742:	2600      	movs	r6, #0
 801c744:	e131      	b.n	801c9aa <_malloc_r+0x282>
 801c746:	2410      	movs	r4, #16
 801c748:	428c      	cmp	r4, r1
 801c74a:	d3f7      	bcc.n	801c73c <_malloc_r+0x14>
 801c74c:	4648      	mov	r0, r9
 801c74e:	f000 fa0d 	bl	801cb6c <__malloc_lock>
 801c752:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 801c756:	4d9c      	ldr	r5, [pc, #624]	; (801c9c8 <_malloc_r+0x2a0>)
 801c758:	d236      	bcs.n	801c7c8 <_malloc_r+0xa0>
 801c75a:	f104 0208 	add.w	r2, r4, #8
 801c75e:	442a      	add	r2, r5
 801c760:	f1a2 0108 	sub.w	r1, r2, #8
 801c764:	6856      	ldr	r6, [r2, #4]
 801c766:	428e      	cmp	r6, r1
 801c768:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 801c76c:	d102      	bne.n	801c774 <_malloc_r+0x4c>
 801c76e:	68d6      	ldr	r6, [r2, #12]
 801c770:	42b2      	cmp	r2, r6
 801c772:	d010      	beq.n	801c796 <_malloc_r+0x6e>
 801c774:	6873      	ldr	r3, [r6, #4]
 801c776:	68f2      	ldr	r2, [r6, #12]
 801c778:	68b1      	ldr	r1, [r6, #8]
 801c77a:	f023 0303 	bic.w	r3, r3, #3
 801c77e:	60ca      	str	r2, [r1, #12]
 801c780:	4433      	add	r3, r6
 801c782:	6091      	str	r1, [r2, #8]
 801c784:	685a      	ldr	r2, [r3, #4]
 801c786:	f042 0201 	orr.w	r2, r2, #1
 801c78a:	605a      	str	r2, [r3, #4]
 801c78c:	4648      	mov	r0, r9
 801c78e:	f000 f9f3 	bl	801cb78 <__malloc_unlock>
 801c792:	3608      	adds	r6, #8
 801c794:	e109      	b.n	801c9aa <_malloc_r+0x282>
 801c796:	3302      	adds	r3, #2
 801c798:	4a8c      	ldr	r2, [pc, #560]	; (801c9cc <_malloc_r+0x2a4>)
 801c79a:	692e      	ldr	r6, [r5, #16]
 801c79c:	4296      	cmp	r6, r2
 801c79e:	4611      	mov	r1, r2
 801c7a0:	d06d      	beq.n	801c87e <_malloc_r+0x156>
 801c7a2:	6870      	ldr	r0, [r6, #4]
 801c7a4:	f020 0003 	bic.w	r0, r0, #3
 801c7a8:	1b07      	subs	r7, r0, r4
 801c7aa:	2f0f      	cmp	r7, #15
 801c7ac:	dd47      	ble.n	801c83e <_malloc_r+0x116>
 801c7ae:	1933      	adds	r3, r6, r4
 801c7b0:	f044 0401 	orr.w	r4, r4, #1
 801c7b4:	6074      	str	r4, [r6, #4]
 801c7b6:	616b      	str	r3, [r5, #20]
 801c7b8:	612b      	str	r3, [r5, #16]
 801c7ba:	60da      	str	r2, [r3, #12]
 801c7bc:	609a      	str	r2, [r3, #8]
 801c7be:	f047 0201 	orr.w	r2, r7, #1
 801c7c2:	605a      	str	r2, [r3, #4]
 801c7c4:	5037      	str	r7, [r6, r0]
 801c7c6:	e7e1      	b.n	801c78c <_malloc_r+0x64>
 801c7c8:	0a63      	lsrs	r3, r4, #9
 801c7ca:	d02a      	beq.n	801c822 <_malloc_r+0xfa>
 801c7cc:	2b04      	cmp	r3, #4
 801c7ce:	d812      	bhi.n	801c7f6 <_malloc_r+0xce>
 801c7d0:	09a3      	lsrs	r3, r4, #6
 801c7d2:	3338      	adds	r3, #56	; 0x38
 801c7d4:	1c5a      	adds	r2, r3, #1
 801c7d6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 801c7da:	f1a2 0008 	sub.w	r0, r2, #8
 801c7de:	6856      	ldr	r6, [r2, #4]
 801c7e0:	4286      	cmp	r6, r0
 801c7e2:	d006      	beq.n	801c7f2 <_malloc_r+0xca>
 801c7e4:	6872      	ldr	r2, [r6, #4]
 801c7e6:	f022 0203 	bic.w	r2, r2, #3
 801c7ea:	1b11      	subs	r1, r2, r4
 801c7ec:	290f      	cmp	r1, #15
 801c7ee:	dd1c      	ble.n	801c82a <_malloc_r+0x102>
 801c7f0:	3b01      	subs	r3, #1
 801c7f2:	3301      	adds	r3, #1
 801c7f4:	e7d0      	b.n	801c798 <_malloc_r+0x70>
 801c7f6:	2b14      	cmp	r3, #20
 801c7f8:	d801      	bhi.n	801c7fe <_malloc_r+0xd6>
 801c7fa:	335b      	adds	r3, #91	; 0x5b
 801c7fc:	e7ea      	b.n	801c7d4 <_malloc_r+0xac>
 801c7fe:	2b54      	cmp	r3, #84	; 0x54
 801c800:	d802      	bhi.n	801c808 <_malloc_r+0xe0>
 801c802:	0b23      	lsrs	r3, r4, #12
 801c804:	336e      	adds	r3, #110	; 0x6e
 801c806:	e7e5      	b.n	801c7d4 <_malloc_r+0xac>
 801c808:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 801c80c:	d802      	bhi.n	801c814 <_malloc_r+0xec>
 801c80e:	0be3      	lsrs	r3, r4, #15
 801c810:	3377      	adds	r3, #119	; 0x77
 801c812:	e7df      	b.n	801c7d4 <_malloc_r+0xac>
 801c814:	f240 5254 	movw	r2, #1364	; 0x554
 801c818:	4293      	cmp	r3, r2
 801c81a:	d804      	bhi.n	801c826 <_malloc_r+0xfe>
 801c81c:	0ca3      	lsrs	r3, r4, #18
 801c81e:	337c      	adds	r3, #124	; 0x7c
 801c820:	e7d8      	b.n	801c7d4 <_malloc_r+0xac>
 801c822:	233f      	movs	r3, #63	; 0x3f
 801c824:	e7d6      	b.n	801c7d4 <_malloc_r+0xac>
 801c826:	237e      	movs	r3, #126	; 0x7e
 801c828:	e7d4      	b.n	801c7d4 <_malloc_r+0xac>
 801c82a:	2900      	cmp	r1, #0
 801c82c:	68f1      	ldr	r1, [r6, #12]
 801c82e:	db04      	blt.n	801c83a <_malloc_r+0x112>
 801c830:	68b3      	ldr	r3, [r6, #8]
 801c832:	60d9      	str	r1, [r3, #12]
 801c834:	608b      	str	r3, [r1, #8]
 801c836:	18b3      	adds	r3, r6, r2
 801c838:	e7a4      	b.n	801c784 <_malloc_r+0x5c>
 801c83a:	460e      	mov	r6, r1
 801c83c:	e7d0      	b.n	801c7e0 <_malloc_r+0xb8>
 801c83e:	2f00      	cmp	r7, #0
 801c840:	616a      	str	r2, [r5, #20]
 801c842:	612a      	str	r2, [r5, #16]
 801c844:	db05      	blt.n	801c852 <_malloc_r+0x12a>
 801c846:	4430      	add	r0, r6
 801c848:	6843      	ldr	r3, [r0, #4]
 801c84a:	f043 0301 	orr.w	r3, r3, #1
 801c84e:	6043      	str	r3, [r0, #4]
 801c850:	e79c      	b.n	801c78c <_malloc_r+0x64>
 801c852:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 801c856:	d244      	bcs.n	801c8e2 <_malloc_r+0x1ba>
 801c858:	08c0      	lsrs	r0, r0, #3
 801c85a:	1087      	asrs	r7, r0, #2
 801c85c:	2201      	movs	r2, #1
 801c85e:	fa02 f707 	lsl.w	r7, r2, r7
 801c862:	686a      	ldr	r2, [r5, #4]
 801c864:	3001      	adds	r0, #1
 801c866:	433a      	orrs	r2, r7
 801c868:	606a      	str	r2, [r5, #4]
 801c86a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801c86e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 801c872:	60b7      	str	r7, [r6, #8]
 801c874:	3a08      	subs	r2, #8
 801c876:	60f2      	str	r2, [r6, #12]
 801c878:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 801c87c:	60fe      	str	r6, [r7, #12]
 801c87e:	2001      	movs	r0, #1
 801c880:	109a      	asrs	r2, r3, #2
 801c882:	fa00 f202 	lsl.w	r2, r0, r2
 801c886:	6868      	ldr	r0, [r5, #4]
 801c888:	4282      	cmp	r2, r0
 801c88a:	f200 80a1 	bhi.w	801c9d0 <_malloc_r+0x2a8>
 801c88e:	4202      	tst	r2, r0
 801c890:	d106      	bne.n	801c8a0 <_malloc_r+0x178>
 801c892:	f023 0303 	bic.w	r3, r3, #3
 801c896:	0052      	lsls	r2, r2, #1
 801c898:	4202      	tst	r2, r0
 801c89a:	f103 0304 	add.w	r3, r3, #4
 801c89e:	d0fa      	beq.n	801c896 <_malloc_r+0x16e>
 801c8a0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 801c8a4:	46e0      	mov	r8, ip
 801c8a6:	469e      	mov	lr, r3
 801c8a8:	f8d8 600c 	ldr.w	r6, [r8, #12]
 801c8ac:	4546      	cmp	r6, r8
 801c8ae:	d153      	bne.n	801c958 <_malloc_r+0x230>
 801c8b0:	f10e 0e01 	add.w	lr, lr, #1
 801c8b4:	f01e 0f03 	tst.w	lr, #3
 801c8b8:	f108 0808 	add.w	r8, r8, #8
 801c8bc:	d1f4      	bne.n	801c8a8 <_malloc_r+0x180>
 801c8be:	0798      	lsls	r0, r3, #30
 801c8c0:	d179      	bne.n	801c9b6 <_malloc_r+0x28e>
 801c8c2:	686b      	ldr	r3, [r5, #4]
 801c8c4:	ea23 0302 	bic.w	r3, r3, r2
 801c8c8:	606b      	str	r3, [r5, #4]
 801c8ca:	6868      	ldr	r0, [r5, #4]
 801c8cc:	0052      	lsls	r2, r2, #1
 801c8ce:	4282      	cmp	r2, r0
 801c8d0:	d87e      	bhi.n	801c9d0 <_malloc_r+0x2a8>
 801c8d2:	2a00      	cmp	r2, #0
 801c8d4:	d07c      	beq.n	801c9d0 <_malloc_r+0x2a8>
 801c8d6:	4673      	mov	r3, lr
 801c8d8:	4202      	tst	r2, r0
 801c8da:	d1e1      	bne.n	801c8a0 <_malloc_r+0x178>
 801c8dc:	3304      	adds	r3, #4
 801c8de:	0052      	lsls	r2, r2, #1
 801c8e0:	e7fa      	b.n	801c8d8 <_malloc_r+0x1b0>
 801c8e2:	0a42      	lsrs	r2, r0, #9
 801c8e4:	2a04      	cmp	r2, #4
 801c8e6:	d815      	bhi.n	801c914 <_malloc_r+0x1ec>
 801c8e8:	0982      	lsrs	r2, r0, #6
 801c8ea:	3238      	adds	r2, #56	; 0x38
 801c8ec:	1c57      	adds	r7, r2, #1
 801c8ee:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 801c8f2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 801c8f6:	45be      	cmp	lr, r7
 801c8f8:	d126      	bne.n	801c948 <_malloc_r+0x220>
 801c8fa:	2001      	movs	r0, #1
 801c8fc:	1092      	asrs	r2, r2, #2
 801c8fe:	fa00 f202 	lsl.w	r2, r0, r2
 801c902:	6868      	ldr	r0, [r5, #4]
 801c904:	4310      	orrs	r0, r2
 801c906:	6068      	str	r0, [r5, #4]
 801c908:	f8c6 e00c 	str.w	lr, [r6, #12]
 801c90c:	60b7      	str	r7, [r6, #8]
 801c90e:	f8ce 6008 	str.w	r6, [lr, #8]
 801c912:	e7b3      	b.n	801c87c <_malloc_r+0x154>
 801c914:	2a14      	cmp	r2, #20
 801c916:	d801      	bhi.n	801c91c <_malloc_r+0x1f4>
 801c918:	325b      	adds	r2, #91	; 0x5b
 801c91a:	e7e7      	b.n	801c8ec <_malloc_r+0x1c4>
 801c91c:	2a54      	cmp	r2, #84	; 0x54
 801c91e:	d802      	bhi.n	801c926 <_malloc_r+0x1fe>
 801c920:	0b02      	lsrs	r2, r0, #12
 801c922:	326e      	adds	r2, #110	; 0x6e
 801c924:	e7e2      	b.n	801c8ec <_malloc_r+0x1c4>
 801c926:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801c92a:	d802      	bhi.n	801c932 <_malloc_r+0x20a>
 801c92c:	0bc2      	lsrs	r2, r0, #15
 801c92e:	3277      	adds	r2, #119	; 0x77
 801c930:	e7dc      	b.n	801c8ec <_malloc_r+0x1c4>
 801c932:	f240 5754 	movw	r7, #1364	; 0x554
 801c936:	42ba      	cmp	r2, r7
 801c938:	bf9a      	itte	ls
 801c93a:	0c82      	lsrls	r2, r0, #18
 801c93c:	327c      	addls	r2, #124	; 0x7c
 801c93e:	227e      	movhi	r2, #126	; 0x7e
 801c940:	e7d4      	b.n	801c8ec <_malloc_r+0x1c4>
 801c942:	68bf      	ldr	r7, [r7, #8]
 801c944:	45be      	cmp	lr, r7
 801c946:	d004      	beq.n	801c952 <_malloc_r+0x22a>
 801c948:	687a      	ldr	r2, [r7, #4]
 801c94a:	f022 0203 	bic.w	r2, r2, #3
 801c94e:	4290      	cmp	r0, r2
 801c950:	d3f7      	bcc.n	801c942 <_malloc_r+0x21a>
 801c952:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 801c956:	e7d7      	b.n	801c908 <_malloc_r+0x1e0>
 801c958:	6870      	ldr	r0, [r6, #4]
 801c95a:	68f7      	ldr	r7, [r6, #12]
 801c95c:	f020 0003 	bic.w	r0, r0, #3
 801c960:	eba0 0a04 	sub.w	sl, r0, r4
 801c964:	f1ba 0f0f 	cmp.w	sl, #15
 801c968:	dd10      	ble.n	801c98c <_malloc_r+0x264>
 801c96a:	68b2      	ldr	r2, [r6, #8]
 801c96c:	1933      	adds	r3, r6, r4
 801c96e:	f044 0401 	orr.w	r4, r4, #1
 801c972:	6074      	str	r4, [r6, #4]
 801c974:	60d7      	str	r7, [r2, #12]
 801c976:	60ba      	str	r2, [r7, #8]
 801c978:	f04a 0201 	orr.w	r2, sl, #1
 801c97c:	616b      	str	r3, [r5, #20]
 801c97e:	612b      	str	r3, [r5, #16]
 801c980:	60d9      	str	r1, [r3, #12]
 801c982:	6099      	str	r1, [r3, #8]
 801c984:	605a      	str	r2, [r3, #4]
 801c986:	f846 a000 	str.w	sl, [r6, r0]
 801c98a:	e6ff      	b.n	801c78c <_malloc_r+0x64>
 801c98c:	f1ba 0f00 	cmp.w	sl, #0
 801c990:	db0f      	blt.n	801c9b2 <_malloc_r+0x28a>
 801c992:	4430      	add	r0, r6
 801c994:	6843      	ldr	r3, [r0, #4]
 801c996:	f043 0301 	orr.w	r3, r3, #1
 801c99a:	6043      	str	r3, [r0, #4]
 801c99c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 801c9a0:	4648      	mov	r0, r9
 801c9a2:	60df      	str	r7, [r3, #12]
 801c9a4:	60bb      	str	r3, [r7, #8]
 801c9a6:	f000 f8e7 	bl	801cb78 <__malloc_unlock>
 801c9aa:	4630      	mov	r0, r6
 801c9ac:	b003      	add	sp, #12
 801c9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c9b2:	463e      	mov	r6, r7
 801c9b4:	e77a      	b.n	801c8ac <_malloc_r+0x184>
 801c9b6:	f85c 0908 	ldr.w	r0, [ip], #-8
 801c9ba:	4584      	cmp	ip, r0
 801c9bc:	f103 33ff 	add.w	r3, r3, #4294967295
 801c9c0:	f43f af7d 	beq.w	801c8be <_malloc_r+0x196>
 801c9c4:	e781      	b.n	801c8ca <_malloc_r+0x1a2>
 801c9c6:	bf00      	nop
 801c9c8:	20020140 	.word	0x20020140
 801c9cc:	20020148 	.word	0x20020148
 801c9d0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 801c9d4:	f8db 6004 	ldr.w	r6, [fp, #4]
 801c9d8:	f026 0603 	bic.w	r6, r6, #3
 801c9dc:	42b4      	cmp	r4, r6
 801c9de:	d803      	bhi.n	801c9e8 <_malloc_r+0x2c0>
 801c9e0:	1b33      	subs	r3, r6, r4
 801c9e2:	2b0f      	cmp	r3, #15
 801c9e4:	f300 8096 	bgt.w	801cb14 <_malloc_r+0x3ec>
 801c9e8:	4a4f      	ldr	r2, [pc, #316]	; (801cb28 <_malloc_r+0x400>)
 801c9ea:	6817      	ldr	r7, [r2, #0]
 801c9ec:	4a4f      	ldr	r2, [pc, #316]	; (801cb2c <_malloc_r+0x404>)
 801c9ee:	6811      	ldr	r1, [r2, #0]
 801c9f0:	3710      	adds	r7, #16
 801c9f2:	3101      	adds	r1, #1
 801c9f4:	eb0b 0306 	add.w	r3, fp, r6
 801c9f8:	4427      	add	r7, r4
 801c9fa:	d005      	beq.n	801ca08 <_malloc_r+0x2e0>
 801c9fc:	494c      	ldr	r1, [pc, #304]	; (801cb30 <_malloc_r+0x408>)
 801c9fe:	3901      	subs	r1, #1
 801ca00:	440f      	add	r7, r1
 801ca02:	3101      	adds	r1, #1
 801ca04:	4249      	negs	r1, r1
 801ca06:	400f      	ands	r7, r1
 801ca08:	4639      	mov	r1, r7
 801ca0a:	4648      	mov	r0, r9
 801ca0c:	9201      	str	r2, [sp, #4]
 801ca0e:	9300      	str	r3, [sp, #0]
 801ca10:	f000 f8b8 	bl	801cb84 <_sbrk_r>
 801ca14:	f1b0 3fff 	cmp.w	r0, #4294967295
 801ca18:	4680      	mov	r8, r0
 801ca1a:	d056      	beq.n	801caca <_malloc_r+0x3a2>
 801ca1c:	9b00      	ldr	r3, [sp, #0]
 801ca1e:	9a01      	ldr	r2, [sp, #4]
 801ca20:	4283      	cmp	r3, r0
 801ca22:	d901      	bls.n	801ca28 <_malloc_r+0x300>
 801ca24:	45ab      	cmp	fp, r5
 801ca26:	d150      	bne.n	801caca <_malloc_r+0x3a2>
 801ca28:	4842      	ldr	r0, [pc, #264]	; (801cb34 <_malloc_r+0x40c>)
 801ca2a:	6801      	ldr	r1, [r0, #0]
 801ca2c:	4543      	cmp	r3, r8
 801ca2e:	eb07 0e01 	add.w	lr, r7, r1
 801ca32:	f8c0 e000 	str.w	lr, [r0]
 801ca36:	4940      	ldr	r1, [pc, #256]	; (801cb38 <_malloc_r+0x410>)
 801ca38:	4682      	mov	sl, r0
 801ca3a:	d113      	bne.n	801ca64 <_malloc_r+0x33c>
 801ca3c:	420b      	tst	r3, r1
 801ca3e:	d111      	bne.n	801ca64 <_malloc_r+0x33c>
 801ca40:	68ab      	ldr	r3, [r5, #8]
 801ca42:	443e      	add	r6, r7
 801ca44:	f046 0601 	orr.w	r6, r6, #1
 801ca48:	605e      	str	r6, [r3, #4]
 801ca4a:	4a3c      	ldr	r2, [pc, #240]	; (801cb3c <_malloc_r+0x414>)
 801ca4c:	f8da 3000 	ldr.w	r3, [sl]
 801ca50:	6811      	ldr	r1, [r2, #0]
 801ca52:	428b      	cmp	r3, r1
 801ca54:	bf88      	it	hi
 801ca56:	6013      	strhi	r3, [r2, #0]
 801ca58:	4a39      	ldr	r2, [pc, #228]	; (801cb40 <_malloc_r+0x418>)
 801ca5a:	6811      	ldr	r1, [r2, #0]
 801ca5c:	428b      	cmp	r3, r1
 801ca5e:	bf88      	it	hi
 801ca60:	6013      	strhi	r3, [r2, #0]
 801ca62:	e032      	b.n	801caca <_malloc_r+0x3a2>
 801ca64:	6810      	ldr	r0, [r2, #0]
 801ca66:	3001      	adds	r0, #1
 801ca68:	bf1b      	ittet	ne
 801ca6a:	eba8 0303 	subne.w	r3, r8, r3
 801ca6e:	4473      	addne	r3, lr
 801ca70:	f8c2 8000 	streq.w	r8, [r2]
 801ca74:	f8ca 3000 	strne.w	r3, [sl]
 801ca78:	f018 0007 	ands.w	r0, r8, #7
 801ca7c:	bf1c      	itt	ne
 801ca7e:	f1c0 0008 	rsbne	r0, r0, #8
 801ca82:	4480      	addne	r8, r0
 801ca84:	4b2a      	ldr	r3, [pc, #168]	; (801cb30 <_malloc_r+0x408>)
 801ca86:	4447      	add	r7, r8
 801ca88:	4418      	add	r0, r3
 801ca8a:	400f      	ands	r7, r1
 801ca8c:	1bc7      	subs	r7, r0, r7
 801ca8e:	4639      	mov	r1, r7
 801ca90:	4648      	mov	r0, r9
 801ca92:	f000 f877 	bl	801cb84 <_sbrk_r>
 801ca96:	1c43      	adds	r3, r0, #1
 801ca98:	bf08      	it	eq
 801ca9a:	4640      	moveq	r0, r8
 801ca9c:	f8da 3000 	ldr.w	r3, [sl]
 801caa0:	f8c5 8008 	str.w	r8, [r5, #8]
 801caa4:	bf08      	it	eq
 801caa6:	2700      	moveq	r7, #0
 801caa8:	eba0 0008 	sub.w	r0, r0, r8
 801caac:	443b      	add	r3, r7
 801caae:	4407      	add	r7, r0
 801cab0:	f047 0701 	orr.w	r7, r7, #1
 801cab4:	45ab      	cmp	fp, r5
 801cab6:	f8ca 3000 	str.w	r3, [sl]
 801caba:	f8c8 7004 	str.w	r7, [r8, #4]
 801cabe:	d0c4      	beq.n	801ca4a <_malloc_r+0x322>
 801cac0:	2e0f      	cmp	r6, #15
 801cac2:	d810      	bhi.n	801cae6 <_malloc_r+0x3be>
 801cac4:	2301      	movs	r3, #1
 801cac6:	f8c8 3004 	str.w	r3, [r8, #4]
 801caca:	68ab      	ldr	r3, [r5, #8]
 801cacc:	685a      	ldr	r2, [r3, #4]
 801cace:	f022 0203 	bic.w	r2, r2, #3
 801cad2:	4294      	cmp	r4, r2
 801cad4:	eba2 0304 	sub.w	r3, r2, r4
 801cad8:	d801      	bhi.n	801cade <_malloc_r+0x3b6>
 801cada:	2b0f      	cmp	r3, #15
 801cadc:	dc1a      	bgt.n	801cb14 <_malloc_r+0x3ec>
 801cade:	4648      	mov	r0, r9
 801cae0:	f000 f84a 	bl	801cb78 <__malloc_unlock>
 801cae4:	e62d      	b.n	801c742 <_malloc_r+0x1a>
 801cae6:	f8db 3004 	ldr.w	r3, [fp, #4]
 801caea:	3e0c      	subs	r6, #12
 801caec:	f026 0607 	bic.w	r6, r6, #7
 801caf0:	f003 0301 	and.w	r3, r3, #1
 801caf4:	4333      	orrs	r3, r6
 801caf6:	f8cb 3004 	str.w	r3, [fp, #4]
 801cafa:	eb0b 0306 	add.w	r3, fp, r6
 801cafe:	2205      	movs	r2, #5
 801cb00:	2e0f      	cmp	r6, #15
 801cb02:	605a      	str	r2, [r3, #4]
 801cb04:	609a      	str	r2, [r3, #8]
 801cb06:	d9a0      	bls.n	801ca4a <_malloc_r+0x322>
 801cb08:	f10b 0108 	add.w	r1, fp, #8
 801cb0c:	4648      	mov	r0, r9
 801cb0e:	f001 ff1f 	bl	801e950 <_free_r>
 801cb12:	e79a      	b.n	801ca4a <_malloc_r+0x322>
 801cb14:	68ae      	ldr	r6, [r5, #8]
 801cb16:	f044 0201 	orr.w	r2, r4, #1
 801cb1a:	4434      	add	r4, r6
 801cb1c:	f043 0301 	orr.w	r3, r3, #1
 801cb20:	6072      	str	r2, [r6, #4]
 801cb22:	60ac      	str	r4, [r5, #8]
 801cb24:	6063      	str	r3, [r4, #4]
 801cb26:	e631      	b.n	801c78c <_malloc_r+0x64>
 801cb28:	20020cf4 	.word	0x20020cf4
 801cb2c:	20020548 	.word	0x20020548
 801cb30:	00001000 	.word	0x00001000
 801cb34:	20020cc4 	.word	0x20020cc4
 801cb38:	00000fff 	.word	0x00000fff
 801cb3c:	20020cec 	.word	0x20020cec
 801cb40:	20020cf0 	.word	0x20020cf0

0801cb44 <memcpy>:
 801cb44:	b510      	push	{r4, lr}
 801cb46:	1e43      	subs	r3, r0, #1
 801cb48:	440a      	add	r2, r1
 801cb4a:	4291      	cmp	r1, r2
 801cb4c:	d100      	bne.n	801cb50 <memcpy+0xc>
 801cb4e:	bd10      	pop	{r4, pc}
 801cb50:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cb54:	f803 4f01 	strb.w	r4, [r3, #1]!
 801cb58:	e7f7      	b.n	801cb4a <memcpy+0x6>

0801cb5a <memset>:
 801cb5a:	4402      	add	r2, r0
 801cb5c:	4603      	mov	r3, r0
 801cb5e:	4293      	cmp	r3, r2
 801cb60:	d100      	bne.n	801cb64 <memset+0xa>
 801cb62:	4770      	bx	lr
 801cb64:	f803 1b01 	strb.w	r1, [r3], #1
 801cb68:	e7f9      	b.n	801cb5e <memset+0x4>
	...

0801cb6c <__malloc_lock>:
 801cb6c:	4801      	ldr	r0, [pc, #4]	; (801cb74 <__malloc_lock+0x8>)
 801cb6e:	f001 bfb9 	b.w	801eae4 <__retarget_lock_acquire_recursive>
 801cb72:	bf00      	nop
 801cb74:	20037b50 	.word	0x20037b50

0801cb78 <__malloc_unlock>:
 801cb78:	4801      	ldr	r0, [pc, #4]	; (801cb80 <__malloc_unlock+0x8>)
 801cb7a:	f001 bfb4 	b.w	801eae6 <__retarget_lock_release_recursive>
 801cb7e:	bf00      	nop
 801cb80:	20037b50 	.word	0x20037b50

0801cb84 <_sbrk_r>:
 801cb84:	b538      	push	{r3, r4, r5, lr}
 801cb86:	4c06      	ldr	r4, [pc, #24]	; (801cba0 <_sbrk_r+0x1c>)
 801cb88:	2300      	movs	r3, #0
 801cb8a:	4605      	mov	r5, r0
 801cb8c:	4608      	mov	r0, r1
 801cb8e:	6023      	str	r3, [r4, #0]
 801cb90:	f002 fcdc 	bl	801f54c <_sbrk>
 801cb94:	1c43      	adds	r3, r0, #1
 801cb96:	d102      	bne.n	801cb9e <_sbrk_r+0x1a>
 801cb98:	6823      	ldr	r3, [r4, #0]
 801cb9a:	b103      	cbz	r3, 801cb9e <_sbrk_r+0x1a>
 801cb9c:	602b      	str	r3, [r5, #0]
 801cb9e:	bd38      	pop	{r3, r4, r5, pc}
 801cba0:	20037b58 	.word	0x20037b58

0801cba4 <sprintf>:
 801cba4:	b40e      	push	{r1, r2, r3}
 801cba6:	b500      	push	{lr}
 801cba8:	b09c      	sub	sp, #112	; 0x70
 801cbaa:	f44f 7102 	mov.w	r1, #520	; 0x208
 801cbae:	ab1d      	add	r3, sp, #116	; 0x74
 801cbb0:	f8ad 1014 	strh.w	r1, [sp, #20]
 801cbb4:	9002      	str	r0, [sp, #8]
 801cbb6:	9006      	str	r0, [sp, #24]
 801cbb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801cbbc:	480a      	ldr	r0, [pc, #40]	; (801cbe8 <sprintf+0x44>)
 801cbbe:	9104      	str	r1, [sp, #16]
 801cbc0:	9107      	str	r1, [sp, #28]
 801cbc2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801cbc6:	f853 2b04 	ldr.w	r2, [r3], #4
 801cbca:	f8ad 1016 	strh.w	r1, [sp, #22]
 801cbce:	6800      	ldr	r0, [r0, #0]
 801cbd0:	9301      	str	r3, [sp, #4]
 801cbd2:	a902      	add	r1, sp, #8
 801cbd4:	f000 f838 	bl	801cc48 <_svfprintf_r>
 801cbd8:	9b02      	ldr	r3, [sp, #8]
 801cbda:	2200      	movs	r2, #0
 801cbdc:	701a      	strb	r2, [r3, #0]
 801cbde:	b01c      	add	sp, #112	; 0x70
 801cbe0:	f85d eb04 	ldr.w	lr, [sp], #4
 801cbe4:	b003      	add	sp, #12
 801cbe6:	4770      	bx	lr
 801cbe8:	20020550 	.word	0x20020550

0801cbec <strcat>:
 801cbec:	b510      	push	{r4, lr}
 801cbee:	4602      	mov	r2, r0
 801cbf0:	4613      	mov	r3, r2
 801cbf2:	3201      	adds	r2, #1
 801cbf4:	781c      	ldrb	r4, [r3, #0]
 801cbf6:	2c00      	cmp	r4, #0
 801cbf8:	d1fa      	bne.n	801cbf0 <strcat+0x4>
 801cbfa:	3b01      	subs	r3, #1
 801cbfc:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cc00:	f803 2f01 	strb.w	r2, [r3, #1]!
 801cc04:	2a00      	cmp	r2, #0
 801cc06:	d1f9      	bne.n	801cbfc <strcat+0x10>
 801cc08:	bd10      	pop	{r4, pc}

0801cc0a <strcpy>:
 801cc0a:	4603      	mov	r3, r0
 801cc0c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cc10:	f803 2b01 	strb.w	r2, [r3], #1
 801cc14:	2a00      	cmp	r2, #0
 801cc16:	d1f9      	bne.n	801cc0c <strcpy+0x2>
 801cc18:	4770      	bx	lr

0801cc1a <strncpy>:
 801cc1a:	b570      	push	{r4, r5, r6, lr}
 801cc1c:	4604      	mov	r4, r0
 801cc1e:	b902      	cbnz	r2, 801cc22 <strncpy+0x8>
 801cc20:	bd70      	pop	{r4, r5, r6, pc}
 801cc22:	4623      	mov	r3, r4
 801cc24:	f811 5b01 	ldrb.w	r5, [r1], #1
 801cc28:	f803 5b01 	strb.w	r5, [r3], #1
 801cc2c:	1e56      	subs	r6, r2, #1
 801cc2e:	b91d      	cbnz	r5, 801cc38 <strncpy+0x1e>
 801cc30:	4414      	add	r4, r2
 801cc32:	42a3      	cmp	r3, r4
 801cc34:	d103      	bne.n	801cc3e <strncpy+0x24>
 801cc36:	bd70      	pop	{r4, r5, r6, pc}
 801cc38:	461c      	mov	r4, r3
 801cc3a:	4632      	mov	r2, r6
 801cc3c:	e7ef      	b.n	801cc1e <strncpy+0x4>
 801cc3e:	f803 5b01 	strb.w	r5, [r3], #1
 801cc42:	e7f6      	b.n	801cc32 <strncpy+0x18>
 801cc44:	0000      	movs	r0, r0
	...

0801cc48 <_svfprintf_r>:
 801cc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cc4c:	b0bd      	sub	sp, #244	; 0xf4
 801cc4e:	468a      	mov	sl, r1
 801cc50:	4615      	mov	r5, r2
 801cc52:	461f      	mov	r7, r3
 801cc54:	4683      	mov	fp, r0
 801cc56:	f001 ff37 	bl	801eac8 <_localeconv_r>
 801cc5a:	6803      	ldr	r3, [r0, #0]
 801cc5c:	930d      	str	r3, [sp, #52]	; 0x34
 801cc5e:	4618      	mov	r0, r3
 801cc60:	f7e3 faee 	bl	8000240 <strlen>
 801cc64:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801cc68:	9008      	str	r0, [sp, #32]
 801cc6a:	061b      	lsls	r3, r3, #24
 801cc6c:	d518      	bpl.n	801cca0 <_svfprintf_r+0x58>
 801cc6e:	f8da 3010 	ldr.w	r3, [sl, #16]
 801cc72:	b9ab      	cbnz	r3, 801cca0 <_svfprintf_r+0x58>
 801cc74:	2140      	movs	r1, #64	; 0x40
 801cc76:	4658      	mov	r0, fp
 801cc78:	f7ff fd56 	bl	801c728 <_malloc_r>
 801cc7c:	f8ca 0000 	str.w	r0, [sl]
 801cc80:	f8ca 0010 	str.w	r0, [sl, #16]
 801cc84:	b948      	cbnz	r0, 801cc9a <_svfprintf_r+0x52>
 801cc86:	230c      	movs	r3, #12
 801cc88:	f8cb 3000 	str.w	r3, [fp]
 801cc8c:	f04f 33ff 	mov.w	r3, #4294967295
 801cc90:	9309      	str	r3, [sp, #36]	; 0x24
 801cc92:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cc94:	b03d      	add	sp, #244	; 0xf4
 801cc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc9a:	2340      	movs	r3, #64	; 0x40
 801cc9c:	f8ca 3014 	str.w	r3, [sl, #20]
 801cca0:	ed9f 7b99 	vldr	d7, [pc, #612]	; 801cf08 <_svfprintf_r+0x2c0>
 801cca4:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cca8:	2300      	movs	r3, #0
 801ccaa:	ac2c      	add	r4, sp, #176	; 0xb0
 801ccac:	941f      	str	r4, [sp, #124]	; 0x7c
 801ccae:	9321      	str	r3, [sp, #132]	; 0x84
 801ccb0:	9320      	str	r3, [sp, #128]	; 0x80
 801ccb2:	9505      	str	r5, [sp, #20]
 801ccb4:	9303      	str	r3, [sp, #12]
 801ccb6:	9311      	str	r3, [sp, #68]	; 0x44
 801ccb8:	9310      	str	r3, [sp, #64]	; 0x40
 801ccba:	9309      	str	r3, [sp, #36]	; 0x24
 801ccbc:	9d05      	ldr	r5, [sp, #20]
 801ccbe:	462b      	mov	r3, r5
 801ccc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ccc4:	b112      	cbz	r2, 801cccc <_svfprintf_r+0x84>
 801ccc6:	2a25      	cmp	r2, #37	; 0x25
 801ccc8:	f040 8083 	bne.w	801cdd2 <_svfprintf_r+0x18a>
 801cccc:	9b05      	ldr	r3, [sp, #20]
 801ccce:	1aee      	subs	r6, r5, r3
 801ccd0:	d00d      	beq.n	801ccee <_svfprintf_r+0xa6>
 801ccd2:	e884 0048 	stmia.w	r4, {r3, r6}
 801ccd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ccd8:	4433      	add	r3, r6
 801ccda:	9321      	str	r3, [sp, #132]	; 0x84
 801ccdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801ccde:	3301      	adds	r3, #1
 801cce0:	2b07      	cmp	r3, #7
 801cce2:	9320      	str	r3, [sp, #128]	; 0x80
 801cce4:	dc77      	bgt.n	801cdd6 <_svfprintf_r+0x18e>
 801cce6:	3408      	adds	r4, #8
 801cce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ccea:	4433      	add	r3, r6
 801ccec:	9309      	str	r3, [sp, #36]	; 0x24
 801ccee:	782b      	ldrb	r3, [r5, #0]
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	f000 8729 	beq.w	801db48 <_svfprintf_r+0xf00>
 801ccf6:	2300      	movs	r3, #0
 801ccf8:	1c69      	adds	r1, r5, #1
 801ccfa:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801ccfe:	461a      	mov	r2, r3
 801cd00:	f04f 39ff 	mov.w	r9, #4294967295
 801cd04:	930a      	str	r3, [sp, #40]	; 0x28
 801cd06:	461d      	mov	r5, r3
 801cd08:	200a      	movs	r0, #10
 801cd0a:	1c4e      	adds	r6, r1, #1
 801cd0c:	7809      	ldrb	r1, [r1, #0]
 801cd0e:	9605      	str	r6, [sp, #20]
 801cd10:	9102      	str	r1, [sp, #8]
 801cd12:	9902      	ldr	r1, [sp, #8]
 801cd14:	3920      	subs	r1, #32
 801cd16:	2958      	cmp	r1, #88	; 0x58
 801cd18:	f200 8418 	bhi.w	801d54c <_svfprintf_r+0x904>
 801cd1c:	e8df f011 	tbh	[pc, r1, lsl #1]
 801cd20:	041600a6 	.word	0x041600a6
 801cd24:	00ab0416 	.word	0x00ab0416
 801cd28:	04160416 	.word	0x04160416
 801cd2c:	04160416 	.word	0x04160416
 801cd30:	04160416 	.word	0x04160416
 801cd34:	006500ae 	.word	0x006500ae
 801cd38:	00b70416 	.word	0x00b70416
 801cd3c:	041600ba 	.word	0x041600ba
 801cd40:	00da00d7 	.word	0x00da00d7
 801cd44:	00da00da 	.word	0x00da00da
 801cd48:	00da00da 	.word	0x00da00da
 801cd4c:	00da00da 	.word	0x00da00da
 801cd50:	00da00da 	.word	0x00da00da
 801cd54:	04160416 	.word	0x04160416
 801cd58:	04160416 	.word	0x04160416
 801cd5c:	04160416 	.word	0x04160416
 801cd60:	04160416 	.word	0x04160416
 801cd64:	04160416 	.word	0x04160416
 801cd68:	012b0115 	.word	0x012b0115
 801cd6c:	012b0416 	.word	0x012b0416
 801cd70:	04160416 	.word	0x04160416
 801cd74:	04160416 	.word	0x04160416
 801cd78:	041600ed 	.word	0x041600ed
 801cd7c:	03400416 	.word	0x03400416
 801cd80:	04160416 	.word	0x04160416
 801cd84:	04160416 	.word	0x04160416
 801cd88:	03a80416 	.word	0x03a80416
 801cd8c:	04160416 	.word	0x04160416
 801cd90:	04160086 	.word	0x04160086
 801cd94:	04160416 	.word	0x04160416
 801cd98:	04160416 	.word	0x04160416
 801cd9c:	04160416 	.word	0x04160416
 801cda0:	04160416 	.word	0x04160416
 801cda4:	01070416 	.word	0x01070416
 801cda8:	012b006b 	.word	0x012b006b
 801cdac:	012b012b 	.word	0x012b012b
 801cdb0:	006b00f0 	.word	0x006b00f0
 801cdb4:	04160416 	.word	0x04160416
 801cdb8:	041600fa 	.word	0x041600fa
 801cdbc:	03420322 	.word	0x03420322
 801cdc0:	01010376 	.word	0x01010376
 801cdc4:	03870416 	.word	0x03870416
 801cdc8:	03aa0416 	.word	0x03aa0416
 801cdcc:	04160416 	.word	0x04160416
 801cdd0:	03c2      	.short	0x03c2
 801cdd2:	461d      	mov	r5, r3
 801cdd4:	e773      	b.n	801ccbe <_svfprintf_r+0x76>
 801cdd6:	aa1f      	add	r2, sp, #124	; 0x7c
 801cdd8:	4651      	mov	r1, sl
 801cdda:	4658      	mov	r0, fp
 801cddc:	f002 f954 	bl	801f088 <__ssprint_r>
 801cde0:	2800      	cmp	r0, #0
 801cde2:	f040 8692 	bne.w	801db0a <_svfprintf_r+0xec2>
 801cde6:	ac2c      	add	r4, sp, #176	; 0xb0
 801cde8:	e77e      	b.n	801cce8 <_svfprintf_r+0xa0>
 801cdea:	2301      	movs	r3, #1
 801cdec:	222b      	movs	r2, #43	; 0x2b
 801cdee:	9905      	ldr	r1, [sp, #20]
 801cdf0:	e78b      	b.n	801cd0a <_svfprintf_r+0xc2>
 801cdf2:	460f      	mov	r7, r1
 801cdf4:	e7fb      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cdf6:	b10b      	cbz	r3, 801cdfc <_svfprintf_r+0x1b4>
 801cdf8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801cdfc:	06ae      	lsls	r6, r5, #26
 801cdfe:	f140 80aa 	bpl.w	801cf56 <_svfprintf_r+0x30e>
 801ce02:	3707      	adds	r7, #7
 801ce04:	f027 0707 	bic.w	r7, r7, #7
 801ce08:	f107 0308 	add.w	r3, r7, #8
 801ce0c:	e9d7 6700 	ldrd	r6, r7, [r7]
 801ce10:	9304      	str	r3, [sp, #16]
 801ce12:	2e00      	cmp	r6, #0
 801ce14:	f177 0300 	sbcs.w	r3, r7, #0
 801ce18:	da06      	bge.n	801ce28 <_svfprintf_r+0x1e0>
 801ce1a:	4276      	negs	r6, r6
 801ce1c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 801ce20:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801ce24:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801ce28:	2301      	movs	r3, #1
 801ce2a:	e2ca      	b.n	801d3c2 <_svfprintf_r+0x77a>
 801ce2c:	b10b      	cbz	r3, 801ce32 <_svfprintf_r+0x1ea>
 801ce2e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801ce32:	4b37      	ldr	r3, [pc, #220]	; (801cf10 <_svfprintf_r+0x2c8>)
 801ce34:	9311      	str	r3, [sp, #68]	; 0x44
 801ce36:	06ab      	lsls	r3, r5, #26
 801ce38:	f140 8339 	bpl.w	801d4ae <_svfprintf_r+0x866>
 801ce3c:	3707      	adds	r7, #7
 801ce3e:	f027 0707 	bic.w	r7, r7, #7
 801ce42:	f107 0308 	add.w	r3, r7, #8
 801ce46:	e9d7 6700 	ldrd	r6, r7, [r7]
 801ce4a:	9304      	str	r3, [sp, #16]
 801ce4c:	07e8      	lsls	r0, r5, #31
 801ce4e:	d50b      	bpl.n	801ce68 <_svfprintf_r+0x220>
 801ce50:	ea56 0307 	orrs.w	r3, r6, r7
 801ce54:	d008      	beq.n	801ce68 <_svfprintf_r+0x220>
 801ce56:	2330      	movs	r3, #48	; 0x30
 801ce58:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 801ce5c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801ce60:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 801ce64:	f045 0502 	orr.w	r5, r5, #2
 801ce68:	2302      	movs	r3, #2
 801ce6a:	e2a7      	b.n	801d3bc <_svfprintf_r+0x774>
 801ce6c:	2a00      	cmp	r2, #0
 801ce6e:	d1be      	bne.n	801cdee <_svfprintf_r+0x1a6>
 801ce70:	2301      	movs	r3, #1
 801ce72:	2220      	movs	r2, #32
 801ce74:	e7bb      	b.n	801cdee <_svfprintf_r+0x1a6>
 801ce76:	f045 0501 	orr.w	r5, r5, #1
 801ce7a:	e7b8      	b.n	801cdee <_svfprintf_r+0x1a6>
 801ce7c:	683e      	ldr	r6, [r7, #0]
 801ce7e:	960a      	str	r6, [sp, #40]	; 0x28
 801ce80:	2e00      	cmp	r6, #0
 801ce82:	f107 0104 	add.w	r1, r7, #4
 801ce86:	dab4      	bge.n	801cdf2 <_svfprintf_r+0x1aa>
 801ce88:	4276      	negs	r6, r6
 801ce8a:	960a      	str	r6, [sp, #40]	; 0x28
 801ce8c:	460f      	mov	r7, r1
 801ce8e:	f045 0504 	orr.w	r5, r5, #4
 801ce92:	e7ac      	b.n	801cdee <_svfprintf_r+0x1a6>
 801ce94:	9905      	ldr	r1, [sp, #20]
 801ce96:	1c4e      	adds	r6, r1, #1
 801ce98:	7809      	ldrb	r1, [r1, #0]
 801ce9a:	9102      	str	r1, [sp, #8]
 801ce9c:	292a      	cmp	r1, #42	; 0x2a
 801ce9e:	d010      	beq.n	801cec2 <_svfprintf_r+0x27a>
 801cea0:	f04f 0900 	mov.w	r9, #0
 801cea4:	9605      	str	r6, [sp, #20]
 801cea6:	9902      	ldr	r1, [sp, #8]
 801cea8:	3930      	subs	r1, #48	; 0x30
 801ceaa:	2909      	cmp	r1, #9
 801ceac:	f63f af31 	bhi.w	801cd12 <_svfprintf_r+0xca>
 801ceb0:	fb00 1909 	mla	r9, r0, r9, r1
 801ceb4:	9905      	ldr	r1, [sp, #20]
 801ceb6:	460e      	mov	r6, r1
 801ceb8:	f816 1b01 	ldrb.w	r1, [r6], #1
 801cebc:	9102      	str	r1, [sp, #8]
 801cebe:	9605      	str	r6, [sp, #20]
 801cec0:	e7f1      	b.n	801cea6 <_svfprintf_r+0x25e>
 801cec2:	6839      	ldr	r1, [r7, #0]
 801cec4:	9605      	str	r6, [sp, #20]
 801cec6:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 801ceca:	3704      	adds	r7, #4
 801cecc:	e78f      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cece:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 801ced2:	e78c      	b.n	801cdee <_svfprintf_r+0x1a6>
 801ced4:	2100      	movs	r1, #0
 801ced6:	910a      	str	r1, [sp, #40]	; 0x28
 801ced8:	9902      	ldr	r1, [sp, #8]
 801ceda:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801cedc:	3930      	subs	r1, #48	; 0x30
 801cede:	fb00 1106 	mla	r1, r0, r6, r1
 801cee2:	910a      	str	r1, [sp, #40]	; 0x28
 801cee4:	9905      	ldr	r1, [sp, #20]
 801cee6:	460e      	mov	r6, r1
 801cee8:	f816 1b01 	ldrb.w	r1, [r6], #1
 801ceec:	9102      	str	r1, [sp, #8]
 801ceee:	9902      	ldr	r1, [sp, #8]
 801cef0:	9605      	str	r6, [sp, #20]
 801cef2:	3930      	subs	r1, #48	; 0x30
 801cef4:	2909      	cmp	r1, #9
 801cef6:	d9ef      	bls.n	801ced8 <_svfprintf_r+0x290>
 801cef8:	e70b      	b.n	801cd12 <_svfprintf_r+0xca>
 801cefa:	f045 0508 	orr.w	r5, r5, #8
 801cefe:	e776      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cf00:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 801cf04:	e773      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cf06:	bf00      	nop
	...
 801cf10:	08023aa0 	.word	0x08023aa0
 801cf14:	9905      	ldr	r1, [sp, #20]
 801cf16:	7809      	ldrb	r1, [r1, #0]
 801cf18:	296c      	cmp	r1, #108	; 0x6c
 801cf1a:	d105      	bne.n	801cf28 <_svfprintf_r+0x2e0>
 801cf1c:	9905      	ldr	r1, [sp, #20]
 801cf1e:	3101      	adds	r1, #1
 801cf20:	9105      	str	r1, [sp, #20]
 801cf22:	f045 0520 	orr.w	r5, r5, #32
 801cf26:	e762      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cf28:	f045 0510 	orr.w	r5, r5, #16
 801cf2c:	e75f      	b.n	801cdee <_svfprintf_r+0x1a6>
 801cf2e:	1d3b      	adds	r3, r7, #4
 801cf30:	9304      	str	r3, [sp, #16]
 801cf32:	2600      	movs	r6, #0
 801cf34:	683b      	ldr	r3, [r7, #0]
 801cf36:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 801cf3a:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801cf3e:	f04f 0901 	mov.w	r9, #1
 801cf42:	4637      	mov	r7, r6
 801cf44:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 801cf48:	e11b      	b.n	801d182 <_svfprintf_r+0x53a>
 801cf4a:	b10b      	cbz	r3, 801cf50 <_svfprintf_r+0x308>
 801cf4c:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801cf50:	f045 0510 	orr.w	r5, r5, #16
 801cf54:	e752      	b.n	801cdfc <_svfprintf_r+0x1b4>
 801cf56:	f015 0f10 	tst.w	r5, #16
 801cf5a:	f107 0304 	add.w	r3, r7, #4
 801cf5e:	d003      	beq.n	801cf68 <_svfprintf_r+0x320>
 801cf60:	683e      	ldr	r6, [r7, #0]
 801cf62:	9304      	str	r3, [sp, #16]
 801cf64:	17f7      	asrs	r7, r6, #31
 801cf66:	e754      	b.n	801ce12 <_svfprintf_r+0x1ca>
 801cf68:	683e      	ldr	r6, [r7, #0]
 801cf6a:	9304      	str	r3, [sp, #16]
 801cf6c:	f015 0f40 	tst.w	r5, #64	; 0x40
 801cf70:	bf18      	it	ne
 801cf72:	b236      	sxthne	r6, r6
 801cf74:	e7f6      	b.n	801cf64 <_svfprintf_r+0x31c>
 801cf76:	b10b      	cbz	r3, 801cf7c <_svfprintf_r+0x334>
 801cf78:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801cf7c:	3707      	adds	r7, #7
 801cf7e:	f027 0707 	bic.w	r7, r7, #7
 801cf82:	f107 0308 	add.w	r3, r7, #8
 801cf86:	9304      	str	r3, [sp, #16]
 801cf88:	ed97 7b00 	vldr	d7, [r7]
 801cf8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cf90:	9b06      	ldr	r3, [sp, #24]
 801cf92:	9312      	str	r3, [sp, #72]	; 0x48
 801cf94:	9b07      	ldr	r3, [sp, #28]
 801cf96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801cf9a:	9313      	str	r3, [sp, #76]	; 0x4c
 801cf9c:	f04f 32ff 	mov.w	r2, #4294967295
 801cfa0:	4b4a      	ldr	r3, [pc, #296]	; (801d0cc <_svfprintf_r+0x484>)
 801cfa2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 801cfa6:	f7e3 fdf5 	bl	8000b94 <__aeabi_dcmpun>
 801cfaa:	2800      	cmp	r0, #0
 801cfac:	f040 85d5 	bne.w	801db5a <_svfprintf_r+0xf12>
 801cfb0:	f04f 32ff 	mov.w	r2, #4294967295
 801cfb4:	4b45      	ldr	r3, [pc, #276]	; (801d0cc <_svfprintf_r+0x484>)
 801cfb6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 801cfba:	f7e3 fdcd 	bl	8000b58 <__aeabi_dcmple>
 801cfbe:	2800      	cmp	r0, #0
 801cfc0:	f040 85cb 	bne.w	801db5a <_svfprintf_r+0xf12>
 801cfc4:	2200      	movs	r2, #0
 801cfc6:	2300      	movs	r3, #0
 801cfc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cfcc:	f7e3 fdba 	bl	8000b44 <__aeabi_dcmplt>
 801cfd0:	b110      	cbz	r0, 801cfd8 <_svfprintf_r+0x390>
 801cfd2:	232d      	movs	r3, #45	; 0x2d
 801cfd4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801cfd8:	4b3d      	ldr	r3, [pc, #244]	; (801d0d0 <_svfprintf_r+0x488>)
 801cfda:	4a3e      	ldr	r2, [pc, #248]	; (801d0d4 <_svfprintf_r+0x48c>)
 801cfdc:	9902      	ldr	r1, [sp, #8]
 801cfde:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 801cfe2:	2947      	cmp	r1, #71	; 0x47
 801cfe4:	bfcc      	ite	gt
 801cfe6:	4690      	movgt	r8, r2
 801cfe8:	4698      	movle	r8, r3
 801cfea:	f04f 0903 	mov.w	r9, #3
 801cfee:	2600      	movs	r6, #0
 801cff0:	4637      	mov	r7, r6
 801cff2:	e0c6      	b.n	801d182 <_svfprintf_r+0x53a>
 801cff4:	f1b9 3fff 	cmp.w	r9, #4294967295
 801cff8:	d022      	beq.n	801d040 <_svfprintf_r+0x3f8>
 801cffa:	9b02      	ldr	r3, [sp, #8]
 801cffc:	f023 0320 	bic.w	r3, r3, #32
 801d000:	2b47      	cmp	r3, #71	; 0x47
 801d002:	d104      	bne.n	801d00e <_svfprintf_r+0x3c6>
 801d004:	f1b9 0f00 	cmp.w	r9, #0
 801d008:	bf08      	it	eq
 801d00a:	f04f 0901 	moveq.w	r9, #1
 801d00e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 801d012:	930c      	str	r3, [sp, #48]	; 0x30
 801d014:	9b07      	ldr	r3, [sp, #28]
 801d016:	2b00      	cmp	r3, #0
 801d018:	da15      	bge.n	801d046 <_svfprintf_r+0x3fe>
 801d01a:	9b06      	ldr	r3, [sp, #24]
 801d01c:	930e      	str	r3, [sp, #56]	; 0x38
 801d01e:	9b07      	ldr	r3, [sp, #28]
 801d020:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801d024:	930f      	str	r3, [sp, #60]	; 0x3c
 801d026:	232d      	movs	r3, #45	; 0x2d
 801d028:	930b      	str	r3, [sp, #44]	; 0x2c
 801d02a:	9b02      	ldr	r3, [sp, #8]
 801d02c:	f023 0720 	bic.w	r7, r3, #32
 801d030:	2f46      	cmp	r7, #70	; 0x46
 801d032:	d00e      	beq.n	801d052 <_svfprintf_r+0x40a>
 801d034:	2f45      	cmp	r7, #69	; 0x45
 801d036:	d146      	bne.n	801d0c6 <_svfprintf_r+0x47e>
 801d038:	f109 0601 	add.w	r6, r9, #1
 801d03c:	2102      	movs	r1, #2
 801d03e:	e00a      	b.n	801d056 <_svfprintf_r+0x40e>
 801d040:	f04f 0906 	mov.w	r9, #6
 801d044:	e7e3      	b.n	801d00e <_svfprintf_r+0x3c6>
 801d046:	ed9d 7b06 	vldr	d7, [sp, #24]
 801d04a:	2300      	movs	r3, #0
 801d04c:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801d050:	e7ea      	b.n	801d028 <_svfprintf_r+0x3e0>
 801d052:	464e      	mov	r6, r9
 801d054:	2103      	movs	r1, #3
 801d056:	ab1d      	add	r3, sp, #116	; 0x74
 801d058:	9301      	str	r3, [sp, #4]
 801d05a:	ab1a      	add	r3, sp, #104	; 0x68
 801d05c:	9300      	str	r3, [sp, #0]
 801d05e:	4632      	mov	r2, r6
 801d060:	ab19      	add	r3, sp, #100	; 0x64
 801d062:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 801d066:	4658      	mov	r0, fp
 801d068:	f000 fe4e 	bl	801dd08 <_dtoa_r>
 801d06c:	2f47      	cmp	r7, #71	; 0x47
 801d06e:	4680      	mov	r8, r0
 801d070:	d102      	bne.n	801d078 <_svfprintf_r+0x430>
 801d072:	07e8      	lsls	r0, r5, #31
 801d074:	f140 857e 	bpl.w	801db74 <_svfprintf_r+0xf2c>
 801d078:	eb08 0306 	add.w	r3, r8, r6
 801d07c:	2f46      	cmp	r7, #70	; 0x46
 801d07e:	9303      	str	r3, [sp, #12]
 801d080:	d111      	bne.n	801d0a6 <_svfprintf_r+0x45e>
 801d082:	f898 3000 	ldrb.w	r3, [r8]
 801d086:	2b30      	cmp	r3, #48	; 0x30
 801d088:	d109      	bne.n	801d09e <_svfprintf_r+0x456>
 801d08a:	2200      	movs	r2, #0
 801d08c:	2300      	movs	r3, #0
 801d08e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801d092:	f7e3 fd4d 	bl	8000b30 <__aeabi_dcmpeq>
 801d096:	b910      	cbnz	r0, 801d09e <_svfprintf_r+0x456>
 801d098:	f1c6 0601 	rsb	r6, r6, #1
 801d09c:	9619      	str	r6, [sp, #100]	; 0x64
 801d09e:	9a03      	ldr	r2, [sp, #12]
 801d0a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d0a2:	441a      	add	r2, r3
 801d0a4:	9203      	str	r2, [sp, #12]
 801d0a6:	2200      	movs	r2, #0
 801d0a8:	2300      	movs	r3, #0
 801d0aa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801d0ae:	f7e3 fd3f 	bl	8000b30 <__aeabi_dcmpeq>
 801d0b2:	b988      	cbnz	r0, 801d0d8 <_svfprintf_r+0x490>
 801d0b4:	2230      	movs	r2, #48	; 0x30
 801d0b6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801d0b8:	9903      	ldr	r1, [sp, #12]
 801d0ba:	4299      	cmp	r1, r3
 801d0bc:	d90e      	bls.n	801d0dc <_svfprintf_r+0x494>
 801d0be:	1c59      	adds	r1, r3, #1
 801d0c0:	911d      	str	r1, [sp, #116]	; 0x74
 801d0c2:	701a      	strb	r2, [r3, #0]
 801d0c4:	e7f7      	b.n	801d0b6 <_svfprintf_r+0x46e>
 801d0c6:	464e      	mov	r6, r9
 801d0c8:	e7b8      	b.n	801d03c <_svfprintf_r+0x3f4>
 801d0ca:	bf00      	nop
 801d0cc:	7fefffff 	.word	0x7fefffff
 801d0d0:	08023a90 	.word	0x08023a90
 801d0d4:	08023a94 	.word	0x08023a94
 801d0d8:	9b03      	ldr	r3, [sp, #12]
 801d0da:	931d      	str	r3, [sp, #116]	; 0x74
 801d0dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801d0de:	2f47      	cmp	r7, #71	; 0x47
 801d0e0:	eba3 0308 	sub.w	r3, r3, r8
 801d0e4:	9303      	str	r3, [sp, #12]
 801d0e6:	f040 80fa 	bne.w	801d2de <_svfprintf_r+0x696>
 801d0ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d0ec:	1cd9      	adds	r1, r3, #3
 801d0ee:	db02      	blt.n	801d0f6 <_svfprintf_r+0x4ae>
 801d0f0:	4599      	cmp	r9, r3
 801d0f2:	f280 8120 	bge.w	801d336 <_svfprintf_r+0x6ee>
 801d0f6:	9b02      	ldr	r3, [sp, #8]
 801d0f8:	3b02      	subs	r3, #2
 801d0fa:	9302      	str	r3, [sp, #8]
 801d0fc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801d0fe:	f89d 1008 	ldrb.w	r1, [sp, #8]
 801d102:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 801d106:	1e53      	subs	r3, r2, #1
 801d108:	2b00      	cmp	r3, #0
 801d10a:	9319      	str	r3, [sp, #100]	; 0x64
 801d10c:	bfb6      	itet	lt
 801d10e:	f1c2 0301 	rsblt	r3, r2, #1
 801d112:	222b      	movge	r2, #43	; 0x2b
 801d114:	222d      	movlt	r2, #45	; 0x2d
 801d116:	2b09      	cmp	r3, #9
 801d118:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 801d11c:	f340 80fb 	ble.w	801d316 <_svfprintf_r+0x6ce>
 801d120:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801d124:	260a      	movs	r6, #10
 801d126:	fb93 f0f6 	sdiv	r0, r3, r6
 801d12a:	fb06 3310 	mls	r3, r6, r0, r3
 801d12e:	3330      	adds	r3, #48	; 0x30
 801d130:	2809      	cmp	r0, #9
 801d132:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d136:	f102 31ff 	add.w	r1, r2, #4294967295
 801d13a:	4603      	mov	r3, r0
 801d13c:	f300 80e4 	bgt.w	801d308 <_svfprintf_r+0x6c0>
 801d140:	3330      	adds	r3, #48	; 0x30
 801d142:	f801 3c01 	strb.w	r3, [r1, #-1]
 801d146:	3a02      	subs	r2, #2
 801d148:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 801d14c:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 801d150:	4282      	cmp	r2, r0
 801d152:	4619      	mov	r1, r3
 801d154:	f0c0 80da 	bcc.w	801d30c <_svfprintf_r+0x6c4>
 801d158:	9a03      	ldr	r2, [sp, #12]
 801d15a:	ab1b      	add	r3, sp, #108	; 0x6c
 801d15c:	1acb      	subs	r3, r1, r3
 801d15e:	2a01      	cmp	r2, #1
 801d160:	9310      	str	r3, [sp, #64]	; 0x40
 801d162:	eb03 0902 	add.w	r9, r3, r2
 801d166:	dc02      	bgt.n	801d16e <_svfprintf_r+0x526>
 801d168:	f015 0701 	ands.w	r7, r5, #1
 801d16c:	d002      	beq.n	801d174 <_svfprintf_r+0x52c>
 801d16e:	9b08      	ldr	r3, [sp, #32]
 801d170:	2700      	movs	r7, #0
 801d172:	4499      	add	r9, r3
 801d174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d176:	b113      	cbz	r3, 801d17e <_svfprintf_r+0x536>
 801d178:	232d      	movs	r3, #45	; 0x2d
 801d17a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 801d17e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801d180:	2600      	movs	r6, #0
 801d182:	454e      	cmp	r6, r9
 801d184:	4633      	mov	r3, r6
 801d186:	bfb8      	it	lt
 801d188:	464b      	movlt	r3, r9
 801d18a:	930b      	str	r3, [sp, #44]	; 0x2c
 801d18c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 801d190:	b113      	cbz	r3, 801d198 <_svfprintf_r+0x550>
 801d192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d194:	3301      	adds	r3, #1
 801d196:	930b      	str	r3, [sp, #44]	; 0x2c
 801d198:	f015 0302 	ands.w	r3, r5, #2
 801d19c:	9314      	str	r3, [sp, #80]	; 0x50
 801d19e:	bf1e      	ittt	ne
 801d1a0:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 801d1a2:	3302      	addne	r3, #2
 801d1a4:	930b      	strne	r3, [sp, #44]	; 0x2c
 801d1a6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 801d1aa:	9315      	str	r3, [sp, #84]	; 0x54
 801d1ac:	d118      	bne.n	801d1e0 <_svfprintf_r+0x598>
 801d1ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d1b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801d1b2:	1a9b      	subs	r3, r3, r2
 801d1b4:	2b00      	cmp	r3, #0
 801d1b6:	930c      	str	r3, [sp, #48]	; 0x30
 801d1b8:	dd12      	ble.n	801d1e0 <_svfprintf_r+0x598>
 801d1ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d1bc:	2b10      	cmp	r3, #16
 801d1be:	4ba9      	ldr	r3, [pc, #676]	; (801d464 <_svfprintf_r+0x81c>)
 801d1c0:	6023      	str	r3, [r4, #0]
 801d1c2:	f300 81d5 	bgt.w	801d570 <_svfprintf_r+0x928>
 801d1c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d1c8:	6063      	str	r3, [r4, #4]
 801d1ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801d1cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d1ce:	4413      	add	r3, r2
 801d1d0:	9321      	str	r3, [sp, #132]	; 0x84
 801d1d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d1d4:	3301      	adds	r3, #1
 801d1d6:	2b07      	cmp	r3, #7
 801d1d8:	9320      	str	r3, [sp, #128]	; 0x80
 801d1da:	f300 81e2 	bgt.w	801d5a2 <_svfprintf_r+0x95a>
 801d1de:	3408      	adds	r4, #8
 801d1e0:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 801d1e4:	b173      	cbz	r3, 801d204 <_svfprintf_r+0x5bc>
 801d1e6:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 801d1ea:	6023      	str	r3, [r4, #0]
 801d1ec:	2301      	movs	r3, #1
 801d1ee:	6063      	str	r3, [r4, #4]
 801d1f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d1f2:	3301      	adds	r3, #1
 801d1f4:	9321      	str	r3, [sp, #132]	; 0x84
 801d1f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d1f8:	3301      	adds	r3, #1
 801d1fa:	2b07      	cmp	r3, #7
 801d1fc:	9320      	str	r3, [sp, #128]	; 0x80
 801d1fe:	f300 81da 	bgt.w	801d5b6 <_svfprintf_r+0x96e>
 801d202:	3408      	adds	r4, #8
 801d204:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801d206:	b16b      	cbz	r3, 801d224 <_svfprintf_r+0x5dc>
 801d208:	ab18      	add	r3, sp, #96	; 0x60
 801d20a:	6023      	str	r3, [r4, #0]
 801d20c:	2302      	movs	r3, #2
 801d20e:	6063      	str	r3, [r4, #4]
 801d210:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d212:	3302      	adds	r3, #2
 801d214:	9321      	str	r3, [sp, #132]	; 0x84
 801d216:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d218:	3301      	adds	r3, #1
 801d21a:	2b07      	cmp	r3, #7
 801d21c:	9320      	str	r3, [sp, #128]	; 0x80
 801d21e:	f300 81d4 	bgt.w	801d5ca <_svfprintf_r+0x982>
 801d222:	3408      	adds	r4, #8
 801d224:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d226:	2b80      	cmp	r3, #128	; 0x80
 801d228:	d114      	bne.n	801d254 <_svfprintf_r+0x60c>
 801d22a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d22c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801d22e:	1a9b      	subs	r3, r3, r2
 801d230:	2b00      	cmp	r3, #0
 801d232:	dd0f      	ble.n	801d254 <_svfprintf_r+0x60c>
 801d234:	4a8c      	ldr	r2, [pc, #560]	; (801d468 <_svfprintf_r+0x820>)
 801d236:	6022      	str	r2, [r4, #0]
 801d238:	2b10      	cmp	r3, #16
 801d23a:	f300 81d0 	bgt.w	801d5de <_svfprintf_r+0x996>
 801d23e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801d240:	6063      	str	r3, [r4, #4]
 801d242:	4413      	add	r3, r2
 801d244:	9321      	str	r3, [sp, #132]	; 0x84
 801d246:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d248:	3301      	adds	r3, #1
 801d24a:	2b07      	cmp	r3, #7
 801d24c:	9320      	str	r3, [sp, #128]	; 0x80
 801d24e:	f300 81df 	bgt.w	801d610 <_svfprintf_r+0x9c8>
 801d252:	3408      	adds	r4, #8
 801d254:	eba6 0609 	sub.w	r6, r6, r9
 801d258:	2e00      	cmp	r6, #0
 801d25a:	dd0f      	ble.n	801d27c <_svfprintf_r+0x634>
 801d25c:	4b82      	ldr	r3, [pc, #520]	; (801d468 <_svfprintf_r+0x820>)
 801d25e:	6023      	str	r3, [r4, #0]
 801d260:	2e10      	cmp	r6, #16
 801d262:	f300 81df 	bgt.w	801d624 <_svfprintf_r+0x9dc>
 801d266:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d268:	9821      	ldr	r0, [sp, #132]	; 0x84
 801d26a:	6066      	str	r6, [r4, #4]
 801d26c:	3301      	adds	r3, #1
 801d26e:	4406      	add	r6, r0
 801d270:	2b07      	cmp	r3, #7
 801d272:	9621      	str	r6, [sp, #132]	; 0x84
 801d274:	9320      	str	r3, [sp, #128]	; 0x80
 801d276:	f300 81ec 	bgt.w	801d652 <_svfprintf_r+0xa0a>
 801d27a:	3408      	adds	r4, #8
 801d27c:	05eb      	lsls	r3, r5, #23
 801d27e:	f100 81f2 	bmi.w	801d666 <_svfprintf_r+0xa1e>
 801d282:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d284:	e884 0300 	stmia.w	r4, {r8, r9}
 801d288:	444b      	add	r3, r9
 801d28a:	9321      	str	r3, [sp, #132]	; 0x84
 801d28c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d28e:	3301      	adds	r3, #1
 801d290:	2b07      	cmp	r3, #7
 801d292:	9320      	str	r3, [sp, #128]	; 0x80
 801d294:	f340 8419 	ble.w	801daca <_svfprintf_r+0xe82>
 801d298:	aa1f      	add	r2, sp, #124	; 0x7c
 801d29a:	4651      	mov	r1, sl
 801d29c:	4658      	mov	r0, fp
 801d29e:	f001 fef3 	bl	801f088 <__ssprint_r>
 801d2a2:	2800      	cmp	r0, #0
 801d2a4:	f040 8431 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d2a8:	ac2c      	add	r4, sp, #176	; 0xb0
 801d2aa:	076b      	lsls	r3, r5, #29
 801d2ac:	f100 8410 	bmi.w	801dad0 <_svfprintf_r+0xe88>
 801d2b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d2b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801d2b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801d2b6:	428a      	cmp	r2, r1
 801d2b8:	bfac      	ite	ge
 801d2ba:	189b      	addge	r3, r3, r2
 801d2bc:	185b      	addlt	r3, r3, r1
 801d2be:	9309      	str	r3, [sp, #36]	; 0x24
 801d2c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d2c2:	b13b      	cbz	r3, 801d2d4 <_svfprintf_r+0x68c>
 801d2c4:	aa1f      	add	r2, sp, #124	; 0x7c
 801d2c6:	4651      	mov	r1, sl
 801d2c8:	4658      	mov	r0, fp
 801d2ca:	f001 fedd 	bl	801f088 <__ssprint_r>
 801d2ce:	2800      	cmp	r0, #0
 801d2d0:	f040 841b 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d2d4:	2300      	movs	r3, #0
 801d2d6:	9320      	str	r3, [sp, #128]	; 0x80
 801d2d8:	9f04      	ldr	r7, [sp, #16]
 801d2da:	ac2c      	add	r4, sp, #176	; 0xb0
 801d2dc:	e4ee      	b.n	801ccbc <_svfprintf_r+0x74>
 801d2de:	9b02      	ldr	r3, [sp, #8]
 801d2e0:	2b65      	cmp	r3, #101	; 0x65
 801d2e2:	f77f af0b 	ble.w	801d0fc <_svfprintf_r+0x4b4>
 801d2e6:	9b02      	ldr	r3, [sp, #8]
 801d2e8:	2b66      	cmp	r3, #102	; 0x66
 801d2ea:	d124      	bne.n	801d336 <_svfprintf_r+0x6ee>
 801d2ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d2ee:	2b00      	cmp	r3, #0
 801d2f0:	dd19      	ble.n	801d326 <_svfprintf_r+0x6de>
 801d2f2:	f1b9 0f00 	cmp.w	r9, #0
 801d2f6:	d101      	bne.n	801d2fc <_svfprintf_r+0x6b4>
 801d2f8:	07ea      	lsls	r2, r5, #31
 801d2fa:	d502      	bpl.n	801d302 <_svfprintf_r+0x6ba>
 801d2fc:	9a08      	ldr	r2, [sp, #32]
 801d2fe:	4413      	add	r3, r2
 801d300:	444b      	add	r3, r9
 801d302:	9f19      	ldr	r7, [sp, #100]	; 0x64
 801d304:	4699      	mov	r9, r3
 801d306:	e735      	b.n	801d174 <_svfprintf_r+0x52c>
 801d308:	460a      	mov	r2, r1
 801d30a:	e70c      	b.n	801d126 <_svfprintf_r+0x4de>
 801d30c:	f812 1b01 	ldrb.w	r1, [r2], #1
 801d310:	f803 1b01 	strb.w	r1, [r3], #1
 801d314:	e71c      	b.n	801d150 <_svfprintf_r+0x508>
 801d316:	2230      	movs	r2, #48	; 0x30
 801d318:	4413      	add	r3, r2
 801d31a:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 801d31e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 801d322:	a91c      	add	r1, sp, #112	; 0x70
 801d324:	e718      	b.n	801d158 <_svfprintf_r+0x510>
 801d326:	f1b9 0f00 	cmp.w	r9, #0
 801d32a:	d101      	bne.n	801d330 <_svfprintf_r+0x6e8>
 801d32c:	07eb      	lsls	r3, r5, #31
 801d32e:	d515      	bpl.n	801d35c <_svfprintf_r+0x714>
 801d330:	9b08      	ldr	r3, [sp, #32]
 801d332:	3301      	adds	r3, #1
 801d334:	e7e4      	b.n	801d300 <_svfprintf_r+0x6b8>
 801d336:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801d338:	9b03      	ldr	r3, [sp, #12]
 801d33a:	429a      	cmp	r2, r3
 801d33c:	db06      	blt.n	801d34c <_svfprintf_r+0x704>
 801d33e:	07ef      	lsls	r7, r5, #31
 801d340:	d50e      	bpl.n	801d360 <_svfprintf_r+0x718>
 801d342:	9b08      	ldr	r3, [sp, #32]
 801d344:	4413      	add	r3, r2
 801d346:	2267      	movs	r2, #103	; 0x67
 801d348:	9202      	str	r2, [sp, #8]
 801d34a:	e7da      	b.n	801d302 <_svfprintf_r+0x6ba>
 801d34c:	9b03      	ldr	r3, [sp, #12]
 801d34e:	9908      	ldr	r1, [sp, #32]
 801d350:	2a00      	cmp	r2, #0
 801d352:	440b      	add	r3, r1
 801d354:	dcf7      	bgt.n	801d346 <_svfprintf_r+0x6fe>
 801d356:	f1c2 0201 	rsb	r2, r2, #1
 801d35a:	e7f3      	b.n	801d344 <_svfprintf_r+0x6fc>
 801d35c:	2301      	movs	r3, #1
 801d35e:	e7d0      	b.n	801d302 <_svfprintf_r+0x6ba>
 801d360:	4613      	mov	r3, r2
 801d362:	e7f0      	b.n	801d346 <_svfprintf_r+0x6fe>
 801d364:	b10b      	cbz	r3, 801d36a <_svfprintf_r+0x722>
 801d366:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801d36a:	f015 0f20 	tst.w	r5, #32
 801d36e:	f107 0304 	add.w	r3, r7, #4
 801d372:	d008      	beq.n	801d386 <_svfprintf_r+0x73e>
 801d374:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d376:	683a      	ldr	r2, [r7, #0]
 801d378:	17ce      	asrs	r6, r1, #31
 801d37a:	4608      	mov	r0, r1
 801d37c:	4631      	mov	r1, r6
 801d37e:	e9c2 0100 	strd	r0, r1, [r2]
 801d382:	461f      	mov	r7, r3
 801d384:	e49a      	b.n	801ccbc <_svfprintf_r+0x74>
 801d386:	06ee      	lsls	r6, r5, #27
 801d388:	d503      	bpl.n	801d392 <_svfprintf_r+0x74a>
 801d38a:	683a      	ldr	r2, [r7, #0]
 801d38c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d38e:	6011      	str	r1, [r2, #0]
 801d390:	e7f7      	b.n	801d382 <_svfprintf_r+0x73a>
 801d392:	0668      	lsls	r0, r5, #25
 801d394:	d5f9      	bpl.n	801d38a <_svfprintf_r+0x742>
 801d396:	683a      	ldr	r2, [r7, #0]
 801d398:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 801d39c:	8011      	strh	r1, [r2, #0]
 801d39e:	e7f0      	b.n	801d382 <_svfprintf_r+0x73a>
 801d3a0:	f045 0510 	orr.w	r5, r5, #16
 801d3a4:	f015 0320 	ands.w	r3, r5, #32
 801d3a8:	d022      	beq.n	801d3f0 <_svfprintf_r+0x7a8>
 801d3aa:	3707      	adds	r7, #7
 801d3ac:	f027 0707 	bic.w	r7, r7, #7
 801d3b0:	f107 0308 	add.w	r3, r7, #8
 801d3b4:	e9d7 6700 	ldrd	r6, r7, [r7]
 801d3b8:	9304      	str	r3, [sp, #16]
 801d3ba:	2300      	movs	r3, #0
 801d3bc:	2200      	movs	r2, #0
 801d3be:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801d3c2:	f1b9 3fff 	cmp.w	r9, #4294967295
 801d3c6:	f000 83db 	beq.w	801db80 <_svfprintf_r+0xf38>
 801d3ca:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 801d3ce:	920b      	str	r2, [sp, #44]	; 0x2c
 801d3d0:	ea56 0207 	orrs.w	r2, r6, r7
 801d3d4:	f040 83d9 	bne.w	801db8a <_svfprintf_r+0xf42>
 801d3d8:	f1b9 0f00 	cmp.w	r9, #0
 801d3dc:	f000 80aa 	beq.w	801d534 <_svfprintf_r+0x8ec>
 801d3e0:	2b01      	cmp	r3, #1
 801d3e2:	d076      	beq.n	801d4d2 <_svfprintf_r+0x88a>
 801d3e4:	2b02      	cmp	r3, #2
 801d3e6:	f000 8091 	beq.w	801d50c <_svfprintf_r+0x8c4>
 801d3ea:	2600      	movs	r6, #0
 801d3ec:	2700      	movs	r7, #0
 801d3ee:	e3d2      	b.n	801db96 <_svfprintf_r+0xf4e>
 801d3f0:	1d3a      	adds	r2, r7, #4
 801d3f2:	f015 0110 	ands.w	r1, r5, #16
 801d3f6:	9204      	str	r2, [sp, #16]
 801d3f8:	d002      	beq.n	801d400 <_svfprintf_r+0x7b8>
 801d3fa:	683e      	ldr	r6, [r7, #0]
 801d3fc:	2700      	movs	r7, #0
 801d3fe:	e7dd      	b.n	801d3bc <_svfprintf_r+0x774>
 801d400:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 801d404:	d0f9      	beq.n	801d3fa <_svfprintf_r+0x7b2>
 801d406:	883e      	ldrh	r6, [r7, #0]
 801d408:	2700      	movs	r7, #0
 801d40a:	e7d6      	b.n	801d3ba <_svfprintf_r+0x772>
 801d40c:	1d3b      	adds	r3, r7, #4
 801d40e:	9304      	str	r3, [sp, #16]
 801d410:	2330      	movs	r3, #48	; 0x30
 801d412:	2278      	movs	r2, #120	; 0x78
 801d414:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 801d418:	4b14      	ldr	r3, [pc, #80]	; (801d46c <_svfprintf_r+0x824>)
 801d41a:	683e      	ldr	r6, [r7, #0]
 801d41c:	9311      	str	r3, [sp, #68]	; 0x44
 801d41e:	2700      	movs	r7, #0
 801d420:	f045 0502 	orr.w	r5, r5, #2
 801d424:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 801d428:	2302      	movs	r3, #2
 801d42a:	9202      	str	r2, [sp, #8]
 801d42c:	e7c6      	b.n	801d3bc <_svfprintf_r+0x774>
 801d42e:	1d3b      	adds	r3, r7, #4
 801d430:	2600      	movs	r6, #0
 801d432:	f1b9 3fff 	cmp.w	r9, #4294967295
 801d436:	9304      	str	r3, [sp, #16]
 801d438:	f8d7 8000 	ldr.w	r8, [r7]
 801d43c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801d440:	d00a      	beq.n	801d458 <_svfprintf_r+0x810>
 801d442:	464a      	mov	r2, r9
 801d444:	4631      	mov	r1, r6
 801d446:	4640      	mov	r0, r8
 801d448:	f7e2 ff02 	bl	8000250 <memchr>
 801d44c:	2800      	cmp	r0, #0
 801d44e:	f000 808d 	beq.w	801d56c <_svfprintf_r+0x924>
 801d452:	eba0 0908 	sub.w	r9, r0, r8
 801d456:	e5cb      	b.n	801cff0 <_svfprintf_r+0x3a8>
 801d458:	4640      	mov	r0, r8
 801d45a:	f7e2 fef1 	bl	8000240 <strlen>
 801d45e:	4681      	mov	r9, r0
 801d460:	e5c6      	b.n	801cff0 <_svfprintf_r+0x3a8>
 801d462:	bf00      	nop
 801d464:	08023ac4 	.word	0x08023ac4
 801d468:	08023ad4 	.word	0x08023ad4
 801d46c:	08023ab1 	.word	0x08023ab1
 801d470:	f045 0510 	orr.w	r5, r5, #16
 801d474:	06a9      	lsls	r1, r5, #26
 801d476:	d509      	bpl.n	801d48c <_svfprintf_r+0x844>
 801d478:	3707      	adds	r7, #7
 801d47a:	f027 0707 	bic.w	r7, r7, #7
 801d47e:	f107 0308 	add.w	r3, r7, #8
 801d482:	e9d7 6700 	ldrd	r6, r7, [r7]
 801d486:	9304      	str	r3, [sp, #16]
 801d488:	2301      	movs	r3, #1
 801d48a:	e797      	b.n	801d3bc <_svfprintf_r+0x774>
 801d48c:	1d3b      	adds	r3, r7, #4
 801d48e:	f015 0f10 	tst.w	r5, #16
 801d492:	9304      	str	r3, [sp, #16]
 801d494:	d001      	beq.n	801d49a <_svfprintf_r+0x852>
 801d496:	683e      	ldr	r6, [r7, #0]
 801d498:	e002      	b.n	801d4a0 <_svfprintf_r+0x858>
 801d49a:	066a      	lsls	r2, r5, #25
 801d49c:	d5fb      	bpl.n	801d496 <_svfprintf_r+0x84e>
 801d49e:	883e      	ldrh	r6, [r7, #0]
 801d4a0:	2700      	movs	r7, #0
 801d4a2:	e7f1      	b.n	801d488 <_svfprintf_r+0x840>
 801d4a4:	b10b      	cbz	r3, 801d4aa <_svfprintf_r+0x862>
 801d4a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801d4aa:	4ba3      	ldr	r3, [pc, #652]	; (801d738 <_svfprintf_r+0xaf0>)
 801d4ac:	e4c2      	b.n	801ce34 <_svfprintf_r+0x1ec>
 801d4ae:	1d3b      	adds	r3, r7, #4
 801d4b0:	f015 0f10 	tst.w	r5, #16
 801d4b4:	9304      	str	r3, [sp, #16]
 801d4b6:	d001      	beq.n	801d4bc <_svfprintf_r+0x874>
 801d4b8:	683e      	ldr	r6, [r7, #0]
 801d4ba:	e002      	b.n	801d4c2 <_svfprintf_r+0x87a>
 801d4bc:	066e      	lsls	r6, r5, #25
 801d4be:	d5fb      	bpl.n	801d4b8 <_svfprintf_r+0x870>
 801d4c0:	883e      	ldrh	r6, [r7, #0]
 801d4c2:	2700      	movs	r7, #0
 801d4c4:	e4c2      	b.n	801ce4c <_svfprintf_r+0x204>
 801d4c6:	4643      	mov	r3, r8
 801d4c8:	e366      	b.n	801db98 <_svfprintf_r+0xf50>
 801d4ca:	2f00      	cmp	r7, #0
 801d4cc:	bf08      	it	eq
 801d4ce:	2e0a      	cmpeq	r6, #10
 801d4d0:	d205      	bcs.n	801d4de <_svfprintf_r+0x896>
 801d4d2:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 801d4d6:	3630      	adds	r6, #48	; 0x30
 801d4d8:	f808 6d41 	strb.w	r6, [r8, #-65]!
 801d4dc:	e377      	b.n	801dbce <_svfprintf_r+0xf86>
 801d4de:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801d4e2:	4630      	mov	r0, r6
 801d4e4:	4639      	mov	r1, r7
 801d4e6:	220a      	movs	r2, #10
 801d4e8:	2300      	movs	r3, #0
 801d4ea:	f7e3 fb91 	bl	8000c10 <__aeabi_uldivmod>
 801d4ee:	3230      	adds	r2, #48	; 0x30
 801d4f0:	f808 2d01 	strb.w	r2, [r8, #-1]!
 801d4f4:	2300      	movs	r3, #0
 801d4f6:	4630      	mov	r0, r6
 801d4f8:	4639      	mov	r1, r7
 801d4fa:	220a      	movs	r2, #10
 801d4fc:	f7e3 fb88 	bl	8000c10 <__aeabi_uldivmod>
 801d500:	4606      	mov	r6, r0
 801d502:	460f      	mov	r7, r1
 801d504:	ea56 0307 	orrs.w	r3, r6, r7
 801d508:	d1eb      	bne.n	801d4e2 <_svfprintf_r+0x89a>
 801d50a:	e360      	b.n	801dbce <_svfprintf_r+0xf86>
 801d50c:	2600      	movs	r6, #0
 801d50e:	2700      	movs	r7, #0
 801d510:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801d514:	f006 030f 	and.w	r3, r6, #15
 801d518:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d51a:	5cd3      	ldrb	r3, [r2, r3]
 801d51c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801d520:	0933      	lsrs	r3, r6, #4
 801d522:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 801d526:	093a      	lsrs	r2, r7, #4
 801d528:	461e      	mov	r6, r3
 801d52a:	4617      	mov	r7, r2
 801d52c:	ea56 0307 	orrs.w	r3, r6, r7
 801d530:	d1f0      	bne.n	801d514 <_svfprintf_r+0x8cc>
 801d532:	e34c      	b.n	801dbce <_svfprintf_r+0xf86>
 801d534:	b93b      	cbnz	r3, 801d546 <_svfprintf_r+0x8fe>
 801d536:	07ea      	lsls	r2, r5, #31
 801d538:	d505      	bpl.n	801d546 <_svfprintf_r+0x8fe>
 801d53a:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 801d53e:	2330      	movs	r3, #48	; 0x30
 801d540:	f808 3d41 	strb.w	r3, [r8, #-65]!
 801d544:	e343      	b.n	801dbce <_svfprintf_r+0xf86>
 801d546:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 801d54a:	e340      	b.n	801dbce <_svfprintf_r+0xf86>
 801d54c:	b10b      	cbz	r3, 801d552 <_svfprintf_r+0x90a>
 801d54e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801d552:	9b02      	ldr	r3, [sp, #8]
 801d554:	2b00      	cmp	r3, #0
 801d556:	f000 82f7 	beq.w	801db48 <_svfprintf_r+0xf00>
 801d55a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801d55e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 801d562:	2600      	movs	r6, #0
 801d564:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 801d568:	9704      	str	r7, [sp, #16]
 801d56a:	e4e8      	b.n	801cf3e <_svfprintf_r+0x2f6>
 801d56c:	4606      	mov	r6, r0
 801d56e:	e53f      	b.n	801cff0 <_svfprintf_r+0x3a8>
 801d570:	2310      	movs	r3, #16
 801d572:	6063      	str	r3, [r4, #4]
 801d574:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d576:	3310      	adds	r3, #16
 801d578:	9321      	str	r3, [sp, #132]	; 0x84
 801d57a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d57c:	3301      	adds	r3, #1
 801d57e:	2b07      	cmp	r3, #7
 801d580:	9320      	str	r3, [sp, #128]	; 0x80
 801d582:	dc04      	bgt.n	801d58e <_svfprintf_r+0x946>
 801d584:	3408      	adds	r4, #8
 801d586:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d588:	3b10      	subs	r3, #16
 801d58a:	930c      	str	r3, [sp, #48]	; 0x30
 801d58c:	e615      	b.n	801d1ba <_svfprintf_r+0x572>
 801d58e:	aa1f      	add	r2, sp, #124	; 0x7c
 801d590:	4651      	mov	r1, sl
 801d592:	4658      	mov	r0, fp
 801d594:	f001 fd78 	bl	801f088 <__ssprint_r>
 801d598:	2800      	cmp	r0, #0
 801d59a:	f040 82b6 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d59e:	ac2c      	add	r4, sp, #176	; 0xb0
 801d5a0:	e7f1      	b.n	801d586 <_svfprintf_r+0x93e>
 801d5a2:	aa1f      	add	r2, sp, #124	; 0x7c
 801d5a4:	4651      	mov	r1, sl
 801d5a6:	4658      	mov	r0, fp
 801d5a8:	f001 fd6e 	bl	801f088 <__ssprint_r>
 801d5ac:	2800      	cmp	r0, #0
 801d5ae:	f040 82ac 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d5b2:	ac2c      	add	r4, sp, #176	; 0xb0
 801d5b4:	e614      	b.n	801d1e0 <_svfprintf_r+0x598>
 801d5b6:	aa1f      	add	r2, sp, #124	; 0x7c
 801d5b8:	4651      	mov	r1, sl
 801d5ba:	4658      	mov	r0, fp
 801d5bc:	f001 fd64 	bl	801f088 <__ssprint_r>
 801d5c0:	2800      	cmp	r0, #0
 801d5c2:	f040 82a2 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d5c6:	ac2c      	add	r4, sp, #176	; 0xb0
 801d5c8:	e61c      	b.n	801d204 <_svfprintf_r+0x5bc>
 801d5ca:	aa1f      	add	r2, sp, #124	; 0x7c
 801d5cc:	4651      	mov	r1, sl
 801d5ce:	4658      	mov	r0, fp
 801d5d0:	f001 fd5a 	bl	801f088 <__ssprint_r>
 801d5d4:	2800      	cmp	r0, #0
 801d5d6:	f040 8298 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d5da:	ac2c      	add	r4, sp, #176	; 0xb0
 801d5dc:	e622      	b.n	801d224 <_svfprintf_r+0x5dc>
 801d5de:	2210      	movs	r2, #16
 801d5e0:	6062      	str	r2, [r4, #4]
 801d5e2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801d5e4:	3210      	adds	r2, #16
 801d5e6:	9221      	str	r2, [sp, #132]	; 0x84
 801d5e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801d5ea:	3201      	adds	r2, #1
 801d5ec:	2a07      	cmp	r2, #7
 801d5ee:	9220      	str	r2, [sp, #128]	; 0x80
 801d5f0:	dc02      	bgt.n	801d5f8 <_svfprintf_r+0x9b0>
 801d5f2:	3408      	adds	r4, #8
 801d5f4:	3b10      	subs	r3, #16
 801d5f6:	e61d      	b.n	801d234 <_svfprintf_r+0x5ec>
 801d5f8:	aa1f      	add	r2, sp, #124	; 0x7c
 801d5fa:	4651      	mov	r1, sl
 801d5fc:	4658      	mov	r0, fp
 801d5fe:	930c      	str	r3, [sp, #48]	; 0x30
 801d600:	f001 fd42 	bl	801f088 <__ssprint_r>
 801d604:	2800      	cmp	r0, #0
 801d606:	f040 8280 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d60a:	ac2c      	add	r4, sp, #176	; 0xb0
 801d60c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d60e:	e7f1      	b.n	801d5f4 <_svfprintf_r+0x9ac>
 801d610:	aa1f      	add	r2, sp, #124	; 0x7c
 801d612:	4651      	mov	r1, sl
 801d614:	4658      	mov	r0, fp
 801d616:	f001 fd37 	bl	801f088 <__ssprint_r>
 801d61a:	2800      	cmp	r0, #0
 801d61c:	f040 8275 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d620:	ac2c      	add	r4, sp, #176	; 0xb0
 801d622:	e617      	b.n	801d254 <_svfprintf_r+0x60c>
 801d624:	2310      	movs	r3, #16
 801d626:	6063      	str	r3, [r4, #4]
 801d628:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d62a:	3310      	adds	r3, #16
 801d62c:	9321      	str	r3, [sp, #132]	; 0x84
 801d62e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d630:	3301      	adds	r3, #1
 801d632:	2b07      	cmp	r3, #7
 801d634:	9320      	str	r3, [sp, #128]	; 0x80
 801d636:	dc02      	bgt.n	801d63e <_svfprintf_r+0x9f6>
 801d638:	3408      	adds	r4, #8
 801d63a:	3e10      	subs	r6, #16
 801d63c:	e60e      	b.n	801d25c <_svfprintf_r+0x614>
 801d63e:	aa1f      	add	r2, sp, #124	; 0x7c
 801d640:	4651      	mov	r1, sl
 801d642:	4658      	mov	r0, fp
 801d644:	f001 fd20 	bl	801f088 <__ssprint_r>
 801d648:	2800      	cmp	r0, #0
 801d64a:	f040 825e 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d64e:	ac2c      	add	r4, sp, #176	; 0xb0
 801d650:	e7f3      	b.n	801d63a <_svfprintf_r+0x9f2>
 801d652:	aa1f      	add	r2, sp, #124	; 0x7c
 801d654:	4651      	mov	r1, sl
 801d656:	4658      	mov	r0, fp
 801d658:	f001 fd16 	bl	801f088 <__ssprint_r>
 801d65c:	2800      	cmp	r0, #0
 801d65e:	f040 8254 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d662:	ac2c      	add	r4, sp, #176	; 0xb0
 801d664:	e60a      	b.n	801d27c <_svfprintf_r+0x634>
 801d666:	9b02      	ldr	r3, [sp, #8]
 801d668:	2b65      	cmp	r3, #101	; 0x65
 801d66a:	f340 81a9 	ble.w	801d9c0 <_svfprintf_r+0xd78>
 801d66e:	2200      	movs	r2, #0
 801d670:	2300      	movs	r3, #0
 801d672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801d676:	f7e3 fa5b 	bl	8000b30 <__aeabi_dcmpeq>
 801d67a:	2800      	cmp	r0, #0
 801d67c:	d062      	beq.n	801d744 <_svfprintf_r+0xafc>
 801d67e:	4b2f      	ldr	r3, [pc, #188]	; (801d73c <_svfprintf_r+0xaf4>)
 801d680:	6023      	str	r3, [r4, #0]
 801d682:	2301      	movs	r3, #1
 801d684:	6063      	str	r3, [r4, #4]
 801d686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d688:	3301      	adds	r3, #1
 801d68a:	9321      	str	r3, [sp, #132]	; 0x84
 801d68c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d68e:	3301      	adds	r3, #1
 801d690:	2b07      	cmp	r3, #7
 801d692:	9320      	str	r3, [sp, #128]	; 0x80
 801d694:	dc25      	bgt.n	801d6e2 <_svfprintf_r+0xa9a>
 801d696:	3408      	adds	r4, #8
 801d698:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d69a:	9a03      	ldr	r2, [sp, #12]
 801d69c:	4293      	cmp	r3, r2
 801d69e:	db02      	blt.n	801d6a6 <_svfprintf_r+0xa5e>
 801d6a0:	07ee      	lsls	r6, r5, #31
 801d6a2:	f57f ae02 	bpl.w	801d2aa <_svfprintf_r+0x662>
 801d6a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d6a8:	6023      	str	r3, [r4, #0]
 801d6aa:	9b08      	ldr	r3, [sp, #32]
 801d6ac:	6063      	str	r3, [r4, #4]
 801d6ae:	9a08      	ldr	r2, [sp, #32]
 801d6b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d6b2:	4413      	add	r3, r2
 801d6b4:	9321      	str	r3, [sp, #132]	; 0x84
 801d6b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d6b8:	3301      	adds	r3, #1
 801d6ba:	2b07      	cmp	r3, #7
 801d6bc:	9320      	str	r3, [sp, #128]	; 0x80
 801d6be:	dc1a      	bgt.n	801d6f6 <_svfprintf_r+0xaae>
 801d6c0:	3408      	adds	r4, #8
 801d6c2:	9b03      	ldr	r3, [sp, #12]
 801d6c4:	1e5e      	subs	r6, r3, #1
 801d6c6:	2e00      	cmp	r6, #0
 801d6c8:	f77f adef 	ble.w	801d2aa <_svfprintf_r+0x662>
 801d6cc:	4f1c      	ldr	r7, [pc, #112]	; (801d740 <_svfprintf_r+0xaf8>)
 801d6ce:	f04f 0810 	mov.w	r8, #16
 801d6d2:	2e10      	cmp	r6, #16
 801d6d4:	6027      	str	r7, [r4, #0]
 801d6d6:	dc18      	bgt.n	801d70a <_svfprintf_r+0xac2>
 801d6d8:	6066      	str	r6, [r4, #4]
 801d6da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d6dc:	441e      	add	r6, r3
 801d6de:	9621      	str	r6, [sp, #132]	; 0x84
 801d6e0:	e5d4      	b.n	801d28c <_svfprintf_r+0x644>
 801d6e2:	aa1f      	add	r2, sp, #124	; 0x7c
 801d6e4:	4651      	mov	r1, sl
 801d6e6:	4658      	mov	r0, fp
 801d6e8:	f001 fcce 	bl	801f088 <__ssprint_r>
 801d6ec:	2800      	cmp	r0, #0
 801d6ee:	f040 820c 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d6f2:	ac2c      	add	r4, sp, #176	; 0xb0
 801d6f4:	e7d0      	b.n	801d698 <_svfprintf_r+0xa50>
 801d6f6:	aa1f      	add	r2, sp, #124	; 0x7c
 801d6f8:	4651      	mov	r1, sl
 801d6fa:	4658      	mov	r0, fp
 801d6fc:	f001 fcc4 	bl	801f088 <__ssprint_r>
 801d700:	2800      	cmp	r0, #0
 801d702:	f040 8202 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d706:	ac2c      	add	r4, sp, #176	; 0xb0
 801d708:	e7db      	b.n	801d6c2 <_svfprintf_r+0xa7a>
 801d70a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d70c:	f8c4 8004 	str.w	r8, [r4, #4]
 801d710:	3310      	adds	r3, #16
 801d712:	9321      	str	r3, [sp, #132]	; 0x84
 801d714:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d716:	3301      	adds	r3, #1
 801d718:	2b07      	cmp	r3, #7
 801d71a:	9320      	str	r3, [sp, #128]	; 0x80
 801d71c:	dc02      	bgt.n	801d724 <_svfprintf_r+0xadc>
 801d71e:	3408      	adds	r4, #8
 801d720:	3e10      	subs	r6, #16
 801d722:	e7d6      	b.n	801d6d2 <_svfprintf_r+0xa8a>
 801d724:	aa1f      	add	r2, sp, #124	; 0x7c
 801d726:	4651      	mov	r1, sl
 801d728:	4658      	mov	r0, fp
 801d72a:	f001 fcad 	bl	801f088 <__ssprint_r>
 801d72e:	2800      	cmp	r0, #0
 801d730:	f040 81eb 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d734:	ac2c      	add	r4, sp, #176	; 0xb0
 801d736:	e7f3      	b.n	801d720 <_svfprintf_r+0xad8>
 801d738:	08023ab1 	.word	0x08023ab1
 801d73c:	08023ac2 	.word	0x08023ac2
 801d740:	08023ad4 	.word	0x08023ad4
 801d744:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d746:	2b00      	cmp	r3, #0
 801d748:	dc7a      	bgt.n	801d840 <_svfprintf_r+0xbf8>
 801d74a:	4b9b      	ldr	r3, [pc, #620]	; (801d9b8 <_svfprintf_r+0xd70>)
 801d74c:	6023      	str	r3, [r4, #0]
 801d74e:	2301      	movs	r3, #1
 801d750:	6063      	str	r3, [r4, #4]
 801d752:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d754:	3301      	adds	r3, #1
 801d756:	9321      	str	r3, [sp, #132]	; 0x84
 801d758:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d75a:	3301      	adds	r3, #1
 801d75c:	2b07      	cmp	r3, #7
 801d75e:	9320      	str	r3, [sp, #128]	; 0x80
 801d760:	dc44      	bgt.n	801d7ec <_svfprintf_r+0xba4>
 801d762:	3408      	adds	r4, #8
 801d764:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d766:	b923      	cbnz	r3, 801d772 <_svfprintf_r+0xb2a>
 801d768:	9b03      	ldr	r3, [sp, #12]
 801d76a:	b913      	cbnz	r3, 801d772 <_svfprintf_r+0xb2a>
 801d76c:	07e8      	lsls	r0, r5, #31
 801d76e:	f57f ad9c 	bpl.w	801d2aa <_svfprintf_r+0x662>
 801d772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d774:	6023      	str	r3, [r4, #0]
 801d776:	9b08      	ldr	r3, [sp, #32]
 801d778:	6063      	str	r3, [r4, #4]
 801d77a:	9a08      	ldr	r2, [sp, #32]
 801d77c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d77e:	4413      	add	r3, r2
 801d780:	9321      	str	r3, [sp, #132]	; 0x84
 801d782:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d784:	3301      	adds	r3, #1
 801d786:	2b07      	cmp	r3, #7
 801d788:	9320      	str	r3, [sp, #128]	; 0x80
 801d78a:	dc39      	bgt.n	801d800 <_svfprintf_r+0xbb8>
 801d78c:	f104 0308 	add.w	r3, r4, #8
 801d790:	9e19      	ldr	r6, [sp, #100]	; 0x64
 801d792:	2e00      	cmp	r6, #0
 801d794:	da19      	bge.n	801d7ca <_svfprintf_r+0xb82>
 801d796:	4f89      	ldr	r7, [pc, #548]	; (801d9bc <_svfprintf_r+0xd74>)
 801d798:	4276      	negs	r6, r6
 801d79a:	2410      	movs	r4, #16
 801d79c:	2e10      	cmp	r6, #16
 801d79e:	601f      	str	r7, [r3, #0]
 801d7a0:	dc38      	bgt.n	801d814 <_svfprintf_r+0xbcc>
 801d7a2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801d7a4:	605e      	str	r6, [r3, #4]
 801d7a6:	4416      	add	r6, r2
 801d7a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801d7aa:	9621      	str	r6, [sp, #132]	; 0x84
 801d7ac:	3201      	adds	r2, #1
 801d7ae:	2a07      	cmp	r2, #7
 801d7b0:	f103 0308 	add.w	r3, r3, #8
 801d7b4:	9220      	str	r2, [sp, #128]	; 0x80
 801d7b6:	dd08      	ble.n	801d7ca <_svfprintf_r+0xb82>
 801d7b8:	aa1f      	add	r2, sp, #124	; 0x7c
 801d7ba:	4651      	mov	r1, sl
 801d7bc:	4658      	mov	r0, fp
 801d7be:	f001 fc63 	bl	801f088 <__ssprint_r>
 801d7c2:	2800      	cmp	r0, #0
 801d7c4:	f040 81a1 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d7c8:	ab2c      	add	r3, sp, #176	; 0xb0
 801d7ca:	9a03      	ldr	r2, [sp, #12]
 801d7cc:	605a      	str	r2, [r3, #4]
 801d7ce:	9903      	ldr	r1, [sp, #12]
 801d7d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801d7d2:	f8c3 8000 	str.w	r8, [r3]
 801d7d6:	440a      	add	r2, r1
 801d7d8:	9221      	str	r2, [sp, #132]	; 0x84
 801d7da:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801d7dc:	3201      	adds	r2, #1
 801d7de:	2a07      	cmp	r2, #7
 801d7e0:	9220      	str	r2, [sp, #128]	; 0x80
 801d7e2:	f73f ad59 	bgt.w	801d298 <_svfprintf_r+0x650>
 801d7e6:	f103 0408 	add.w	r4, r3, #8
 801d7ea:	e55e      	b.n	801d2aa <_svfprintf_r+0x662>
 801d7ec:	aa1f      	add	r2, sp, #124	; 0x7c
 801d7ee:	4651      	mov	r1, sl
 801d7f0:	4658      	mov	r0, fp
 801d7f2:	f001 fc49 	bl	801f088 <__ssprint_r>
 801d7f6:	2800      	cmp	r0, #0
 801d7f8:	f040 8187 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d7fc:	ac2c      	add	r4, sp, #176	; 0xb0
 801d7fe:	e7b1      	b.n	801d764 <_svfprintf_r+0xb1c>
 801d800:	aa1f      	add	r2, sp, #124	; 0x7c
 801d802:	4651      	mov	r1, sl
 801d804:	4658      	mov	r0, fp
 801d806:	f001 fc3f 	bl	801f088 <__ssprint_r>
 801d80a:	2800      	cmp	r0, #0
 801d80c:	f040 817d 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d810:	ab2c      	add	r3, sp, #176	; 0xb0
 801d812:	e7bd      	b.n	801d790 <_svfprintf_r+0xb48>
 801d814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801d816:	605c      	str	r4, [r3, #4]
 801d818:	3210      	adds	r2, #16
 801d81a:	9221      	str	r2, [sp, #132]	; 0x84
 801d81c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801d81e:	3201      	adds	r2, #1
 801d820:	2a07      	cmp	r2, #7
 801d822:	9220      	str	r2, [sp, #128]	; 0x80
 801d824:	dc02      	bgt.n	801d82c <_svfprintf_r+0xbe4>
 801d826:	3308      	adds	r3, #8
 801d828:	3e10      	subs	r6, #16
 801d82a:	e7b7      	b.n	801d79c <_svfprintf_r+0xb54>
 801d82c:	aa1f      	add	r2, sp, #124	; 0x7c
 801d82e:	4651      	mov	r1, sl
 801d830:	4658      	mov	r0, fp
 801d832:	f001 fc29 	bl	801f088 <__ssprint_r>
 801d836:	2800      	cmp	r0, #0
 801d838:	f040 8167 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d83c:	ab2c      	add	r3, sp, #176	; 0xb0
 801d83e:	e7f3      	b.n	801d828 <_svfprintf_r+0xbe0>
 801d840:	9b03      	ldr	r3, [sp, #12]
 801d842:	42bb      	cmp	r3, r7
 801d844:	bfa8      	it	ge
 801d846:	463b      	movge	r3, r7
 801d848:	2b00      	cmp	r3, #0
 801d84a:	461e      	mov	r6, r3
 801d84c:	dd0b      	ble.n	801d866 <_svfprintf_r+0xc1e>
 801d84e:	6063      	str	r3, [r4, #4]
 801d850:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d852:	f8c4 8000 	str.w	r8, [r4]
 801d856:	4433      	add	r3, r6
 801d858:	9321      	str	r3, [sp, #132]	; 0x84
 801d85a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d85c:	3301      	adds	r3, #1
 801d85e:	2b07      	cmp	r3, #7
 801d860:	9320      	str	r3, [sp, #128]	; 0x80
 801d862:	dc5f      	bgt.n	801d924 <_svfprintf_r+0xcdc>
 801d864:	3408      	adds	r4, #8
 801d866:	2e00      	cmp	r6, #0
 801d868:	bfac      	ite	ge
 801d86a:	1bbe      	subge	r6, r7, r6
 801d86c:	463e      	movlt	r6, r7
 801d86e:	2e00      	cmp	r6, #0
 801d870:	dd0f      	ble.n	801d892 <_svfprintf_r+0xc4a>
 801d872:	f8df 9148 	ldr.w	r9, [pc, #328]	; 801d9bc <_svfprintf_r+0xd74>
 801d876:	f8c4 9000 	str.w	r9, [r4]
 801d87a:	2e10      	cmp	r6, #16
 801d87c:	dc5c      	bgt.n	801d938 <_svfprintf_r+0xcf0>
 801d87e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d880:	6066      	str	r6, [r4, #4]
 801d882:	441e      	add	r6, r3
 801d884:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d886:	9621      	str	r6, [sp, #132]	; 0x84
 801d888:	3301      	adds	r3, #1
 801d88a:	2b07      	cmp	r3, #7
 801d88c:	9320      	str	r3, [sp, #128]	; 0x80
 801d88e:	dc6a      	bgt.n	801d966 <_svfprintf_r+0xd1e>
 801d890:	3408      	adds	r4, #8
 801d892:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d894:	9a03      	ldr	r2, [sp, #12]
 801d896:	4293      	cmp	r3, r2
 801d898:	db01      	blt.n	801d89e <_svfprintf_r+0xc56>
 801d89a:	07e9      	lsls	r1, r5, #31
 801d89c:	d50d      	bpl.n	801d8ba <_svfprintf_r+0xc72>
 801d89e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d8a0:	6023      	str	r3, [r4, #0]
 801d8a2:	9b08      	ldr	r3, [sp, #32]
 801d8a4:	6063      	str	r3, [r4, #4]
 801d8a6:	9a08      	ldr	r2, [sp, #32]
 801d8a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d8aa:	4413      	add	r3, r2
 801d8ac:	9321      	str	r3, [sp, #132]	; 0x84
 801d8ae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d8b0:	3301      	adds	r3, #1
 801d8b2:	2b07      	cmp	r3, #7
 801d8b4:	9320      	str	r3, [sp, #128]	; 0x80
 801d8b6:	dc60      	bgt.n	801d97a <_svfprintf_r+0xd32>
 801d8b8:	3408      	adds	r4, #8
 801d8ba:	9b03      	ldr	r3, [sp, #12]
 801d8bc:	9a03      	ldr	r2, [sp, #12]
 801d8be:	1bde      	subs	r6, r3, r7
 801d8c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d8c2:	1ad3      	subs	r3, r2, r3
 801d8c4:	429e      	cmp	r6, r3
 801d8c6:	bfa8      	it	ge
 801d8c8:	461e      	movge	r6, r3
 801d8ca:	2e00      	cmp	r6, #0
 801d8cc:	dd0b      	ble.n	801d8e6 <_svfprintf_r+0xc9e>
 801d8ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d8d0:	6066      	str	r6, [r4, #4]
 801d8d2:	4433      	add	r3, r6
 801d8d4:	9321      	str	r3, [sp, #132]	; 0x84
 801d8d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d8d8:	3301      	adds	r3, #1
 801d8da:	4447      	add	r7, r8
 801d8dc:	2b07      	cmp	r3, #7
 801d8de:	6027      	str	r7, [r4, #0]
 801d8e0:	9320      	str	r3, [sp, #128]	; 0x80
 801d8e2:	dc54      	bgt.n	801d98e <_svfprintf_r+0xd46>
 801d8e4:	3408      	adds	r4, #8
 801d8e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801d8e8:	9a03      	ldr	r2, [sp, #12]
 801d8ea:	2e00      	cmp	r6, #0
 801d8ec:	eba2 0303 	sub.w	r3, r2, r3
 801d8f0:	bfac      	ite	ge
 801d8f2:	1b9e      	subge	r6, r3, r6
 801d8f4:	461e      	movlt	r6, r3
 801d8f6:	2e00      	cmp	r6, #0
 801d8f8:	f77f acd7 	ble.w	801d2aa <_svfprintf_r+0x662>
 801d8fc:	4f2f      	ldr	r7, [pc, #188]	; (801d9bc <_svfprintf_r+0xd74>)
 801d8fe:	f04f 0810 	mov.w	r8, #16
 801d902:	2e10      	cmp	r6, #16
 801d904:	6027      	str	r7, [r4, #0]
 801d906:	f77f aee7 	ble.w	801d6d8 <_svfprintf_r+0xa90>
 801d90a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d90c:	f8c4 8004 	str.w	r8, [r4, #4]
 801d910:	3310      	adds	r3, #16
 801d912:	9321      	str	r3, [sp, #132]	; 0x84
 801d914:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d916:	3301      	adds	r3, #1
 801d918:	2b07      	cmp	r3, #7
 801d91a:	9320      	str	r3, [sp, #128]	; 0x80
 801d91c:	dc41      	bgt.n	801d9a2 <_svfprintf_r+0xd5a>
 801d91e:	3408      	adds	r4, #8
 801d920:	3e10      	subs	r6, #16
 801d922:	e7ee      	b.n	801d902 <_svfprintf_r+0xcba>
 801d924:	aa1f      	add	r2, sp, #124	; 0x7c
 801d926:	4651      	mov	r1, sl
 801d928:	4658      	mov	r0, fp
 801d92a:	f001 fbad 	bl	801f088 <__ssprint_r>
 801d92e:	2800      	cmp	r0, #0
 801d930:	f040 80eb 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d934:	ac2c      	add	r4, sp, #176	; 0xb0
 801d936:	e796      	b.n	801d866 <_svfprintf_r+0xc1e>
 801d938:	2310      	movs	r3, #16
 801d93a:	6063      	str	r3, [r4, #4]
 801d93c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d93e:	3310      	adds	r3, #16
 801d940:	9321      	str	r3, [sp, #132]	; 0x84
 801d942:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d944:	3301      	adds	r3, #1
 801d946:	2b07      	cmp	r3, #7
 801d948:	9320      	str	r3, [sp, #128]	; 0x80
 801d94a:	dc02      	bgt.n	801d952 <_svfprintf_r+0xd0a>
 801d94c:	3408      	adds	r4, #8
 801d94e:	3e10      	subs	r6, #16
 801d950:	e791      	b.n	801d876 <_svfprintf_r+0xc2e>
 801d952:	aa1f      	add	r2, sp, #124	; 0x7c
 801d954:	4651      	mov	r1, sl
 801d956:	4658      	mov	r0, fp
 801d958:	f001 fb96 	bl	801f088 <__ssprint_r>
 801d95c:	2800      	cmp	r0, #0
 801d95e:	f040 80d4 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d962:	ac2c      	add	r4, sp, #176	; 0xb0
 801d964:	e7f3      	b.n	801d94e <_svfprintf_r+0xd06>
 801d966:	aa1f      	add	r2, sp, #124	; 0x7c
 801d968:	4651      	mov	r1, sl
 801d96a:	4658      	mov	r0, fp
 801d96c:	f001 fb8c 	bl	801f088 <__ssprint_r>
 801d970:	2800      	cmp	r0, #0
 801d972:	f040 80ca 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d976:	ac2c      	add	r4, sp, #176	; 0xb0
 801d978:	e78b      	b.n	801d892 <_svfprintf_r+0xc4a>
 801d97a:	aa1f      	add	r2, sp, #124	; 0x7c
 801d97c:	4651      	mov	r1, sl
 801d97e:	4658      	mov	r0, fp
 801d980:	f001 fb82 	bl	801f088 <__ssprint_r>
 801d984:	2800      	cmp	r0, #0
 801d986:	f040 80c0 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d98a:	ac2c      	add	r4, sp, #176	; 0xb0
 801d98c:	e795      	b.n	801d8ba <_svfprintf_r+0xc72>
 801d98e:	aa1f      	add	r2, sp, #124	; 0x7c
 801d990:	4651      	mov	r1, sl
 801d992:	4658      	mov	r0, fp
 801d994:	f001 fb78 	bl	801f088 <__ssprint_r>
 801d998:	2800      	cmp	r0, #0
 801d99a:	f040 80b6 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d99e:	ac2c      	add	r4, sp, #176	; 0xb0
 801d9a0:	e7a1      	b.n	801d8e6 <_svfprintf_r+0xc9e>
 801d9a2:	aa1f      	add	r2, sp, #124	; 0x7c
 801d9a4:	4651      	mov	r1, sl
 801d9a6:	4658      	mov	r0, fp
 801d9a8:	f001 fb6e 	bl	801f088 <__ssprint_r>
 801d9ac:	2800      	cmp	r0, #0
 801d9ae:	f040 80ac 	bne.w	801db0a <_svfprintf_r+0xec2>
 801d9b2:	ac2c      	add	r4, sp, #176	; 0xb0
 801d9b4:	e7b4      	b.n	801d920 <_svfprintf_r+0xcd8>
 801d9b6:	bf00      	nop
 801d9b8:	08023ac2 	.word	0x08023ac2
 801d9bc:	08023ad4 	.word	0x08023ad4
 801d9c0:	9b03      	ldr	r3, [sp, #12]
 801d9c2:	2b01      	cmp	r3, #1
 801d9c4:	dc01      	bgt.n	801d9ca <_svfprintf_r+0xd82>
 801d9c6:	07ea      	lsls	r2, r5, #31
 801d9c8:	d576      	bpl.n	801dab8 <_svfprintf_r+0xe70>
 801d9ca:	2301      	movs	r3, #1
 801d9cc:	6063      	str	r3, [r4, #4]
 801d9ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d9d0:	f8c4 8000 	str.w	r8, [r4]
 801d9d4:	3301      	adds	r3, #1
 801d9d6:	9321      	str	r3, [sp, #132]	; 0x84
 801d9d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d9da:	3301      	adds	r3, #1
 801d9dc:	2b07      	cmp	r3, #7
 801d9de:	9320      	str	r3, [sp, #128]	; 0x80
 801d9e0:	dc36      	bgt.n	801da50 <_svfprintf_r+0xe08>
 801d9e2:	3408      	adds	r4, #8
 801d9e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d9e6:	6023      	str	r3, [r4, #0]
 801d9e8:	9b08      	ldr	r3, [sp, #32]
 801d9ea:	6063      	str	r3, [r4, #4]
 801d9ec:	9a08      	ldr	r2, [sp, #32]
 801d9ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d9f0:	4413      	add	r3, r2
 801d9f2:	9321      	str	r3, [sp, #132]	; 0x84
 801d9f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801d9f6:	3301      	adds	r3, #1
 801d9f8:	2b07      	cmp	r3, #7
 801d9fa:	9320      	str	r3, [sp, #128]	; 0x80
 801d9fc:	dc31      	bgt.n	801da62 <_svfprintf_r+0xe1a>
 801d9fe:	3408      	adds	r4, #8
 801da00:	2300      	movs	r3, #0
 801da02:	2200      	movs	r2, #0
 801da04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801da08:	f7e3 f892 	bl	8000b30 <__aeabi_dcmpeq>
 801da0c:	9b03      	ldr	r3, [sp, #12]
 801da0e:	1e5e      	subs	r6, r3, #1
 801da10:	2800      	cmp	r0, #0
 801da12:	d12f      	bne.n	801da74 <_svfprintf_r+0xe2c>
 801da14:	f108 0301 	add.w	r3, r8, #1
 801da18:	e884 0048 	stmia.w	r4, {r3, r6}
 801da1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801da1e:	9a03      	ldr	r2, [sp, #12]
 801da20:	3b01      	subs	r3, #1
 801da22:	4413      	add	r3, r2
 801da24:	9321      	str	r3, [sp, #132]	; 0x84
 801da26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801da28:	3301      	adds	r3, #1
 801da2a:	2b07      	cmp	r3, #7
 801da2c:	9320      	str	r3, [sp, #128]	; 0x80
 801da2e:	dd4a      	ble.n	801dac6 <_svfprintf_r+0xe7e>
 801da30:	aa1f      	add	r2, sp, #124	; 0x7c
 801da32:	4651      	mov	r1, sl
 801da34:	4658      	mov	r0, fp
 801da36:	f001 fb27 	bl	801f088 <__ssprint_r>
 801da3a:	2800      	cmp	r0, #0
 801da3c:	d165      	bne.n	801db0a <_svfprintf_r+0xec2>
 801da3e:	ac2c      	add	r4, sp, #176	; 0xb0
 801da40:	ab1b      	add	r3, sp, #108	; 0x6c
 801da42:	6023      	str	r3, [r4, #0]
 801da44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801da46:	6063      	str	r3, [r4, #4]
 801da48:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801da4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801da4c:	4413      	add	r3, r2
 801da4e:	e41c      	b.n	801d28a <_svfprintf_r+0x642>
 801da50:	aa1f      	add	r2, sp, #124	; 0x7c
 801da52:	4651      	mov	r1, sl
 801da54:	4658      	mov	r0, fp
 801da56:	f001 fb17 	bl	801f088 <__ssprint_r>
 801da5a:	2800      	cmp	r0, #0
 801da5c:	d155      	bne.n	801db0a <_svfprintf_r+0xec2>
 801da5e:	ac2c      	add	r4, sp, #176	; 0xb0
 801da60:	e7c0      	b.n	801d9e4 <_svfprintf_r+0xd9c>
 801da62:	aa1f      	add	r2, sp, #124	; 0x7c
 801da64:	4651      	mov	r1, sl
 801da66:	4658      	mov	r0, fp
 801da68:	f001 fb0e 	bl	801f088 <__ssprint_r>
 801da6c:	2800      	cmp	r0, #0
 801da6e:	d14c      	bne.n	801db0a <_svfprintf_r+0xec2>
 801da70:	ac2c      	add	r4, sp, #176	; 0xb0
 801da72:	e7c5      	b.n	801da00 <_svfprintf_r+0xdb8>
 801da74:	2e00      	cmp	r6, #0
 801da76:	dde3      	ble.n	801da40 <_svfprintf_r+0xdf8>
 801da78:	4f59      	ldr	r7, [pc, #356]	; (801dbe0 <_svfprintf_r+0xf98>)
 801da7a:	f04f 0810 	mov.w	r8, #16
 801da7e:	2e10      	cmp	r6, #16
 801da80:	6027      	str	r7, [r4, #0]
 801da82:	dc04      	bgt.n	801da8e <_svfprintf_r+0xe46>
 801da84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801da86:	6066      	str	r6, [r4, #4]
 801da88:	441e      	add	r6, r3
 801da8a:	9621      	str	r6, [sp, #132]	; 0x84
 801da8c:	e7cb      	b.n	801da26 <_svfprintf_r+0xdde>
 801da8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801da90:	f8c4 8004 	str.w	r8, [r4, #4]
 801da94:	3310      	adds	r3, #16
 801da96:	9321      	str	r3, [sp, #132]	; 0x84
 801da98:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801da9a:	3301      	adds	r3, #1
 801da9c:	2b07      	cmp	r3, #7
 801da9e:	9320      	str	r3, [sp, #128]	; 0x80
 801daa0:	dc02      	bgt.n	801daa8 <_svfprintf_r+0xe60>
 801daa2:	3408      	adds	r4, #8
 801daa4:	3e10      	subs	r6, #16
 801daa6:	e7ea      	b.n	801da7e <_svfprintf_r+0xe36>
 801daa8:	aa1f      	add	r2, sp, #124	; 0x7c
 801daaa:	4651      	mov	r1, sl
 801daac:	4658      	mov	r0, fp
 801daae:	f001 faeb 	bl	801f088 <__ssprint_r>
 801dab2:	bb50      	cbnz	r0, 801db0a <_svfprintf_r+0xec2>
 801dab4:	ac2c      	add	r4, sp, #176	; 0xb0
 801dab6:	e7f5      	b.n	801daa4 <_svfprintf_r+0xe5c>
 801dab8:	2301      	movs	r3, #1
 801daba:	6063      	str	r3, [r4, #4]
 801dabc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801dabe:	f8c4 8000 	str.w	r8, [r4]
 801dac2:	3301      	adds	r3, #1
 801dac4:	e7ae      	b.n	801da24 <_svfprintf_r+0xddc>
 801dac6:	3408      	adds	r4, #8
 801dac8:	e7ba      	b.n	801da40 <_svfprintf_r+0xdf8>
 801daca:	3408      	adds	r4, #8
 801dacc:	f7ff bbed 	b.w	801d2aa <_svfprintf_r+0x662>
 801dad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dad2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801dad4:	1a9d      	subs	r5, r3, r2
 801dad6:	2d00      	cmp	r5, #0
 801dad8:	f77f abea 	ble.w	801d2b0 <_svfprintf_r+0x668>
 801dadc:	2610      	movs	r6, #16
 801dade:	4b41      	ldr	r3, [pc, #260]	; (801dbe4 <_svfprintf_r+0xf9c>)
 801dae0:	6023      	str	r3, [r4, #0]
 801dae2:	2d10      	cmp	r5, #16
 801dae4:	dc1b      	bgt.n	801db1e <_svfprintf_r+0xed6>
 801dae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801dae8:	6065      	str	r5, [r4, #4]
 801daea:	441d      	add	r5, r3
 801daec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801daee:	9521      	str	r5, [sp, #132]	; 0x84
 801daf0:	3301      	adds	r3, #1
 801daf2:	2b07      	cmp	r3, #7
 801daf4:	9320      	str	r3, [sp, #128]	; 0x80
 801daf6:	f77f abdb 	ble.w	801d2b0 <_svfprintf_r+0x668>
 801dafa:	aa1f      	add	r2, sp, #124	; 0x7c
 801dafc:	4651      	mov	r1, sl
 801dafe:	4658      	mov	r0, fp
 801db00:	f001 fac2 	bl	801f088 <__ssprint_r>
 801db04:	2800      	cmp	r0, #0
 801db06:	f43f abd3 	beq.w	801d2b0 <_svfprintf_r+0x668>
 801db0a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801db0e:	f013 0f40 	tst.w	r3, #64	; 0x40
 801db12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801db14:	bf18      	it	ne
 801db16:	f04f 33ff 	movne.w	r3, #4294967295
 801db1a:	f7ff b8b9 	b.w	801cc90 <_svfprintf_r+0x48>
 801db1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801db20:	6066      	str	r6, [r4, #4]
 801db22:	3310      	adds	r3, #16
 801db24:	9321      	str	r3, [sp, #132]	; 0x84
 801db26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801db28:	3301      	adds	r3, #1
 801db2a:	2b07      	cmp	r3, #7
 801db2c:	9320      	str	r3, [sp, #128]	; 0x80
 801db2e:	dc02      	bgt.n	801db36 <_svfprintf_r+0xeee>
 801db30:	3408      	adds	r4, #8
 801db32:	3d10      	subs	r5, #16
 801db34:	e7d3      	b.n	801dade <_svfprintf_r+0xe96>
 801db36:	aa1f      	add	r2, sp, #124	; 0x7c
 801db38:	4651      	mov	r1, sl
 801db3a:	4658      	mov	r0, fp
 801db3c:	f001 faa4 	bl	801f088 <__ssprint_r>
 801db40:	2800      	cmp	r0, #0
 801db42:	d1e2      	bne.n	801db0a <_svfprintf_r+0xec2>
 801db44:	ac2c      	add	r4, sp, #176	; 0xb0
 801db46:	e7f4      	b.n	801db32 <_svfprintf_r+0xeea>
 801db48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801db4a:	2b00      	cmp	r3, #0
 801db4c:	d0dd      	beq.n	801db0a <_svfprintf_r+0xec2>
 801db4e:	aa1f      	add	r2, sp, #124	; 0x7c
 801db50:	4651      	mov	r1, sl
 801db52:	4658      	mov	r0, fp
 801db54:	f001 fa98 	bl	801f088 <__ssprint_r>
 801db58:	e7d7      	b.n	801db0a <_svfprintf_r+0xec2>
 801db5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801db5e:	4610      	mov	r0, r2
 801db60:	4619      	mov	r1, r3
 801db62:	f7e3 f817 	bl	8000b94 <__aeabi_dcmpun>
 801db66:	2800      	cmp	r0, #0
 801db68:	f43f aa44 	beq.w	801cff4 <_svfprintf_r+0x3ac>
 801db6c:	4b1e      	ldr	r3, [pc, #120]	; (801dbe8 <_svfprintf_r+0xfa0>)
 801db6e:	4a1f      	ldr	r2, [pc, #124]	; (801dbec <_svfprintf_r+0xfa4>)
 801db70:	f7ff ba34 	b.w	801cfdc <_svfprintf_r+0x394>
 801db74:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801db76:	eba3 0308 	sub.w	r3, r3, r8
 801db7a:	9303      	str	r3, [sp, #12]
 801db7c:	f7ff bab5 	b.w	801d0ea <_svfprintf_r+0x4a2>
 801db80:	ea56 0207 	orrs.w	r2, r6, r7
 801db84:	950b      	str	r5, [sp, #44]	; 0x2c
 801db86:	f43f ac2b 	beq.w	801d3e0 <_svfprintf_r+0x798>
 801db8a:	2b01      	cmp	r3, #1
 801db8c:	f43f ac9d 	beq.w	801d4ca <_svfprintf_r+0x882>
 801db90:	2b02      	cmp	r3, #2
 801db92:	f43f acbd 	beq.w	801d510 <_svfprintf_r+0x8c8>
 801db96:	ab2c      	add	r3, sp, #176	; 0xb0
 801db98:	08f1      	lsrs	r1, r6, #3
 801db9a:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 801db9e:	08f8      	lsrs	r0, r7, #3
 801dba0:	f006 0207 	and.w	r2, r6, #7
 801dba4:	4607      	mov	r7, r0
 801dba6:	460e      	mov	r6, r1
 801dba8:	3230      	adds	r2, #48	; 0x30
 801dbaa:	ea56 0107 	orrs.w	r1, r6, r7
 801dbae:	f103 38ff 	add.w	r8, r3, #4294967295
 801dbb2:	f803 2c01 	strb.w	r2, [r3, #-1]
 801dbb6:	f47f ac86 	bne.w	801d4c6 <_svfprintf_r+0x87e>
 801dbba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801dbbc:	07c9      	lsls	r1, r1, #31
 801dbbe:	d506      	bpl.n	801dbce <_svfprintf_r+0xf86>
 801dbc0:	2a30      	cmp	r2, #48	; 0x30
 801dbc2:	d004      	beq.n	801dbce <_svfprintf_r+0xf86>
 801dbc4:	2230      	movs	r2, #48	; 0x30
 801dbc6:	f808 2c01 	strb.w	r2, [r8, #-1]
 801dbca:	f1a3 0802 	sub.w	r8, r3, #2
 801dbce:	464e      	mov	r6, r9
 801dbd0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 801dbd4:	eba9 0908 	sub.w	r9, r9, r8
 801dbd8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801dbda:	2700      	movs	r7, #0
 801dbdc:	f7ff bad1 	b.w	801d182 <_svfprintf_r+0x53a>
 801dbe0:	08023ad4 	.word	0x08023ad4
 801dbe4:	08023ac4 	.word	0x08023ac4
 801dbe8:	08023a98 	.word	0x08023a98
 801dbec:	08023a9c 	.word	0x08023a9c

0801dbf0 <quorem>:
 801dbf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbf4:	6903      	ldr	r3, [r0, #16]
 801dbf6:	690c      	ldr	r4, [r1, #16]
 801dbf8:	429c      	cmp	r4, r3
 801dbfa:	4680      	mov	r8, r0
 801dbfc:	f300 8082 	bgt.w	801dd04 <quorem+0x114>
 801dc00:	3c01      	subs	r4, #1
 801dc02:	f101 0714 	add.w	r7, r1, #20
 801dc06:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 801dc0a:	f100 0614 	add.w	r6, r0, #20
 801dc0e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801dc12:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801dc16:	eb06 030e 	add.w	r3, r6, lr
 801dc1a:	3501      	adds	r5, #1
 801dc1c:	eb07 090e 	add.w	r9, r7, lr
 801dc20:	9301      	str	r3, [sp, #4]
 801dc22:	fbb0 f5f5 	udiv	r5, r0, r5
 801dc26:	b395      	cbz	r5, 801dc8e <quorem+0x9e>
 801dc28:	f04f 0a00 	mov.w	sl, #0
 801dc2c:	4638      	mov	r0, r7
 801dc2e:	46b4      	mov	ip, r6
 801dc30:	46d3      	mov	fp, sl
 801dc32:	f850 2b04 	ldr.w	r2, [r0], #4
 801dc36:	b293      	uxth	r3, r2
 801dc38:	fb05 a303 	mla	r3, r5, r3, sl
 801dc3c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801dc40:	b29b      	uxth	r3, r3
 801dc42:	ebab 0303 	sub.w	r3, fp, r3
 801dc46:	0c12      	lsrs	r2, r2, #16
 801dc48:	f8bc b000 	ldrh.w	fp, [ip]
 801dc4c:	fb05 a202 	mla	r2, r5, r2, sl
 801dc50:	fa13 f38b 	uxtah	r3, r3, fp
 801dc54:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801dc58:	fa1f fb82 	uxth.w	fp, r2
 801dc5c:	f8dc 2000 	ldr.w	r2, [ip]
 801dc60:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801dc64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801dc68:	b29b      	uxth	r3, r3
 801dc6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801dc6e:	4581      	cmp	r9, r0
 801dc70:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801dc74:	f84c 3b04 	str.w	r3, [ip], #4
 801dc78:	d2db      	bcs.n	801dc32 <quorem+0x42>
 801dc7a:	f856 300e 	ldr.w	r3, [r6, lr]
 801dc7e:	b933      	cbnz	r3, 801dc8e <quorem+0x9e>
 801dc80:	9b01      	ldr	r3, [sp, #4]
 801dc82:	3b04      	subs	r3, #4
 801dc84:	429e      	cmp	r6, r3
 801dc86:	461a      	mov	r2, r3
 801dc88:	d330      	bcc.n	801dcec <quorem+0xfc>
 801dc8a:	f8c8 4010 	str.w	r4, [r8, #16]
 801dc8e:	4640      	mov	r0, r8
 801dc90:	f001 f933 	bl	801eefa <__mcmp>
 801dc94:	2800      	cmp	r0, #0
 801dc96:	db25      	blt.n	801dce4 <quorem+0xf4>
 801dc98:	3501      	adds	r5, #1
 801dc9a:	4630      	mov	r0, r6
 801dc9c:	f04f 0e00 	mov.w	lr, #0
 801dca0:	f857 2b04 	ldr.w	r2, [r7], #4
 801dca4:	f8d0 c000 	ldr.w	ip, [r0]
 801dca8:	b293      	uxth	r3, r2
 801dcaa:	ebae 0303 	sub.w	r3, lr, r3
 801dcae:	0c12      	lsrs	r2, r2, #16
 801dcb0:	fa13 f38c 	uxtah	r3, r3, ip
 801dcb4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801dcb8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801dcbc:	b29b      	uxth	r3, r3
 801dcbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801dcc2:	45b9      	cmp	r9, r7
 801dcc4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801dcc8:	f840 3b04 	str.w	r3, [r0], #4
 801dccc:	d2e8      	bcs.n	801dca0 <quorem+0xb0>
 801dcce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801dcd2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801dcd6:	b92a      	cbnz	r2, 801dce4 <quorem+0xf4>
 801dcd8:	3b04      	subs	r3, #4
 801dcda:	429e      	cmp	r6, r3
 801dcdc:	461a      	mov	r2, r3
 801dcde:	d30b      	bcc.n	801dcf8 <quorem+0x108>
 801dce0:	f8c8 4010 	str.w	r4, [r8, #16]
 801dce4:	4628      	mov	r0, r5
 801dce6:	b003      	add	sp, #12
 801dce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dcec:	6812      	ldr	r2, [r2, #0]
 801dcee:	3b04      	subs	r3, #4
 801dcf0:	2a00      	cmp	r2, #0
 801dcf2:	d1ca      	bne.n	801dc8a <quorem+0x9a>
 801dcf4:	3c01      	subs	r4, #1
 801dcf6:	e7c5      	b.n	801dc84 <quorem+0x94>
 801dcf8:	6812      	ldr	r2, [r2, #0]
 801dcfa:	3b04      	subs	r3, #4
 801dcfc:	2a00      	cmp	r2, #0
 801dcfe:	d1ef      	bne.n	801dce0 <quorem+0xf0>
 801dd00:	3c01      	subs	r4, #1
 801dd02:	e7ea      	b.n	801dcda <quorem+0xea>
 801dd04:	2000      	movs	r0, #0
 801dd06:	e7ee      	b.n	801dce6 <quorem+0xf6>

0801dd08 <_dtoa_r>:
 801dd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dd0c:	ec57 6b10 	vmov	r6, r7, d0
 801dd10:	b097      	sub	sp, #92	; 0x5c
 801dd12:	e9cd 6700 	strd	r6, r7, [sp]
 801dd16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801dd18:	9107      	str	r1, [sp, #28]
 801dd1a:	4604      	mov	r4, r0
 801dd1c:	920a      	str	r2, [sp, #40]	; 0x28
 801dd1e:	930f      	str	r3, [sp, #60]	; 0x3c
 801dd20:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801dd22:	b93e      	cbnz	r6, 801dd34 <_dtoa_r+0x2c>
 801dd24:	2010      	movs	r0, #16
 801dd26:	f7fe fcef 	bl	801c708 <malloc>
 801dd2a:	6260      	str	r0, [r4, #36]	; 0x24
 801dd2c:	6046      	str	r6, [r0, #4]
 801dd2e:	6086      	str	r6, [r0, #8]
 801dd30:	6006      	str	r6, [r0, #0]
 801dd32:	60c6      	str	r6, [r0, #12]
 801dd34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dd36:	6819      	ldr	r1, [r3, #0]
 801dd38:	b151      	cbz	r1, 801dd50 <_dtoa_r+0x48>
 801dd3a:	685a      	ldr	r2, [r3, #4]
 801dd3c:	604a      	str	r2, [r1, #4]
 801dd3e:	2301      	movs	r3, #1
 801dd40:	4093      	lsls	r3, r2
 801dd42:	608b      	str	r3, [r1, #8]
 801dd44:	4620      	mov	r0, r4
 801dd46:	f000 ff03 	bl	801eb50 <_Bfree>
 801dd4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801dd4c:	2200      	movs	r2, #0
 801dd4e:	601a      	str	r2, [r3, #0]
 801dd50:	9b01      	ldr	r3, [sp, #4]
 801dd52:	2b00      	cmp	r3, #0
 801dd54:	bfbf      	itttt	lt
 801dd56:	2301      	movlt	r3, #1
 801dd58:	602b      	strlt	r3, [r5, #0]
 801dd5a:	9b01      	ldrlt	r3, [sp, #4]
 801dd5c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801dd60:	bfb2      	itee	lt
 801dd62:	9301      	strlt	r3, [sp, #4]
 801dd64:	2300      	movge	r3, #0
 801dd66:	602b      	strge	r3, [r5, #0]
 801dd68:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801dd6c:	4ba8      	ldr	r3, [pc, #672]	; (801e010 <_dtoa_r+0x308>)
 801dd6e:	ea33 0308 	bics.w	r3, r3, r8
 801dd72:	d11b      	bne.n	801ddac <_dtoa_r+0xa4>
 801dd74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801dd76:	f242 730f 	movw	r3, #9999	; 0x270f
 801dd7a:	6013      	str	r3, [r2, #0]
 801dd7c:	9b00      	ldr	r3, [sp, #0]
 801dd7e:	b923      	cbnz	r3, 801dd8a <_dtoa_r+0x82>
 801dd80:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801dd84:	2800      	cmp	r0, #0
 801dd86:	f000 8578 	beq.w	801e87a <_dtoa_r+0xb72>
 801dd8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801dd8c:	b953      	cbnz	r3, 801dda4 <_dtoa_r+0x9c>
 801dd8e:	4ba1      	ldr	r3, [pc, #644]	; (801e014 <_dtoa_r+0x30c>)
 801dd90:	e021      	b.n	801ddd6 <_dtoa_r+0xce>
 801dd92:	4ba1      	ldr	r3, [pc, #644]	; (801e018 <_dtoa_r+0x310>)
 801dd94:	9302      	str	r3, [sp, #8]
 801dd96:	3308      	adds	r3, #8
 801dd98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801dd9a:	6013      	str	r3, [r2, #0]
 801dd9c:	9802      	ldr	r0, [sp, #8]
 801dd9e:	b017      	add	sp, #92	; 0x5c
 801dda0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dda4:	4b9b      	ldr	r3, [pc, #620]	; (801e014 <_dtoa_r+0x30c>)
 801dda6:	9302      	str	r3, [sp, #8]
 801dda8:	3303      	adds	r3, #3
 801ddaa:	e7f5      	b.n	801dd98 <_dtoa_r+0x90>
 801ddac:	e9dd 6700 	ldrd	r6, r7, [sp]
 801ddb0:	2200      	movs	r2, #0
 801ddb2:	2300      	movs	r3, #0
 801ddb4:	4630      	mov	r0, r6
 801ddb6:	4639      	mov	r1, r7
 801ddb8:	f7e2 feba 	bl	8000b30 <__aeabi_dcmpeq>
 801ddbc:	4681      	mov	r9, r0
 801ddbe:	b160      	cbz	r0, 801ddda <_dtoa_r+0xd2>
 801ddc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801ddc2:	2301      	movs	r3, #1
 801ddc4:	6013      	str	r3, [r2, #0]
 801ddc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ddc8:	2b00      	cmp	r3, #0
 801ddca:	f000 8553 	beq.w	801e874 <_dtoa_r+0xb6c>
 801ddce:	4b93      	ldr	r3, [pc, #588]	; (801e01c <_dtoa_r+0x314>)
 801ddd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801ddd2:	6013      	str	r3, [r2, #0]
 801ddd4:	3b01      	subs	r3, #1
 801ddd6:	9302      	str	r3, [sp, #8]
 801ddd8:	e7e0      	b.n	801dd9c <_dtoa_r+0x94>
 801ddda:	aa14      	add	r2, sp, #80	; 0x50
 801dddc:	a915      	add	r1, sp, #84	; 0x54
 801ddde:	ec47 6b10 	vmov	d0, r6, r7
 801dde2:	4620      	mov	r0, r4
 801dde4:	f001 f901 	bl	801efea <__d2b>
 801dde8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801ddec:	4682      	mov	sl, r0
 801ddee:	2d00      	cmp	r5, #0
 801ddf0:	d07e      	beq.n	801def0 <_dtoa_r+0x1e8>
 801ddf2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801ddf6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801ddfa:	4630      	mov	r0, r6
 801ddfc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801de00:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801de04:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 801de08:	2200      	movs	r2, #0
 801de0a:	4b85      	ldr	r3, [pc, #532]	; (801e020 <_dtoa_r+0x318>)
 801de0c:	f7e2 fa74 	bl	80002f8 <__aeabi_dsub>
 801de10:	a379      	add	r3, pc, #484	; (adr r3, 801dff8 <_dtoa_r+0x2f0>)
 801de12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de16:	f7e2 fc23 	bl	8000660 <__aeabi_dmul>
 801de1a:	a379      	add	r3, pc, #484	; (adr r3, 801e000 <_dtoa_r+0x2f8>)
 801de1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de20:	f7e2 fa6c 	bl	80002fc <__adddf3>
 801de24:	4606      	mov	r6, r0
 801de26:	4628      	mov	r0, r5
 801de28:	460f      	mov	r7, r1
 801de2a:	f7e2 fbb3 	bl	8000594 <__aeabi_i2d>
 801de2e:	a376      	add	r3, pc, #472	; (adr r3, 801e008 <_dtoa_r+0x300>)
 801de30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de34:	f7e2 fc14 	bl	8000660 <__aeabi_dmul>
 801de38:	4602      	mov	r2, r0
 801de3a:	460b      	mov	r3, r1
 801de3c:	4630      	mov	r0, r6
 801de3e:	4639      	mov	r1, r7
 801de40:	f7e2 fa5c 	bl	80002fc <__adddf3>
 801de44:	4606      	mov	r6, r0
 801de46:	460f      	mov	r7, r1
 801de48:	f7e2 feba 	bl	8000bc0 <__aeabi_d2iz>
 801de4c:	2200      	movs	r2, #0
 801de4e:	4683      	mov	fp, r0
 801de50:	2300      	movs	r3, #0
 801de52:	4630      	mov	r0, r6
 801de54:	4639      	mov	r1, r7
 801de56:	f7e2 fe75 	bl	8000b44 <__aeabi_dcmplt>
 801de5a:	b158      	cbz	r0, 801de74 <_dtoa_r+0x16c>
 801de5c:	4658      	mov	r0, fp
 801de5e:	f7e2 fb99 	bl	8000594 <__aeabi_i2d>
 801de62:	4602      	mov	r2, r0
 801de64:	460b      	mov	r3, r1
 801de66:	4630      	mov	r0, r6
 801de68:	4639      	mov	r1, r7
 801de6a:	f7e2 fe61 	bl	8000b30 <__aeabi_dcmpeq>
 801de6e:	b908      	cbnz	r0, 801de74 <_dtoa_r+0x16c>
 801de70:	f10b 3bff 	add.w	fp, fp, #4294967295
 801de74:	f1bb 0f16 	cmp.w	fp, #22
 801de78:	d859      	bhi.n	801df2e <_dtoa_r+0x226>
 801de7a:	496a      	ldr	r1, [pc, #424]	; (801e024 <_dtoa_r+0x31c>)
 801de7c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801de80:	e9dd 2300 	ldrd	r2, r3, [sp]
 801de84:	e9d1 0100 	ldrd	r0, r1, [r1]
 801de88:	f7e2 fe7a 	bl	8000b80 <__aeabi_dcmpgt>
 801de8c:	2800      	cmp	r0, #0
 801de8e:	d050      	beq.n	801df32 <_dtoa_r+0x22a>
 801de90:	f10b 3bff 	add.w	fp, fp, #4294967295
 801de94:	2300      	movs	r3, #0
 801de96:	930e      	str	r3, [sp, #56]	; 0x38
 801de98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801de9a:	1b5d      	subs	r5, r3, r5
 801de9c:	1e6b      	subs	r3, r5, #1
 801de9e:	9306      	str	r3, [sp, #24]
 801dea0:	bf45      	ittet	mi
 801dea2:	f1c5 0301 	rsbmi	r3, r5, #1
 801dea6:	9305      	strmi	r3, [sp, #20]
 801dea8:	2300      	movpl	r3, #0
 801deaa:	2300      	movmi	r3, #0
 801deac:	bf4c      	ite	mi
 801deae:	9306      	strmi	r3, [sp, #24]
 801deb0:	9305      	strpl	r3, [sp, #20]
 801deb2:	f1bb 0f00 	cmp.w	fp, #0
 801deb6:	db3e      	blt.n	801df36 <_dtoa_r+0x22e>
 801deb8:	9b06      	ldr	r3, [sp, #24]
 801deba:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801debe:	445b      	add	r3, fp
 801dec0:	9306      	str	r3, [sp, #24]
 801dec2:	2300      	movs	r3, #0
 801dec4:	9308      	str	r3, [sp, #32]
 801dec6:	9b07      	ldr	r3, [sp, #28]
 801dec8:	2b09      	cmp	r3, #9
 801deca:	f200 80af 	bhi.w	801e02c <_dtoa_r+0x324>
 801dece:	2b05      	cmp	r3, #5
 801ded0:	bfc4      	itt	gt
 801ded2:	3b04      	subgt	r3, #4
 801ded4:	9307      	strgt	r3, [sp, #28]
 801ded6:	9b07      	ldr	r3, [sp, #28]
 801ded8:	f1a3 0302 	sub.w	r3, r3, #2
 801dedc:	bfcc      	ite	gt
 801dede:	2600      	movgt	r6, #0
 801dee0:	2601      	movle	r6, #1
 801dee2:	2b03      	cmp	r3, #3
 801dee4:	f200 80ae 	bhi.w	801e044 <_dtoa_r+0x33c>
 801dee8:	e8df f003 	tbb	[pc, r3]
 801deec:	772f8482 	.word	0x772f8482
 801def0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801def2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801def4:	441d      	add	r5, r3
 801def6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801defa:	2b20      	cmp	r3, #32
 801defc:	dd11      	ble.n	801df22 <_dtoa_r+0x21a>
 801defe:	9a00      	ldr	r2, [sp, #0]
 801df00:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801df04:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 801df08:	fa22 f000 	lsr.w	r0, r2, r0
 801df0c:	fa08 f303 	lsl.w	r3, r8, r3
 801df10:	4318      	orrs	r0, r3
 801df12:	f7e2 fb2f 	bl	8000574 <__aeabi_ui2d>
 801df16:	2301      	movs	r3, #1
 801df18:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801df1c:	3d01      	subs	r5, #1
 801df1e:	9312      	str	r3, [sp, #72]	; 0x48
 801df20:	e772      	b.n	801de08 <_dtoa_r+0x100>
 801df22:	f1c3 0020 	rsb	r0, r3, #32
 801df26:	9b00      	ldr	r3, [sp, #0]
 801df28:	fa03 f000 	lsl.w	r0, r3, r0
 801df2c:	e7f1      	b.n	801df12 <_dtoa_r+0x20a>
 801df2e:	2301      	movs	r3, #1
 801df30:	e7b1      	b.n	801de96 <_dtoa_r+0x18e>
 801df32:	900e      	str	r0, [sp, #56]	; 0x38
 801df34:	e7b0      	b.n	801de98 <_dtoa_r+0x190>
 801df36:	9b05      	ldr	r3, [sp, #20]
 801df38:	eba3 030b 	sub.w	r3, r3, fp
 801df3c:	9305      	str	r3, [sp, #20]
 801df3e:	f1cb 0300 	rsb	r3, fp, #0
 801df42:	9308      	str	r3, [sp, #32]
 801df44:	2300      	movs	r3, #0
 801df46:	930b      	str	r3, [sp, #44]	; 0x2c
 801df48:	e7bd      	b.n	801dec6 <_dtoa_r+0x1be>
 801df4a:	2301      	movs	r3, #1
 801df4c:	9309      	str	r3, [sp, #36]	; 0x24
 801df4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801df50:	2b00      	cmp	r3, #0
 801df52:	dd7a      	ble.n	801e04a <_dtoa_r+0x342>
 801df54:	9304      	str	r3, [sp, #16]
 801df56:	9303      	str	r3, [sp, #12]
 801df58:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801df5a:	2200      	movs	r2, #0
 801df5c:	606a      	str	r2, [r5, #4]
 801df5e:	2104      	movs	r1, #4
 801df60:	f101 0214 	add.w	r2, r1, #20
 801df64:	429a      	cmp	r2, r3
 801df66:	d975      	bls.n	801e054 <_dtoa_r+0x34c>
 801df68:	6869      	ldr	r1, [r5, #4]
 801df6a:	4620      	mov	r0, r4
 801df6c:	f000 fdbc 	bl	801eae8 <_Balloc>
 801df70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801df72:	6028      	str	r0, [r5, #0]
 801df74:	681b      	ldr	r3, [r3, #0]
 801df76:	9302      	str	r3, [sp, #8]
 801df78:	9b03      	ldr	r3, [sp, #12]
 801df7a:	2b0e      	cmp	r3, #14
 801df7c:	f200 80e5 	bhi.w	801e14a <_dtoa_r+0x442>
 801df80:	2e00      	cmp	r6, #0
 801df82:	f000 80e2 	beq.w	801e14a <_dtoa_r+0x442>
 801df86:	ed9d 7b00 	vldr	d7, [sp]
 801df8a:	f1bb 0f00 	cmp.w	fp, #0
 801df8e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801df92:	dd74      	ble.n	801e07e <_dtoa_r+0x376>
 801df94:	4a23      	ldr	r2, [pc, #140]	; (801e024 <_dtoa_r+0x31c>)
 801df96:	f00b 030f 	and.w	r3, fp, #15
 801df9a:	ea4f 162b 	mov.w	r6, fp, asr #4
 801df9e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801dfa2:	06f0      	lsls	r0, r6, #27
 801dfa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 801dfa8:	d559      	bpl.n	801e05e <_dtoa_r+0x356>
 801dfaa:	4b1f      	ldr	r3, [pc, #124]	; (801e028 <_dtoa_r+0x320>)
 801dfac:	ec51 0b17 	vmov	r0, r1, d7
 801dfb0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801dfb4:	f7e2 fc7e 	bl	80008b4 <__aeabi_ddiv>
 801dfb8:	e9cd 0100 	strd	r0, r1, [sp]
 801dfbc:	f006 060f 	and.w	r6, r6, #15
 801dfc0:	2503      	movs	r5, #3
 801dfc2:	4f19      	ldr	r7, [pc, #100]	; (801e028 <_dtoa_r+0x320>)
 801dfc4:	2e00      	cmp	r6, #0
 801dfc6:	d14c      	bne.n	801e062 <_dtoa_r+0x35a>
 801dfc8:	4642      	mov	r2, r8
 801dfca:	464b      	mov	r3, r9
 801dfcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 801dfd0:	f7e2 fc70 	bl	80008b4 <__aeabi_ddiv>
 801dfd4:	e9cd 0100 	strd	r0, r1, [sp]
 801dfd8:	e06a      	b.n	801e0b0 <_dtoa_r+0x3a8>
 801dfda:	2301      	movs	r3, #1
 801dfdc:	9309      	str	r3, [sp, #36]	; 0x24
 801dfde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dfe0:	445b      	add	r3, fp
 801dfe2:	9304      	str	r3, [sp, #16]
 801dfe4:	3301      	adds	r3, #1
 801dfe6:	2b01      	cmp	r3, #1
 801dfe8:	9303      	str	r3, [sp, #12]
 801dfea:	bfb8      	it	lt
 801dfec:	2301      	movlt	r3, #1
 801dfee:	e7b3      	b.n	801df58 <_dtoa_r+0x250>
 801dff0:	2300      	movs	r3, #0
 801dff2:	e7ab      	b.n	801df4c <_dtoa_r+0x244>
 801dff4:	2300      	movs	r3, #0
 801dff6:	e7f1      	b.n	801dfdc <_dtoa_r+0x2d4>
 801dff8:	636f4361 	.word	0x636f4361
 801dffc:	3fd287a7 	.word	0x3fd287a7
 801e000:	8b60c8b3 	.word	0x8b60c8b3
 801e004:	3fc68a28 	.word	0x3fc68a28
 801e008:	509f79fb 	.word	0x509f79fb
 801e00c:	3fd34413 	.word	0x3fd34413
 801e010:	7ff00000 	.word	0x7ff00000
 801e014:	08023aed 	.word	0x08023aed
 801e018:	08023ae4 	.word	0x08023ae4
 801e01c:	08023ac3 	.word	0x08023ac3
 801e020:	3ff80000 	.word	0x3ff80000
 801e024:	08023b80 	.word	0x08023b80
 801e028:	08023b58 	.word	0x08023b58
 801e02c:	2601      	movs	r6, #1
 801e02e:	2300      	movs	r3, #0
 801e030:	9307      	str	r3, [sp, #28]
 801e032:	9609      	str	r6, [sp, #36]	; 0x24
 801e034:	f04f 33ff 	mov.w	r3, #4294967295
 801e038:	9304      	str	r3, [sp, #16]
 801e03a:	9303      	str	r3, [sp, #12]
 801e03c:	2200      	movs	r2, #0
 801e03e:	2312      	movs	r3, #18
 801e040:	920a      	str	r2, [sp, #40]	; 0x28
 801e042:	e789      	b.n	801df58 <_dtoa_r+0x250>
 801e044:	2301      	movs	r3, #1
 801e046:	9309      	str	r3, [sp, #36]	; 0x24
 801e048:	e7f4      	b.n	801e034 <_dtoa_r+0x32c>
 801e04a:	2301      	movs	r3, #1
 801e04c:	9304      	str	r3, [sp, #16]
 801e04e:	9303      	str	r3, [sp, #12]
 801e050:	461a      	mov	r2, r3
 801e052:	e7f5      	b.n	801e040 <_dtoa_r+0x338>
 801e054:	686a      	ldr	r2, [r5, #4]
 801e056:	3201      	adds	r2, #1
 801e058:	606a      	str	r2, [r5, #4]
 801e05a:	0049      	lsls	r1, r1, #1
 801e05c:	e780      	b.n	801df60 <_dtoa_r+0x258>
 801e05e:	2502      	movs	r5, #2
 801e060:	e7af      	b.n	801dfc2 <_dtoa_r+0x2ba>
 801e062:	07f1      	lsls	r1, r6, #31
 801e064:	d508      	bpl.n	801e078 <_dtoa_r+0x370>
 801e066:	4640      	mov	r0, r8
 801e068:	4649      	mov	r1, r9
 801e06a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e06e:	f7e2 faf7 	bl	8000660 <__aeabi_dmul>
 801e072:	3501      	adds	r5, #1
 801e074:	4680      	mov	r8, r0
 801e076:	4689      	mov	r9, r1
 801e078:	1076      	asrs	r6, r6, #1
 801e07a:	3708      	adds	r7, #8
 801e07c:	e7a2      	b.n	801dfc4 <_dtoa_r+0x2bc>
 801e07e:	f000 809d 	beq.w	801e1bc <_dtoa_r+0x4b4>
 801e082:	f1cb 0600 	rsb	r6, fp, #0
 801e086:	4b9f      	ldr	r3, [pc, #636]	; (801e304 <_dtoa_r+0x5fc>)
 801e088:	4f9f      	ldr	r7, [pc, #636]	; (801e308 <_dtoa_r+0x600>)
 801e08a:	f006 020f 	and.w	r2, r6, #15
 801e08e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e092:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e096:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801e09a:	f7e2 fae1 	bl	8000660 <__aeabi_dmul>
 801e09e:	e9cd 0100 	strd	r0, r1, [sp]
 801e0a2:	1136      	asrs	r6, r6, #4
 801e0a4:	2300      	movs	r3, #0
 801e0a6:	2502      	movs	r5, #2
 801e0a8:	2e00      	cmp	r6, #0
 801e0aa:	d17c      	bne.n	801e1a6 <_dtoa_r+0x49e>
 801e0ac:	2b00      	cmp	r3, #0
 801e0ae:	d191      	bne.n	801dfd4 <_dtoa_r+0x2cc>
 801e0b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e0b2:	2b00      	cmp	r3, #0
 801e0b4:	f000 8084 	beq.w	801e1c0 <_dtoa_r+0x4b8>
 801e0b8:	e9dd 8900 	ldrd	r8, r9, [sp]
 801e0bc:	2200      	movs	r2, #0
 801e0be:	4b93      	ldr	r3, [pc, #588]	; (801e30c <_dtoa_r+0x604>)
 801e0c0:	4640      	mov	r0, r8
 801e0c2:	4649      	mov	r1, r9
 801e0c4:	f7e2 fd3e 	bl	8000b44 <__aeabi_dcmplt>
 801e0c8:	2800      	cmp	r0, #0
 801e0ca:	d079      	beq.n	801e1c0 <_dtoa_r+0x4b8>
 801e0cc:	9b03      	ldr	r3, [sp, #12]
 801e0ce:	2b00      	cmp	r3, #0
 801e0d0:	d076      	beq.n	801e1c0 <_dtoa_r+0x4b8>
 801e0d2:	9b04      	ldr	r3, [sp, #16]
 801e0d4:	2b00      	cmp	r3, #0
 801e0d6:	dd34      	ble.n	801e142 <_dtoa_r+0x43a>
 801e0d8:	2200      	movs	r2, #0
 801e0da:	4b8d      	ldr	r3, [pc, #564]	; (801e310 <_dtoa_r+0x608>)
 801e0dc:	4640      	mov	r0, r8
 801e0de:	4649      	mov	r1, r9
 801e0e0:	f7e2 fabe 	bl	8000660 <__aeabi_dmul>
 801e0e4:	e9cd 0100 	strd	r0, r1, [sp]
 801e0e8:	9e04      	ldr	r6, [sp, #16]
 801e0ea:	f10b 37ff 	add.w	r7, fp, #4294967295
 801e0ee:	3501      	adds	r5, #1
 801e0f0:	4628      	mov	r0, r5
 801e0f2:	f7e2 fa4f 	bl	8000594 <__aeabi_i2d>
 801e0f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e0fa:	f7e2 fab1 	bl	8000660 <__aeabi_dmul>
 801e0fe:	2200      	movs	r2, #0
 801e100:	4b84      	ldr	r3, [pc, #528]	; (801e314 <_dtoa_r+0x60c>)
 801e102:	f7e2 f8fb 	bl	80002fc <__adddf3>
 801e106:	4680      	mov	r8, r0
 801e108:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801e10c:	2e00      	cmp	r6, #0
 801e10e:	d15a      	bne.n	801e1c6 <_dtoa_r+0x4be>
 801e110:	2200      	movs	r2, #0
 801e112:	4b81      	ldr	r3, [pc, #516]	; (801e318 <_dtoa_r+0x610>)
 801e114:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e118:	f7e2 f8ee 	bl	80002f8 <__aeabi_dsub>
 801e11c:	4642      	mov	r2, r8
 801e11e:	464b      	mov	r3, r9
 801e120:	e9cd 0100 	strd	r0, r1, [sp]
 801e124:	f7e2 fd2c 	bl	8000b80 <__aeabi_dcmpgt>
 801e128:	2800      	cmp	r0, #0
 801e12a:	f040 829b 	bne.w	801e664 <_dtoa_r+0x95c>
 801e12e:	4642      	mov	r2, r8
 801e130:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801e134:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e138:	f7e2 fd04 	bl	8000b44 <__aeabi_dcmplt>
 801e13c:	2800      	cmp	r0, #0
 801e13e:	f040 828f 	bne.w	801e660 <_dtoa_r+0x958>
 801e142:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801e146:	e9cd 2300 	strd	r2, r3, [sp]
 801e14a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801e14c:	2b00      	cmp	r3, #0
 801e14e:	f2c0 8150 	blt.w	801e3f2 <_dtoa_r+0x6ea>
 801e152:	f1bb 0f0e 	cmp.w	fp, #14
 801e156:	f300 814c 	bgt.w	801e3f2 <_dtoa_r+0x6ea>
 801e15a:	4b6a      	ldr	r3, [pc, #424]	; (801e304 <_dtoa_r+0x5fc>)
 801e15c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801e160:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e166:	2b00      	cmp	r3, #0
 801e168:	f280 80da 	bge.w	801e320 <_dtoa_r+0x618>
 801e16c:	9b03      	ldr	r3, [sp, #12]
 801e16e:	2b00      	cmp	r3, #0
 801e170:	f300 80d6 	bgt.w	801e320 <_dtoa_r+0x618>
 801e174:	f040 8273 	bne.w	801e65e <_dtoa_r+0x956>
 801e178:	2200      	movs	r2, #0
 801e17a:	4b67      	ldr	r3, [pc, #412]	; (801e318 <_dtoa_r+0x610>)
 801e17c:	4640      	mov	r0, r8
 801e17e:	4649      	mov	r1, r9
 801e180:	f7e2 fa6e 	bl	8000660 <__aeabi_dmul>
 801e184:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e188:	f7e2 fcf0 	bl	8000b6c <__aeabi_dcmpge>
 801e18c:	9e03      	ldr	r6, [sp, #12]
 801e18e:	4637      	mov	r7, r6
 801e190:	2800      	cmp	r0, #0
 801e192:	f040 824a 	bne.w	801e62a <_dtoa_r+0x922>
 801e196:	9b02      	ldr	r3, [sp, #8]
 801e198:	9a02      	ldr	r2, [sp, #8]
 801e19a:	1c5d      	adds	r5, r3, #1
 801e19c:	2331      	movs	r3, #49	; 0x31
 801e19e:	7013      	strb	r3, [r2, #0]
 801e1a0:	f10b 0b01 	add.w	fp, fp, #1
 801e1a4:	e245      	b.n	801e632 <_dtoa_r+0x92a>
 801e1a6:	07f2      	lsls	r2, r6, #31
 801e1a8:	d505      	bpl.n	801e1b6 <_dtoa_r+0x4ae>
 801e1aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e1ae:	f7e2 fa57 	bl	8000660 <__aeabi_dmul>
 801e1b2:	3501      	adds	r5, #1
 801e1b4:	2301      	movs	r3, #1
 801e1b6:	1076      	asrs	r6, r6, #1
 801e1b8:	3708      	adds	r7, #8
 801e1ba:	e775      	b.n	801e0a8 <_dtoa_r+0x3a0>
 801e1bc:	2502      	movs	r5, #2
 801e1be:	e777      	b.n	801e0b0 <_dtoa_r+0x3a8>
 801e1c0:	465f      	mov	r7, fp
 801e1c2:	9e03      	ldr	r6, [sp, #12]
 801e1c4:	e794      	b.n	801e0f0 <_dtoa_r+0x3e8>
 801e1c6:	9a02      	ldr	r2, [sp, #8]
 801e1c8:	4b4e      	ldr	r3, [pc, #312]	; (801e304 <_dtoa_r+0x5fc>)
 801e1ca:	4432      	add	r2, r6
 801e1cc:	9213      	str	r2, [sp, #76]	; 0x4c
 801e1ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e1d0:	1e71      	subs	r1, r6, #1
 801e1d2:	2a00      	cmp	r2, #0
 801e1d4:	d048      	beq.n	801e268 <_dtoa_r+0x560>
 801e1d6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801e1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1de:	2000      	movs	r0, #0
 801e1e0:	494e      	ldr	r1, [pc, #312]	; (801e31c <_dtoa_r+0x614>)
 801e1e2:	f7e2 fb67 	bl	80008b4 <__aeabi_ddiv>
 801e1e6:	4642      	mov	r2, r8
 801e1e8:	464b      	mov	r3, r9
 801e1ea:	f7e2 f885 	bl	80002f8 <__aeabi_dsub>
 801e1ee:	9d02      	ldr	r5, [sp, #8]
 801e1f0:	4680      	mov	r8, r0
 801e1f2:	4689      	mov	r9, r1
 801e1f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e1f8:	f7e2 fce2 	bl	8000bc0 <__aeabi_d2iz>
 801e1fc:	4606      	mov	r6, r0
 801e1fe:	f7e2 f9c9 	bl	8000594 <__aeabi_i2d>
 801e202:	4602      	mov	r2, r0
 801e204:	460b      	mov	r3, r1
 801e206:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e20a:	f7e2 f875 	bl	80002f8 <__aeabi_dsub>
 801e20e:	3630      	adds	r6, #48	; 0x30
 801e210:	f805 6b01 	strb.w	r6, [r5], #1
 801e214:	4642      	mov	r2, r8
 801e216:	464b      	mov	r3, r9
 801e218:	e9cd 0100 	strd	r0, r1, [sp]
 801e21c:	f7e2 fc92 	bl	8000b44 <__aeabi_dcmplt>
 801e220:	2800      	cmp	r0, #0
 801e222:	d165      	bne.n	801e2f0 <_dtoa_r+0x5e8>
 801e224:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e228:	2000      	movs	r0, #0
 801e22a:	4938      	ldr	r1, [pc, #224]	; (801e30c <_dtoa_r+0x604>)
 801e22c:	f7e2 f864 	bl	80002f8 <__aeabi_dsub>
 801e230:	4642      	mov	r2, r8
 801e232:	464b      	mov	r3, r9
 801e234:	f7e2 fc86 	bl	8000b44 <__aeabi_dcmplt>
 801e238:	2800      	cmp	r0, #0
 801e23a:	f040 80ba 	bne.w	801e3b2 <_dtoa_r+0x6aa>
 801e23e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e240:	429d      	cmp	r5, r3
 801e242:	f43f af7e 	beq.w	801e142 <_dtoa_r+0x43a>
 801e246:	2200      	movs	r2, #0
 801e248:	4b31      	ldr	r3, [pc, #196]	; (801e310 <_dtoa_r+0x608>)
 801e24a:	4640      	mov	r0, r8
 801e24c:	4649      	mov	r1, r9
 801e24e:	f7e2 fa07 	bl	8000660 <__aeabi_dmul>
 801e252:	2200      	movs	r2, #0
 801e254:	4680      	mov	r8, r0
 801e256:	4689      	mov	r9, r1
 801e258:	4b2d      	ldr	r3, [pc, #180]	; (801e310 <_dtoa_r+0x608>)
 801e25a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e25e:	f7e2 f9ff 	bl	8000660 <__aeabi_dmul>
 801e262:	e9cd 0100 	strd	r0, r1, [sp]
 801e266:	e7c5      	b.n	801e1f4 <_dtoa_r+0x4ec>
 801e268:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 801e26c:	4642      	mov	r2, r8
 801e26e:	464b      	mov	r3, r9
 801e270:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e274:	f7e2 f9f4 	bl	8000660 <__aeabi_dmul>
 801e278:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801e27c:	9d02      	ldr	r5, [sp, #8]
 801e27e:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e282:	f7e2 fc9d 	bl	8000bc0 <__aeabi_d2iz>
 801e286:	4606      	mov	r6, r0
 801e288:	f7e2 f984 	bl	8000594 <__aeabi_i2d>
 801e28c:	3630      	adds	r6, #48	; 0x30
 801e28e:	4602      	mov	r2, r0
 801e290:	460b      	mov	r3, r1
 801e292:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e296:	f7e2 f82f 	bl	80002f8 <__aeabi_dsub>
 801e29a:	f805 6b01 	strb.w	r6, [r5], #1
 801e29e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e2a0:	42ab      	cmp	r3, r5
 801e2a2:	4680      	mov	r8, r0
 801e2a4:	4689      	mov	r9, r1
 801e2a6:	f04f 0200 	mov.w	r2, #0
 801e2aa:	d125      	bne.n	801e2f8 <_dtoa_r+0x5f0>
 801e2ac:	4b1b      	ldr	r3, [pc, #108]	; (801e31c <_dtoa_r+0x614>)
 801e2ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801e2b2:	f7e2 f823 	bl	80002fc <__adddf3>
 801e2b6:	4602      	mov	r2, r0
 801e2b8:	460b      	mov	r3, r1
 801e2ba:	4640      	mov	r0, r8
 801e2bc:	4649      	mov	r1, r9
 801e2be:	f7e2 fc5f 	bl	8000b80 <__aeabi_dcmpgt>
 801e2c2:	2800      	cmp	r0, #0
 801e2c4:	d175      	bne.n	801e3b2 <_dtoa_r+0x6aa>
 801e2c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801e2ca:	2000      	movs	r0, #0
 801e2cc:	4913      	ldr	r1, [pc, #76]	; (801e31c <_dtoa_r+0x614>)
 801e2ce:	f7e2 f813 	bl	80002f8 <__aeabi_dsub>
 801e2d2:	4602      	mov	r2, r0
 801e2d4:	460b      	mov	r3, r1
 801e2d6:	4640      	mov	r0, r8
 801e2d8:	4649      	mov	r1, r9
 801e2da:	f7e2 fc33 	bl	8000b44 <__aeabi_dcmplt>
 801e2de:	2800      	cmp	r0, #0
 801e2e0:	f43f af2f 	beq.w	801e142 <_dtoa_r+0x43a>
 801e2e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e2e8:	2b30      	cmp	r3, #48	; 0x30
 801e2ea:	f105 32ff 	add.w	r2, r5, #4294967295
 801e2ee:	d001      	beq.n	801e2f4 <_dtoa_r+0x5ec>
 801e2f0:	46bb      	mov	fp, r7
 801e2f2:	e04d      	b.n	801e390 <_dtoa_r+0x688>
 801e2f4:	4615      	mov	r5, r2
 801e2f6:	e7f5      	b.n	801e2e4 <_dtoa_r+0x5dc>
 801e2f8:	4b05      	ldr	r3, [pc, #20]	; (801e310 <_dtoa_r+0x608>)
 801e2fa:	f7e2 f9b1 	bl	8000660 <__aeabi_dmul>
 801e2fe:	e9cd 0100 	strd	r0, r1, [sp]
 801e302:	e7bc      	b.n	801e27e <_dtoa_r+0x576>
 801e304:	08023b80 	.word	0x08023b80
 801e308:	08023b58 	.word	0x08023b58
 801e30c:	3ff00000 	.word	0x3ff00000
 801e310:	40240000 	.word	0x40240000
 801e314:	401c0000 	.word	0x401c0000
 801e318:	40140000 	.word	0x40140000
 801e31c:	3fe00000 	.word	0x3fe00000
 801e320:	e9dd 6700 	ldrd	r6, r7, [sp]
 801e324:	9d02      	ldr	r5, [sp, #8]
 801e326:	4642      	mov	r2, r8
 801e328:	464b      	mov	r3, r9
 801e32a:	4630      	mov	r0, r6
 801e32c:	4639      	mov	r1, r7
 801e32e:	f7e2 fac1 	bl	80008b4 <__aeabi_ddiv>
 801e332:	f7e2 fc45 	bl	8000bc0 <__aeabi_d2iz>
 801e336:	9000      	str	r0, [sp, #0]
 801e338:	f7e2 f92c 	bl	8000594 <__aeabi_i2d>
 801e33c:	4642      	mov	r2, r8
 801e33e:	464b      	mov	r3, r9
 801e340:	f7e2 f98e 	bl	8000660 <__aeabi_dmul>
 801e344:	4602      	mov	r2, r0
 801e346:	460b      	mov	r3, r1
 801e348:	4630      	mov	r0, r6
 801e34a:	4639      	mov	r1, r7
 801e34c:	f7e1 ffd4 	bl	80002f8 <__aeabi_dsub>
 801e350:	9e00      	ldr	r6, [sp, #0]
 801e352:	9f03      	ldr	r7, [sp, #12]
 801e354:	3630      	adds	r6, #48	; 0x30
 801e356:	f805 6b01 	strb.w	r6, [r5], #1
 801e35a:	9e02      	ldr	r6, [sp, #8]
 801e35c:	1bae      	subs	r6, r5, r6
 801e35e:	42b7      	cmp	r7, r6
 801e360:	4602      	mov	r2, r0
 801e362:	460b      	mov	r3, r1
 801e364:	d138      	bne.n	801e3d8 <_dtoa_r+0x6d0>
 801e366:	f7e1 ffc9 	bl	80002fc <__adddf3>
 801e36a:	4606      	mov	r6, r0
 801e36c:	460f      	mov	r7, r1
 801e36e:	4602      	mov	r2, r0
 801e370:	460b      	mov	r3, r1
 801e372:	4640      	mov	r0, r8
 801e374:	4649      	mov	r1, r9
 801e376:	f7e2 fbe5 	bl	8000b44 <__aeabi_dcmplt>
 801e37a:	b9c8      	cbnz	r0, 801e3b0 <_dtoa_r+0x6a8>
 801e37c:	4632      	mov	r2, r6
 801e37e:	463b      	mov	r3, r7
 801e380:	4640      	mov	r0, r8
 801e382:	4649      	mov	r1, r9
 801e384:	f7e2 fbd4 	bl	8000b30 <__aeabi_dcmpeq>
 801e388:	b110      	cbz	r0, 801e390 <_dtoa_r+0x688>
 801e38a:	9b00      	ldr	r3, [sp, #0]
 801e38c:	07db      	lsls	r3, r3, #31
 801e38e:	d40f      	bmi.n	801e3b0 <_dtoa_r+0x6a8>
 801e390:	4651      	mov	r1, sl
 801e392:	4620      	mov	r0, r4
 801e394:	f000 fbdc 	bl	801eb50 <_Bfree>
 801e398:	2300      	movs	r3, #0
 801e39a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e39c:	702b      	strb	r3, [r5, #0]
 801e39e:	f10b 0301 	add.w	r3, fp, #1
 801e3a2:	6013      	str	r3, [r2, #0]
 801e3a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e3a6:	2b00      	cmp	r3, #0
 801e3a8:	f43f acf8 	beq.w	801dd9c <_dtoa_r+0x94>
 801e3ac:	601d      	str	r5, [r3, #0]
 801e3ae:	e4f5      	b.n	801dd9c <_dtoa_r+0x94>
 801e3b0:	465f      	mov	r7, fp
 801e3b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801e3b6:	2a39      	cmp	r2, #57	; 0x39
 801e3b8:	f105 33ff 	add.w	r3, r5, #4294967295
 801e3bc:	d106      	bne.n	801e3cc <_dtoa_r+0x6c4>
 801e3be:	9a02      	ldr	r2, [sp, #8]
 801e3c0:	429a      	cmp	r2, r3
 801e3c2:	d107      	bne.n	801e3d4 <_dtoa_r+0x6cc>
 801e3c4:	2330      	movs	r3, #48	; 0x30
 801e3c6:	7013      	strb	r3, [r2, #0]
 801e3c8:	3701      	adds	r7, #1
 801e3ca:	4613      	mov	r3, r2
 801e3cc:	781a      	ldrb	r2, [r3, #0]
 801e3ce:	3201      	adds	r2, #1
 801e3d0:	701a      	strb	r2, [r3, #0]
 801e3d2:	e78d      	b.n	801e2f0 <_dtoa_r+0x5e8>
 801e3d4:	461d      	mov	r5, r3
 801e3d6:	e7ec      	b.n	801e3b2 <_dtoa_r+0x6aa>
 801e3d8:	2200      	movs	r2, #0
 801e3da:	4ba4      	ldr	r3, [pc, #656]	; (801e66c <_dtoa_r+0x964>)
 801e3dc:	f7e2 f940 	bl	8000660 <__aeabi_dmul>
 801e3e0:	2200      	movs	r2, #0
 801e3e2:	2300      	movs	r3, #0
 801e3e4:	4606      	mov	r6, r0
 801e3e6:	460f      	mov	r7, r1
 801e3e8:	f7e2 fba2 	bl	8000b30 <__aeabi_dcmpeq>
 801e3ec:	2800      	cmp	r0, #0
 801e3ee:	d09a      	beq.n	801e326 <_dtoa_r+0x61e>
 801e3f0:	e7ce      	b.n	801e390 <_dtoa_r+0x688>
 801e3f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e3f4:	2a00      	cmp	r2, #0
 801e3f6:	f000 80cd 	beq.w	801e594 <_dtoa_r+0x88c>
 801e3fa:	9a07      	ldr	r2, [sp, #28]
 801e3fc:	2a01      	cmp	r2, #1
 801e3fe:	f300 80af 	bgt.w	801e560 <_dtoa_r+0x858>
 801e402:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801e404:	2a00      	cmp	r2, #0
 801e406:	f000 80a7 	beq.w	801e558 <_dtoa_r+0x850>
 801e40a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e40e:	9e08      	ldr	r6, [sp, #32]
 801e410:	9d05      	ldr	r5, [sp, #20]
 801e412:	9a05      	ldr	r2, [sp, #20]
 801e414:	441a      	add	r2, r3
 801e416:	9205      	str	r2, [sp, #20]
 801e418:	9a06      	ldr	r2, [sp, #24]
 801e41a:	2101      	movs	r1, #1
 801e41c:	441a      	add	r2, r3
 801e41e:	4620      	mov	r0, r4
 801e420:	9206      	str	r2, [sp, #24]
 801e422:	f000 fc35 	bl	801ec90 <__i2b>
 801e426:	4607      	mov	r7, r0
 801e428:	2d00      	cmp	r5, #0
 801e42a:	dd0c      	ble.n	801e446 <_dtoa_r+0x73e>
 801e42c:	9b06      	ldr	r3, [sp, #24]
 801e42e:	2b00      	cmp	r3, #0
 801e430:	dd09      	ble.n	801e446 <_dtoa_r+0x73e>
 801e432:	42ab      	cmp	r3, r5
 801e434:	9a05      	ldr	r2, [sp, #20]
 801e436:	bfa8      	it	ge
 801e438:	462b      	movge	r3, r5
 801e43a:	1ad2      	subs	r2, r2, r3
 801e43c:	9205      	str	r2, [sp, #20]
 801e43e:	9a06      	ldr	r2, [sp, #24]
 801e440:	1aed      	subs	r5, r5, r3
 801e442:	1ad3      	subs	r3, r2, r3
 801e444:	9306      	str	r3, [sp, #24]
 801e446:	9b08      	ldr	r3, [sp, #32]
 801e448:	b1f3      	cbz	r3, 801e488 <_dtoa_r+0x780>
 801e44a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e44c:	2b00      	cmp	r3, #0
 801e44e:	f000 80a5 	beq.w	801e59c <_dtoa_r+0x894>
 801e452:	2e00      	cmp	r6, #0
 801e454:	dd10      	ble.n	801e478 <_dtoa_r+0x770>
 801e456:	4639      	mov	r1, r7
 801e458:	4632      	mov	r2, r6
 801e45a:	4620      	mov	r0, r4
 801e45c:	f000 fcae 	bl	801edbc <__pow5mult>
 801e460:	4652      	mov	r2, sl
 801e462:	4601      	mov	r1, r0
 801e464:	4607      	mov	r7, r0
 801e466:	4620      	mov	r0, r4
 801e468:	f000 fc1b 	bl	801eca2 <__multiply>
 801e46c:	4651      	mov	r1, sl
 801e46e:	4680      	mov	r8, r0
 801e470:	4620      	mov	r0, r4
 801e472:	f000 fb6d 	bl	801eb50 <_Bfree>
 801e476:	46c2      	mov	sl, r8
 801e478:	9b08      	ldr	r3, [sp, #32]
 801e47a:	1b9a      	subs	r2, r3, r6
 801e47c:	d004      	beq.n	801e488 <_dtoa_r+0x780>
 801e47e:	4651      	mov	r1, sl
 801e480:	4620      	mov	r0, r4
 801e482:	f000 fc9b 	bl	801edbc <__pow5mult>
 801e486:	4682      	mov	sl, r0
 801e488:	2101      	movs	r1, #1
 801e48a:	4620      	mov	r0, r4
 801e48c:	f000 fc00 	bl	801ec90 <__i2b>
 801e490:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e492:	2b00      	cmp	r3, #0
 801e494:	4606      	mov	r6, r0
 801e496:	f340 8083 	ble.w	801e5a0 <_dtoa_r+0x898>
 801e49a:	461a      	mov	r2, r3
 801e49c:	4601      	mov	r1, r0
 801e49e:	4620      	mov	r0, r4
 801e4a0:	f000 fc8c 	bl	801edbc <__pow5mult>
 801e4a4:	9b07      	ldr	r3, [sp, #28]
 801e4a6:	2b01      	cmp	r3, #1
 801e4a8:	4606      	mov	r6, r0
 801e4aa:	dd7c      	ble.n	801e5a6 <_dtoa_r+0x89e>
 801e4ac:	f04f 0800 	mov.w	r8, #0
 801e4b0:	6933      	ldr	r3, [r6, #16]
 801e4b2:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801e4b6:	6918      	ldr	r0, [r3, #16]
 801e4b8:	f000 fb9c 	bl	801ebf4 <__hi0bits>
 801e4bc:	f1c0 0020 	rsb	r0, r0, #32
 801e4c0:	9b06      	ldr	r3, [sp, #24]
 801e4c2:	4418      	add	r0, r3
 801e4c4:	f010 001f 	ands.w	r0, r0, #31
 801e4c8:	f000 8096 	beq.w	801e5f8 <_dtoa_r+0x8f0>
 801e4cc:	f1c0 0320 	rsb	r3, r0, #32
 801e4d0:	2b04      	cmp	r3, #4
 801e4d2:	f340 8087 	ble.w	801e5e4 <_dtoa_r+0x8dc>
 801e4d6:	9b05      	ldr	r3, [sp, #20]
 801e4d8:	f1c0 001c 	rsb	r0, r0, #28
 801e4dc:	4403      	add	r3, r0
 801e4de:	9305      	str	r3, [sp, #20]
 801e4e0:	9b06      	ldr	r3, [sp, #24]
 801e4e2:	4405      	add	r5, r0
 801e4e4:	4403      	add	r3, r0
 801e4e6:	9306      	str	r3, [sp, #24]
 801e4e8:	9b05      	ldr	r3, [sp, #20]
 801e4ea:	2b00      	cmp	r3, #0
 801e4ec:	dd05      	ble.n	801e4fa <_dtoa_r+0x7f2>
 801e4ee:	4651      	mov	r1, sl
 801e4f0:	461a      	mov	r2, r3
 801e4f2:	4620      	mov	r0, r4
 801e4f4:	f000 fcb0 	bl	801ee58 <__lshift>
 801e4f8:	4682      	mov	sl, r0
 801e4fa:	9b06      	ldr	r3, [sp, #24]
 801e4fc:	2b00      	cmp	r3, #0
 801e4fe:	dd05      	ble.n	801e50c <_dtoa_r+0x804>
 801e500:	4631      	mov	r1, r6
 801e502:	461a      	mov	r2, r3
 801e504:	4620      	mov	r0, r4
 801e506:	f000 fca7 	bl	801ee58 <__lshift>
 801e50a:	4606      	mov	r6, r0
 801e50c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e50e:	2b00      	cmp	r3, #0
 801e510:	d074      	beq.n	801e5fc <_dtoa_r+0x8f4>
 801e512:	4631      	mov	r1, r6
 801e514:	4650      	mov	r0, sl
 801e516:	f000 fcf0 	bl	801eefa <__mcmp>
 801e51a:	2800      	cmp	r0, #0
 801e51c:	da6e      	bge.n	801e5fc <_dtoa_r+0x8f4>
 801e51e:	2300      	movs	r3, #0
 801e520:	4651      	mov	r1, sl
 801e522:	220a      	movs	r2, #10
 801e524:	4620      	mov	r0, r4
 801e526:	f000 fb2a 	bl	801eb7e <__multadd>
 801e52a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e52c:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e530:	4682      	mov	sl, r0
 801e532:	2b00      	cmp	r3, #0
 801e534:	f000 81a8 	beq.w	801e888 <_dtoa_r+0xb80>
 801e538:	2300      	movs	r3, #0
 801e53a:	4639      	mov	r1, r7
 801e53c:	220a      	movs	r2, #10
 801e53e:	4620      	mov	r0, r4
 801e540:	f000 fb1d 	bl	801eb7e <__multadd>
 801e544:	9b04      	ldr	r3, [sp, #16]
 801e546:	2b00      	cmp	r3, #0
 801e548:	4607      	mov	r7, r0
 801e54a:	f300 80c8 	bgt.w	801e6de <_dtoa_r+0x9d6>
 801e54e:	9b07      	ldr	r3, [sp, #28]
 801e550:	2b02      	cmp	r3, #2
 801e552:	f340 80c4 	ble.w	801e6de <_dtoa_r+0x9d6>
 801e556:	e059      	b.n	801e60c <_dtoa_r+0x904>
 801e558:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801e55a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801e55e:	e756      	b.n	801e40e <_dtoa_r+0x706>
 801e560:	9b03      	ldr	r3, [sp, #12]
 801e562:	1e5e      	subs	r6, r3, #1
 801e564:	9b08      	ldr	r3, [sp, #32]
 801e566:	42b3      	cmp	r3, r6
 801e568:	bfbf      	itttt	lt
 801e56a:	9b08      	ldrlt	r3, [sp, #32]
 801e56c:	9608      	strlt	r6, [sp, #32]
 801e56e:	1af2      	sublt	r2, r6, r3
 801e570:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 801e572:	bfb6      	itet	lt
 801e574:	189b      	addlt	r3, r3, r2
 801e576:	1b9e      	subge	r6, r3, r6
 801e578:	930b      	strlt	r3, [sp, #44]	; 0x2c
 801e57a:	9b03      	ldr	r3, [sp, #12]
 801e57c:	bfb8      	it	lt
 801e57e:	2600      	movlt	r6, #0
 801e580:	2b00      	cmp	r3, #0
 801e582:	bfb9      	ittee	lt
 801e584:	9b05      	ldrlt	r3, [sp, #20]
 801e586:	9a03      	ldrlt	r2, [sp, #12]
 801e588:	9d05      	ldrge	r5, [sp, #20]
 801e58a:	9b03      	ldrge	r3, [sp, #12]
 801e58c:	bfbc      	itt	lt
 801e58e:	1a9d      	sublt	r5, r3, r2
 801e590:	2300      	movlt	r3, #0
 801e592:	e73e      	b.n	801e412 <_dtoa_r+0x70a>
 801e594:	9e08      	ldr	r6, [sp, #32]
 801e596:	9d05      	ldr	r5, [sp, #20]
 801e598:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801e59a:	e745      	b.n	801e428 <_dtoa_r+0x720>
 801e59c:	9a08      	ldr	r2, [sp, #32]
 801e59e:	e76e      	b.n	801e47e <_dtoa_r+0x776>
 801e5a0:	9b07      	ldr	r3, [sp, #28]
 801e5a2:	2b01      	cmp	r3, #1
 801e5a4:	dc19      	bgt.n	801e5da <_dtoa_r+0x8d2>
 801e5a6:	9b00      	ldr	r3, [sp, #0]
 801e5a8:	b9bb      	cbnz	r3, 801e5da <_dtoa_r+0x8d2>
 801e5aa:	9b01      	ldr	r3, [sp, #4]
 801e5ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e5b0:	b99b      	cbnz	r3, 801e5da <_dtoa_r+0x8d2>
 801e5b2:	9b01      	ldr	r3, [sp, #4]
 801e5b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801e5b8:	0d1b      	lsrs	r3, r3, #20
 801e5ba:	051b      	lsls	r3, r3, #20
 801e5bc:	b183      	cbz	r3, 801e5e0 <_dtoa_r+0x8d8>
 801e5be:	9b05      	ldr	r3, [sp, #20]
 801e5c0:	3301      	adds	r3, #1
 801e5c2:	9305      	str	r3, [sp, #20]
 801e5c4:	9b06      	ldr	r3, [sp, #24]
 801e5c6:	3301      	adds	r3, #1
 801e5c8:	9306      	str	r3, [sp, #24]
 801e5ca:	f04f 0801 	mov.w	r8, #1
 801e5ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e5d0:	2b00      	cmp	r3, #0
 801e5d2:	f47f af6d 	bne.w	801e4b0 <_dtoa_r+0x7a8>
 801e5d6:	2001      	movs	r0, #1
 801e5d8:	e772      	b.n	801e4c0 <_dtoa_r+0x7b8>
 801e5da:	f04f 0800 	mov.w	r8, #0
 801e5de:	e7f6      	b.n	801e5ce <_dtoa_r+0x8c6>
 801e5e0:	4698      	mov	r8, r3
 801e5e2:	e7f4      	b.n	801e5ce <_dtoa_r+0x8c6>
 801e5e4:	d080      	beq.n	801e4e8 <_dtoa_r+0x7e0>
 801e5e6:	9a05      	ldr	r2, [sp, #20]
 801e5e8:	331c      	adds	r3, #28
 801e5ea:	441a      	add	r2, r3
 801e5ec:	9205      	str	r2, [sp, #20]
 801e5ee:	9a06      	ldr	r2, [sp, #24]
 801e5f0:	441a      	add	r2, r3
 801e5f2:	441d      	add	r5, r3
 801e5f4:	4613      	mov	r3, r2
 801e5f6:	e776      	b.n	801e4e6 <_dtoa_r+0x7de>
 801e5f8:	4603      	mov	r3, r0
 801e5fa:	e7f4      	b.n	801e5e6 <_dtoa_r+0x8de>
 801e5fc:	9b03      	ldr	r3, [sp, #12]
 801e5fe:	2b00      	cmp	r3, #0
 801e600:	dc36      	bgt.n	801e670 <_dtoa_r+0x968>
 801e602:	9b07      	ldr	r3, [sp, #28]
 801e604:	2b02      	cmp	r3, #2
 801e606:	dd33      	ble.n	801e670 <_dtoa_r+0x968>
 801e608:	9b03      	ldr	r3, [sp, #12]
 801e60a:	9304      	str	r3, [sp, #16]
 801e60c:	9b04      	ldr	r3, [sp, #16]
 801e60e:	b963      	cbnz	r3, 801e62a <_dtoa_r+0x922>
 801e610:	4631      	mov	r1, r6
 801e612:	2205      	movs	r2, #5
 801e614:	4620      	mov	r0, r4
 801e616:	f000 fab2 	bl	801eb7e <__multadd>
 801e61a:	4601      	mov	r1, r0
 801e61c:	4606      	mov	r6, r0
 801e61e:	4650      	mov	r0, sl
 801e620:	f000 fc6b 	bl	801eefa <__mcmp>
 801e624:	2800      	cmp	r0, #0
 801e626:	f73f adb6 	bgt.w	801e196 <_dtoa_r+0x48e>
 801e62a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801e62c:	9d02      	ldr	r5, [sp, #8]
 801e62e:	ea6f 0b03 	mvn.w	fp, r3
 801e632:	2300      	movs	r3, #0
 801e634:	9303      	str	r3, [sp, #12]
 801e636:	4631      	mov	r1, r6
 801e638:	4620      	mov	r0, r4
 801e63a:	f000 fa89 	bl	801eb50 <_Bfree>
 801e63e:	2f00      	cmp	r7, #0
 801e640:	f43f aea6 	beq.w	801e390 <_dtoa_r+0x688>
 801e644:	9b03      	ldr	r3, [sp, #12]
 801e646:	b12b      	cbz	r3, 801e654 <_dtoa_r+0x94c>
 801e648:	42bb      	cmp	r3, r7
 801e64a:	d003      	beq.n	801e654 <_dtoa_r+0x94c>
 801e64c:	4619      	mov	r1, r3
 801e64e:	4620      	mov	r0, r4
 801e650:	f000 fa7e 	bl	801eb50 <_Bfree>
 801e654:	4639      	mov	r1, r7
 801e656:	4620      	mov	r0, r4
 801e658:	f000 fa7a 	bl	801eb50 <_Bfree>
 801e65c:	e698      	b.n	801e390 <_dtoa_r+0x688>
 801e65e:	2600      	movs	r6, #0
 801e660:	4637      	mov	r7, r6
 801e662:	e7e2      	b.n	801e62a <_dtoa_r+0x922>
 801e664:	46bb      	mov	fp, r7
 801e666:	4637      	mov	r7, r6
 801e668:	e595      	b.n	801e196 <_dtoa_r+0x48e>
 801e66a:	bf00      	nop
 801e66c:	40240000 	.word	0x40240000
 801e670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e672:	bb93      	cbnz	r3, 801e6da <_dtoa_r+0x9d2>
 801e674:	9b03      	ldr	r3, [sp, #12]
 801e676:	9304      	str	r3, [sp, #16]
 801e678:	9d02      	ldr	r5, [sp, #8]
 801e67a:	4631      	mov	r1, r6
 801e67c:	4650      	mov	r0, sl
 801e67e:	f7ff fab7 	bl	801dbf0 <quorem>
 801e682:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801e686:	f805 9b01 	strb.w	r9, [r5], #1
 801e68a:	9b02      	ldr	r3, [sp, #8]
 801e68c:	9a04      	ldr	r2, [sp, #16]
 801e68e:	1aeb      	subs	r3, r5, r3
 801e690:	429a      	cmp	r2, r3
 801e692:	f300 80dc 	bgt.w	801e84e <_dtoa_r+0xb46>
 801e696:	9b02      	ldr	r3, [sp, #8]
 801e698:	2a01      	cmp	r2, #1
 801e69a:	bfac      	ite	ge
 801e69c:	189b      	addge	r3, r3, r2
 801e69e:	3301      	addlt	r3, #1
 801e6a0:	4698      	mov	r8, r3
 801e6a2:	2300      	movs	r3, #0
 801e6a4:	9303      	str	r3, [sp, #12]
 801e6a6:	4651      	mov	r1, sl
 801e6a8:	2201      	movs	r2, #1
 801e6aa:	4620      	mov	r0, r4
 801e6ac:	f000 fbd4 	bl	801ee58 <__lshift>
 801e6b0:	4631      	mov	r1, r6
 801e6b2:	4682      	mov	sl, r0
 801e6b4:	f000 fc21 	bl	801eefa <__mcmp>
 801e6b8:	2800      	cmp	r0, #0
 801e6ba:	f300 808d 	bgt.w	801e7d8 <_dtoa_r+0xad0>
 801e6be:	d103      	bne.n	801e6c8 <_dtoa_r+0x9c0>
 801e6c0:	f019 0f01 	tst.w	r9, #1
 801e6c4:	f040 8088 	bne.w	801e7d8 <_dtoa_r+0xad0>
 801e6c8:	4645      	mov	r5, r8
 801e6ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e6ce:	2b30      	cmp	r3, #48	; 0x30
 801e6d0:	f105 32ff 	add.w	r2, r5, #4294967295
 801e6d4:	d1af      	bne.n	801e636 <_dtoa_r+0x92e>
 801e6d6:	4615      	mov	r5, r2
 801e6d8:	e7f7      	b.n	801e6ca <_dtoa_r+0x9c2>
 801e6da:	9b03      	ldr	r3, [sp, #12]
 801e6dc:	9304      	str	r3, [sp, #16]
 801e6de:	2d00      	cmp	r5, #0
 801e6e0:	dd05      	ble.n	801e6ee <_dtoa_r+0x9e6>
 801e6e2:	4639      	mov	r1, r7
 801e6e4:	462a      	mov	r2, r5
 801e6e6:	4620      	mov	r0, r4
 801e6e8:	f000 fbb6 	bl	801ee58 <__lshift>
 801e6ec:	4607      	mov	r7, r0
 801e6ee:	f1b8 0f00 	cmp.w	r8, #0
 801e6f2:	d04c      	beq.n	801e78e <_dtoa_r+0xa86>
 801e6f4:	6879      	ldr	r1, [r7, #4]
 801e6f6:	4620      	mov	r0, r4
 801e6f8:	f000 f9f6 	bl	801eae8 <_Balloc>
 801e6fc:	693a      	ldr	r2, [r7, #16]
 801e6fe:	3202      	adds	r2, #2
 801e700:	4605      	mov	r5, r0
 801e702:	0092      	lsls	r2, r2, #2
 801e704:	f107 010c 	add.w	r1, r7, #12
 801e708:	300c      	adds	r0, #12
 801e70a:	f7fe fa1b 	bl	801cb44 <memcpy>
 801e70e:	2201      	movs	r2, #1
 801e710:	4629      	mov	r1, r5
 801e712:	4620      	mov	r0, r4
 801e714:	f000 fba0 	bl	801ee58 <__lshift>
 801e718:	9b00      	ldr	r3, [sp, #0]
 801e71a:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801e71e:	9703      	str	r7, [sp, #12]
 801e720:	f003 0301 	and.w	r3, r3, #1
 801e724:	4607      	mov	r7, r0
 801e726:	9305      	str	r3, [sp, #20]
 801e728:	4631      	mov	r1, r6
 801e72a:	4650      	mov	r0, sl
 801e72c:	f7ff fa60 	bl	801dbf0 <quorem>
 801e730:	9903      	ldr	r1, [sp, #12]
 801e732:	4605      	mov	r5, r0
 801e734:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801e738:	4650      	mov	r0, sl
 801e73a:	f000 fbde 	bl	801eefa <__mcmp>
 801e73e:	463a      	mov	r2, r7
 801e740:	9000      	str	r0, [sp, #0]
 801e742:	4631      	mov	r1, r6
 801e744:	4620      	mov	r0, r4
 801e746:	f000 fbf2 	bl	801ef2e <__mdiff>
 801e74a:	68c3      	ldr	r3, [r0, #12]
 801e74c:	4602      	mov	r2, r0
 801e74e:	bb03      	cbnz	r3, 801e792 <_dtoa_r+0xa8a>
 801e750:	4601      	mov	r1, r0
 801e752:	9006      	str	r0, [sp, #24]
 801e754:	4650      	mov	r0, sl
 801e756:	f000 fbd0 	bl	801eefa <__mcmp>
 801e75a:	9a06      	ldr	r2, [sp, #24]
 801e75c:	4603      	mov	r3, r0
 801e75e:	4611      	mov	r1, r2
 801e760:	4620      	mov	r0, r4
 801e762:	9306      	str	r3, [sp, #24]
 801e764:	f000 f9f4 	bl	801eb50 <_Bfree>
 801e768:	9b06      	ldr	r3, [sp, #24]
 801e76a:	b9a3      	cbnz	r3, 801e796 <_dtoa_r+0xa8e>
 801e76c:	9a07      	ldr	r2, [sp, #28]
 801e76e:	b992      	cbnz	r2, 801e796 <_dtoa_r+0xa8e>
 801e770:	9a05      	ldr	r2, [sp, #20]
 801e772:	b982      	cbnz	r2, 801e796 <_dtoa_r+0xa8e>
 801e774:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801e778:	d029      	beq.n	801e7ce <_dtoa_r+0xac6>
 801e77a:	9b00      	ldr	r3, [sp, #0]
 801e77c:	2b00      	cmp	r3, #0
 801e77e:	dd01      	ble.n	801e784 <_dtoa_r+0xa7c>
 801e780:	f105 0931 	add.w	r9, r5, #49	; 0x31
 801e784:	f108 0501 	add.w	r5, r8, #1
 801e788:	f888 9000 	strb.w	r9, [r8]
 801e78c:	e753      	b.n	801e636 <_dtoa_r+0x92e>
 801e78e:	4638      	mov	r0, r7
 801e790:	e7c2      	b.n	801e718 <_dtoa_r+0xa10>
 801e792:	2301      	movs	r3, #1
 801e794:	e7e3      	b.n	801e75e <_dtoa_r+0xa56>
 801e796:	9a00      	ldr	r2, [sp, #0]
 801e798:	2a00      	cmp	r2, #0
 801e79a:	db04      	blt.n	801e7a6 <_dtoa_r+0xa9e>
 801e79c:	d125      	bne.n	801e7ea <_dtoa_r+0xae2>
 801e79e:	9a07      	ldr	r2, [sp, #28]
 801e7a0:	bb1a      	cbnz	r2, 801e7ea <_dtoa_r+0xae2>
 801e7a2:	9a05      	ldr	r2, [sp, #20]
 801e7a4:	bb0a      	cbnz	r2, 801e7ea <_dtoa_r+0xae2>
 801e7a6:	2b00      	cmp	r3, #0
 801e7a8:	ddec      	ble.n	801e784 <_dtoa_r+0xa7c>
 801e7aa:	4651      	mov	r1, sl
 801e7ac:	2201      	movs	r2, #1
 801e7ae:	4620      	mov	r0, r4
 801e7b0:	f000 fb52 	bl	801ee58 <__lshift>
 801e7b4:	4631      	mov	r1, r6
 801e7b6:	4682      	mov	sl, r0
 801e7b8:	f000 fb9f 	bl	801eefa <__mcmp>
 801e7bc:	2800      	cmp	r0, #0
 801e7be:	dc03      	bgt.n	801e7c8 <_dtoa_r+0xac0>
 801e7c0:	d1e0      	bne.n	801e784 <_dtoa_r+0xa7c>
 801e7c2:	f019 0f01 	tst.w	r9, #1
 801e7c6:	d0dd      	beq.n	801e784 <_dtoa_r+0xa7c>
 801e7c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801e7cc:	d1d8      	bne.n	801e780 <_dtoa_r+0xa78>
 801e7ce:	2339      	movs	r3, #57	; 0x39
 801e7d0:	f888 3000 	strb.w	r3, [r8]
 801e7d4:	f108 0801 	add.w	r8, r8, #1
 801e7d8:	4645      	mov	r5, r8
 801e7da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e7de:	2b39      	cmp	r3, #57	; 0x39
 801e7e0:	f105 32ff 	add.w	r2, r5, #4294967295
 801e7e4:	d03b      	beq.n	801e85e <_dtoa_r+0xb56>
 801e7e6:	3301      	adds	r3, #1
 801e7e8:	e040      	b.n	801e86c <_dtoa_r+0xb64>
 801e7ea:	2b00      	cmp	r3, #0
 801e7ec:	f108 0501 	add.w	r5, r8, #1
 801e7f0:	dd05      	ble.n	801e7fe <_dtoa_r+0xaf6>
 801e7f2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801e7f6:	d0ea      	beq.n	801e7ce <_dtoa_r+0xac6>
 801e7f8:	f109 0901 	add.w	r9, r9, #1
 801e7fc:	e7c4      	b.n	801e788 <_dtoa_r+0xa80>
 801e7fe:	9b02      	ldr	r3, [sp, #8]
 801e800:	9a04      	ldr	r2, [sp, #16]
 801e802:	f805 9c01 	strb.w	r9, [r5, #-1]
 801e806:	1aeb      	subs	r3, r5, r3
 801e808:	4293      	cmp	r3, r2
 801e80a:	46a8      	mov	r8, r5
 801e80c:	f43f af4b 	beq.w	801e6a6 <_dtoa_r+0x99e>
 801e810:	4651      	mov	r1, sl
 801e812:	2300      	movs	r3, #0
 801e814:	220a      	movs	r2, #10
 801e816:	4620      	mov	r0, r4
 801e818:	f000 f9b1 	bl	801eb7e <__multadd>
 801e81c:	9b03      	ldr	r3, [sp, #12]
 801e81e:	9903      	ldr	r1, [sp, #12]
 801e820:	42bb      	cmp	r3, r7
 801e822:	4682      	mov	sl, r0
 801e824:	f04f 0300 	mov.w	r3, #0
 801e828:	f04f 020a 	mov.w	r2, #10
 801e82c:	4620      	mov	r0, r4
 801e82e:	d104      	bne.n	801e83a <_dtoa_r+0xb32>
 801e830:	f000 f9a5 	bl	801eb7e <__multadd>
 801e834:	9003      	str	r0, [sp, #12]
 801e836:	4607      	mov	r7, r0
 801e838:	e776      	b.n	801e728 <_dtoa_r+0xa20>
 801e83a:	f000 f9a0 	bl	801eb7e <__multadd>
 801e83e:	2300      	movs	r3, #0
 801e840:	9003      	str	r0, [sp, #12]
 801e842:	220a      	movs	r2, #10
 801e844:	4639      	mov	r1, r7
 801e846:	4620      	mov	r0, r4
 801e848:	f000 f999 	bl	801eb7e <__multadd>
 801e84c:	e7f3      	b.n	801e836 <_dtoa_r+0xb2e>
 801e84e:	4651      	mov	r1, sl
 801e850:	2300      	movs	r3, #0
 801e852:	220a      	movs	r2, #10
 801e854:	4620      	mov	r0, r4
 801e856:	f000 f992 	bl	801eb7e <__multadd>
 801e85a:	4682      	mov	sl, r0
 801e85c:	e70d      	b.n	801e67a <_dtoa_r+0x972>
 801e85e:	9b02      	ldr	r3, [sp, #8]
 801e860:	4293      	cmp	r3, r2
 801e862:	d105      	bne.n	801e870 <_dtoa_r+0xb68>
 801e864:	9a02      	ldr	r2, [sp, #8]
 801e866:	f10b 0b01 	add.w	fp, fp, #1
 801e86a:	2331      	movs	r3, #49	; 0x31
 801e86c:	7013      	strb	r3, [r2, #0]
 801e86e:	e6e2      	b.n	801e636 <_dtoa_r+0x92e>
 801e870:	4615      	mov	r5, r2
 801e872:	e7b2      	b.n	801e7da <_dtoa_r+0xad2>
 801e874:	4b09      	ldr	r3, [pc, #36]	; (801e89c <_dtoa_r+0xb94>)
 801e876:	f7ff baae 	b.w	801ddd6 <_dtoa_r+0xce>
 801e87a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e87c:	2b00      	cmp	r3, #0
 801e87e:	f47f aa88 	bne.w	801dd92 <_dtoa_r+0x8a>
 801e882:	4b07      	ldr	r3, [pc, #28]	; (801e8a0 <_dtoa_r+0xb98>)
 801e884:	f7ff baa7 	b.w	801ddd6 <_dtoa_r+0xce>
 801e888:	9b04      	ldr	r3, [sp, #16]
 801e88a:	2b00      	cmp	r3, #0
 801e88c:	f73f aef4 	bgt.w	801e678 <_dtoa_r+0x970>
 801e890:	9b07      	ldr	r3, [sp, #28]
 801e892:	2b02      	cmp	r3, #2
 801e894:	f77f aef0 	ble.w	801e678 <_dtoa_r+0x970>
 801e898:	e6b8      	b.n	801e60c <_dtoa_r+0x904>
 801e89a:	bf00      	nop
 801e89c:	08023ac2 	.word	0x08023ac2
 801e8a0:	08023ae4 	.word	0x08023ae4

0801e8a4 <_malloc_trim_r>:
 801e8a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e8a8:	4f25      	ldr	r7, [pc, #148]	; (801e940 <_malloc_trim_r+0x9c>)
 801e8aa:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 801e94c <_malloc_trim_r+0xa8>
 801e8ae:	4689      	mov	r9, r1
 801e8b0:	4606      	mov	r6, r0
 801e8b2:	f7fe f95b 	bl	801cb6c <__malloc_lock>
 801e8b6:	68bb      	ldr	r3, [r7, #8]
 801e8b8:	685d      	ldr	r5, [r3, #4]
 801e8ba:	f1a8 0411 	sub.w	r4, r8, #17
 801e8be:	f025 0503 	bic.w	r5, r5, #3
 801e8c2:	eba4 0409 	sub.w	r4, r4, r9
 801e8c6:	442c      	add	r4, r5
 801e8c8:	fbb4 f4f8 	udiv	r4, r4, r8
 801e8cc:	3c01      	subs	r4, #1
 801e8ce:	fb08 f404 	mul.w	r4, r8, r4
 801e8d2:	4544      	cmp	r4, r8
 801e8d4:	da05      	bge.n	801e8e2 <_malloc_trim_r+0x3e>
 801e8d6:	4630      	mov	r0, r6
 801e8d8:	f7fe f94e 	bl	801cb78 <__malloc_unlock>
 801e8dc:	2000      	movs	r0, #0
 801e8de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e8e2:	2100      	movs	r1, #0
 801e8e4:	4630      	mov	r0, r6
 801e8e6:	f7fe f94d 	bl	801cb84 <_sbrk_r>
 801e8ea:	68bb      	ldr	r3, [r7, #8]
 801e8ec:	442b      	add	r3, r5
 801e8ee:	4298      	cmp	r0, r3
 801e8f0:	d1f1      	bne.n	801e8d6 <_malloc_trim_r+0x32>
 801e8f2:	4261      	negs	r1, r4
 801e8f4:	4630      	mov	r0, r6
 801e8f6:	f7fe f945 	bl	801cb84 <_sbrk_r>
 801e8fa:	3001      	adds	r0, #1
 801e8fc:	d110      	bne.n	801e920 <_malloc_trim_r+0x7c>
 801e8fe:	2100      	movs	r1, #0
 801e900:	4630      	mov	r0, r6
 801e902:	f7fe f93f 	bl	801cb84 <_sbrk_r>
 801e906:	68ba      	ldr	r2, [r7, #8]
 801e908:	1a83      	subs	r3, r0, r2
 801e90a:	2b0f      	cmp	r3, #15
 801e90c:	dde3      	ble.n	801e8d6 <_malloc_trim_r+0x32>
 801e90e:	490d      	ldr	r1, [pc, #52]	; (801e944 <_malloc_trim_r+0xa0>)
 801e910:	6809      	ldr	r1, [r1, #0]
 801e912:	1a40      	subs	r0, r0, r1
 801e914:	490c      	ldr	r1, [pc, #48]	; (801e948 <_malloc_trim_r+0xa4>)
 801e916:	f043 0301 	orr.w	r3, r3, #1
 801e91a:	6008      	str	r0, [r1, #0]
 801e91c:	6053      	str	r3, [r2, #4]
 801e91e:	e7da      	b.n	801e8d6 <_malloc_trim_r+0x32>
 801e920:	68bb      	ldr	r3, [r7, #8]
 801e922:	4a09      	ldr	r2, [pc, #36]	; (801e948 <_malloc_trim_r+0xa4>)
 801e924:	1b2d      	subs	r5, r5, r4
 801e926:	f045 0501 	orr.w	r5, r5, #1
 801e92a:	605d      	str	r5, [r3, #4]
 801e92c:	6813      	ldr	r3, [r2, #0]
 801e92e:	4630      	mov	r0, r6
 801e930:	1b1c      	subs	r4, r3, r4
 801e932:	6014      	str	r4, [r2, #0]
 801e934:	f7fe f920 	bl	801cb78 <__malloc_unlock>
 801e938:	2001      	movs	r0, #1
 801e93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e93e:	bf00      	nop
 801e940:	20020140 	.word	0x20020140
 801e944:	20020548 	.word	0x20020548
 801e948:	20020cc4 	.word	0x20020cc4
 801e94c:	00001000 	.word	0x00001000

0801e950 <_free_r>:
 801e950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e954:	4604      	mov	r4, r0
 801e956:	4688      	mov	r8, r1
 801e958:	2900      	cmp	r1, #0
 801e95a:	f000 80ab 	beq.w	801eab4 <_free_r+0x164>
 801e95e:	f7fe f905 	bl	801cb6c <__malloc_lock>
 801e962:	f858 2c04 	ldr.w	r2, [r8, #-4]
 801e966:	4d54      	ldr	r5, [pc, #336]	; (801eab8 <_free_r+0x168>)
 801e968:	f022 0001 	bic.w	r0, r2, #1
 801e96c:	f1a8 0308 	sub.w	r3, r8, #8
 801e970:	181f      	adds	r7, r3, r0
 801e972:	68a9      	ldr	r1, [r5, #8]
 801e974:	687e      	ldr	r6, [r7, #4]
 801e976:	428f      	cmp	r7, r1
 801e978:	f026 0603 	bic.w	r6, r6, #3
 801e97c:	f002 0201 	and.w	r2, r2, #1
 801e980:	d11b      	bne.n	801e9ba <_free_r+0x6a>
 801e982:	4430      	add	r0, r6
 801e984:	b93a      	cbnz	r2, 801e996 <_free_r+0x46>
 801e986:	f858 2c08 	ldr.w	r2, [r8, #-8]
 801e98a:	1a9b      	subs	r3, r3, r2
 801e98c:	4410      	add	r0, r2
 801e98e:	6899      	ldr	r1, [r3, #8]
 801e990:	68da      	ldr	r2, [r3, #12]
 801e992:	60ca      	str	r2, [r1, #12]
 801e994:	6091      	str	r1, [r2, #8]
 801e996:	f040 0201 	orr.w	r2, r0, #1
 801e99a:	605a      	str	r2, [r3, #4]
 801e99c:	60ab      	str	r3, [r5, #8]
 801e99e:	4b47      	ldr	r3, [pc, #284]	; (801eabc <_free_r+0x16c>)
 801e9a0:	681b      	ldr	r3, [r3, #0]
 801e9a2:	4298      	cmp	r0, r3
 801e9a4:	d304      	bcc.n	801e9b0 <_free_r+0x60>
 801e9a6:	4b46      	ldr	r3, [pc, #280]	; (801eac0 <_free_r+0x170>)
 801e9a8:	4620      	mov	r0, r4
 801e9aa:	6819      	ldr	r1, [r3, #0]
 801e9ac:	f7ff ff7a 	bl	801e8a4 <_malloc_trim_r>
 801e9b0:	4620      	mov	r0, r4
 801e9b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e9b6:	f7fe b8df 	b.w	801cb78 <__malloc_unlock>
 801e9ba:	607e      	str	r6, [r7, #4]
 801e9bc:	2a00      	cmp	r2, #0
 801e9be:	d139      	bne.n	801ea34 <_free_r+0xe4>
 801e9c0:	f858 1c08 	ldr.w	r1, [r8, #-8]
 801e9c4:	1a5b      	subs	r3, r3, r1
 801e9c6:	4408      	add	r0, r1
 801e9c8:	6899      	ldr	r1, [r3, #8]
 801e9ca:	f105 0e08 	add.w	lr, r5, #8
 801e9ce:	4571      	cmp	r1, lr
 801e9d0:	d032      	beq.n	801ea38 <_free_r+0xe8>
 801e9d2:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 801e9d6:	f8c1 e00c 	str.w	lr, [r1, #12]
 801e9da:	f8ce 1008 	str.w	r1, [lr, #8]
 801e9de:	19b9      	adds	r1, r7, r6
 801e9e0:	6849      	ldr	r1, [r1, #4]
 801e9e2:	07c9      	lsls	r1, r1, #31
 801e9e4:	d40a      	bmi.n	801e9fc <_free_r+0xac>
 801e9e6:	4430      	add	r0, r6
 801e9e8:	68b9      	ldr	r1, [r7, #8]
 801e9ea:	bb3a      	cbnz	r2, 801ea3c <_free_r+0xec>
 801e9ec:	4e35      	ldr	r6, [pc, #212]	; (801eac4 <_free_r+0x174>)
 801e9ee:	42b1      	cmp	r1, r6
 801e9f0:	d124      	bne.n	801ea3c <_free_r+0xec>
 801e9f2:	616b      	str	r3, [r5, #20]
 801e9f4:	612b      	str	r3, [r5, #16]
 801e9f6:	2201      	movs	r2, #1
 801e9f8:	60d9      	str	r1, [r3, #12]
 801e9fa:	6099      	str	r1, [r3, #8]
 801e9fc:	f040 0101 	orr.w	r1, r0, #1
 801ea00:	6059      	str	r1, [r3, #4]
 801ea02:	5018      	str	r0, [r3, r0]
 801ea04:	2a00      	cmp	r2, #0
 801ea06:	d1d3      	bne.n	801e9b0 <_free_r+0x60>
 801ea08:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 801ea0c:	d21a      	bcs.n	801ea44 <_free_r+0xf4>
 801ea0e:	08c0      	lsrs	r0, r0, #3
 801ea10:	1081      	asrs	r1, r0, #2
 801ea12:	2201      	movs	r2, #1
 801ea14:	408a      	lsls	r2, r1
 801ea16:	6869      	ldr	r1, [r5, #4]
 801ea18:	3001      	adds	r0, #1
 801ea1a:	430a      	orrs	r2, r1
 801ea1c:	606a      	str	r2, [r5, #4]
 801ea1e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801ea22:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 801ea26:	6099      	str	r1, [r3, #8]
 801ea28:	3a08      	subs	r2, #8
 801ea2a:	60da      	str	r2, [r3, #12]
 801ea2c:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801ea30:	60cb      	str	r3, [r1, #12]
 801ea32:	e7bd      	b.n	801e9b0 <_free_r+0x60>
 801ea34:	2200      	movs	r2, #0
 801ea36:	e7d2      	b.n	801e9de <_free_r+0x8e>
 801ea38:	2201      	movs	r2, #1
 801ea3a:	e7d0      	b.n	801e9de <_free_r+0x8e>
 801ea3c:	68fe      	ldr	r6, [r7, #12]
 801ea3e:	60ce      	str	r6, [r1, #12]
 801ea40:	60b1      	str	r1, [r6, #8]
 801ea42:	e7db      	b.n	801e9fc <_free_r+0xac>
 801ea44:	0a42      	lsrs	r2, r0, #9
 801ea46:	2a04      	cmp	r2, #4
 801ea48:	d813      	bhi.n	801ea72 <_free_r+0x122>
 801ea4a:	0982      	lsrs	r2, r0, #6
 801ea4c:	3238      	adds	r2, #56	; 0x38
 801ea4e:	1c51      	adds	r1, r2, #1
 801ea50:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 801ea54:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 801ea58:	428e      	cmp	r6, r1
 801ea5a:	d124      	bne.n	801eaa6 <_free_r+0x156>
 801ea5c:	2001      	movs	r0, #1
 801ea5e:	1092      	asrs	r2, r2, #2
 801ea60:	fa00 f202 	lsl.w	r2, r0, r2
 801ea64:	6868      	ldr	r0, [r5, #4]
 801ea66:	4302      	orrs	r2, r0
 801ea68:	606a      	str	r2, [r5, #4]
 801ea6a:	60de      	str	r6, [r3, #12]
 801ea6c:	6099      	str	r1, [r3, #8]
 801ea6e:	60b3      	str	r3, [r6, #8]
 801ea70:	e7de      	b.n	801ea30 <_free_r+0xe0>
 801ea72:	2a14      	cmp	r2, #20
 801ea74:	d801      	bhi.n	801ea7a <_free_r+0x12a>
 801ea76:	325b      	adds	r2, #91	; 0x5b
 801ea78:	e7e9      	b.n	801ea4e <_free_r+0xfe>
 801ea7a:	2a54      	cmp	r2, #84	; 0x54
 801ea7c:	d802      	bhi.n	801ea84 <_free_r+0x134>
 801ea7e:	0b02      	lsrs	r2, r0, #12
 801ea80:	326e      	adds	r2, #110	; 0x6e
 801ea82:	e7e4      	b.n	801ea4e <_free_r+0xfe>
 801ea84:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801ea88:	d802      	bhi.n	801ea90 <_free_r+0x140>
 801ea8a:	0bc2      	lsrs	r2, r0, #15
 801ea8c:	3277      	adds	r2, #119	; 0x77
 801ea8e:	e7de      	b.n	801ea4e <_free_r+0xfe>
 801ea90:	f240 5154 	movw	r1, #1364	; 0x554
 801ea94:	428a      	cmp	r2, r1
 801ea96:	bf9a      	itte	ls
 801ea98:	0c82      	lsrls	r2, r0, #18
 801ea9a:	327c      	addls	r2, #124	; 0x7c
 801ea9c:	227e      	movhi	r2, #126	; 0x7e
 801ea9e:	e7d6      	b.n	801ea4e <_free_r+0xfe>
 801eaa0:	6889      	ldr	r1, [r1, #8]
 801eaa2:	428e      	cmp	r6, r1
 801eaa4:	d004      	beq.n	801eab0 <_free_r+0x160>
 801eaa6:	684a      	ldr	r2, [r1, #4]
 801eaa8:	f022 0203 	bic.w	r2, r2, #3
 801eaac:	4290      	cmp	r0, r2
 801eaae:	d3f7      	bcc.n	801eaa0 <_free_r+0x150>
 801eab0:	68ce      	ldr	r6, [r1, #12]
 801eab2:	e7da      	b.n	801ea6a <_free_r+0x11a>
 801eab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eab8:	20020140 	.word	0x20020140
 801eabc:	2002054c 	.word	0x2002054c
 801eac0:	20020cf4 	.word	0x20020cf4
 801eac4:	20020148 	.word	0x20020148

0801eac8 <_localeconv_r>:
 801eac8:	4b04      	ldr	r3, [pc, #16]	; (801eadc <_localeconv_r+0x14>)
 801eaca:	681b      	ldr	r3, [r3, #0]
 801eacc:	6a18      	ldr	r0, [r3, #32]
 801eace:	4b04      	ldr	r3, [pc, #16]	; (801eae0 <_localeconv_r+0x18>)
 801ead0:	2800      	cmp	r0, #0
 801ead2:	bf08      	it	eq
 801ead4:	4618      	moveq	r0, r3
 801ead6:	30f0      	adds	r0, #240	; 0xf0
 801ead8:	4770      	bx	lr
 801eada:	bf00      	nop
 801eadc:	20020550 	.word	0x20020550
 801eae0:	20020644 	.word	0x20020644

0801eae4 <__retarget_lock_acquire_recursive>:
 801eae4:	4770      	bx	lr

0801eae6 <__retarget_lock_release_recursive>:
 801eae6:	4770      	bx	lr

0801eae8 <_Balloc>:
 801eae8:	b570      	push	{r4, r5, r6, lr}
 801eaea:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801eaec:	4604      	mov	r4, r0
 801eaee:	460e      	mov	r6, r1
 801eaf0:	b93d      	cbnz	r5, 801eb02 <_Balloc+0x1a>
 801eaf2:	2010      	movs	r0, #16
 801eaf4:	f7fd fe08 	bl	801c708 <malloc>
 801eaf8:	6260      	str	r0, [r4, #36]	; 0x24
 801eafa:	6045      	str	r5, [r0, #4]
 801eafc:	6085      	str	r5, [r0, #8]
 801eafe:	6005      	str	r5, [r0, #0]
 801eb00:	60c5      	str	r5, [r0, #12]
 801eb02:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801eb04:	68eb      	ldr	r3, [r5, #12]
 801eb06:	b183      	cbz	r3, 801eb2a <_Balloc+0x42>
 801eb08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801eb0a:	68db      	ldr	r3, [r3, #12]
 801eb0c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801eb10:	b9b8      	cbnz	r0, 801eb42 <_Balloc+0x5a>
 801eb12:	2101      	movs	r1, #1
 801eb14:	fa01 f506 	lsl.w	r5, r1, r6
 801eb18:	1d6a      	adds	r2, r5, #5
 801eb1a:	0092      	lsls	r2, r2, #2
 801eb1c:	4620      	mov	r0, r4
 801eb1e:	f000 fb2d 	bl	801f17c <_calloc_r>
 801eb22:	b160      	cbz	r0, 801eb3e <_Balloc+0x56>
 801eb24:	6046      	str	r6, [r0, #4]
 801eb26:	6085      	str	r5, [r0, #8]
 801eb28:	e00e      	b.n	801eb48 <_Balloc+0x60>
 801eb2a:	2221      	movs	r2, #33	; 0x21
 801eb2c:	2104      	movs	r1, #4
 801eb2e:	4620      	mov	r0, r4
 801eb30:	f000 fb24 	bl	801f17c <_calloc_r>
 801eb34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801eb36:	60e8      	str	r0, [r5, #12]
 801eb38:	68db      	ldr	r3, [r3, #12]
 801eb3a:	2b00      	cmp	r3, #0
 801eb3c:	d1e4      	bne.n	801eb08 <_Balloc+0x20>
 801eb3e:	2000      	movs	r0, #0
 801eb40:	bd70      	pop	{r4, r5, r6, pc}
 801eb42:	6802      	ldr	r2, [r0, #0]
 801eb44:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801eb48:	2300      	movs	r3, #0
 801eb4a:	6103      	str	r3, [r0, #16]
 801eb4c:	60c3      	str	r3, [r0, #12]
 801eb4e:	bd70      	pop	{r4, r5, r6, pc}

0801eb50 <_Bfree>:
 801eb50:	b570      	push	{r4, r5, r6, lr}
 801eb52:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801eb54:	4606      	mov	r6, r0
 801eb56:	460d      	mov	r5, r1
 801eb58:	b93c      	cbnz	r4, 801eb6a <_Bfree+0x1a>
 801eb5a:	2010      	movs	r0, #16
 801eb5c:	f7fd fdd4 	bl	801c708 <malloc>
 801eb60:	6270      	str	r0, [r6, #36]	; 0x24
 801eb62:	6044      	str	r4, [r0, #4]
 801eb64:	6084      	str	r4, [r0, #8]
 801eb66:	6004      	str	r4, [r0, #0]
 801eb68:	60c4      	str	r4, [r0, #12]
 801eb6a:	b13d      	cbz	r5, 801eb7c <_Bfree+0x2c>
 801eb6c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801eb6e:	686a      	ldr	r2, [r5, #4]
 801eb70:	68db      	ldr	r3, [r3, #12]
 801eb72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801eb76:	6029      	str	r1, [r5, #0]
 801eb78:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 801eb7c:	bd70      	pop	{r4, r5, r6, pc}

0801eb7e <__multadd>:
 801eb7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eb82:	690d      	ldr	r5, [r1, #16]
 801eb84:	461f      	mov	r7, r3
 801eb86:	4606      	mov	r6, r0
 801eb88:	460c      	mov	r4, r1
 801eb8a:	f101 0e14 	add.w	lr, r1, #20
 801eb8e:	2300      	movs	r3, #0
 801eb90:	f8de 0000 	ldr.w	r0, [lr]
 801eb94:	b281      	uxth	r1, r0
 801eb96:	fb02 7101 	mla	r1, r2, r1, r7
 801eb9a:	0c0f      	lsrs	r7, r1, #16
 801eb9c:	0c00      	lsrs	r0, r0, #16
 801eb9e:	fb02 7000 	mla	r0, r2, r0, r7
 801eba2:	b289      	uxth	r1, r1
 801eba4:	3301      	adds	r3, #1
 801eba6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801ebaa:	429d      	cmp	r5, r3
 801ebac:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801ebb0:	f84e 1b04 	str.w	r1, [lr], #4
 801ebb4:	dcec      	bgt.n	801eb90 <__multadd+0x12>
 801ebb6:	b1d7      	cbz	r7, 801ebee <__multadd+0x70>
 801ebb8:	68a3      	ldr	r3, [r4, #8]
 801ebba:	429d      	cmp	r5, r3
 801ebbc:	db12      	blt.n	801ebe4 <__multadd+0x66>
 801ebbe:	6861      	ldr	r1, [r4, #4]
 801ebc0:	4630      	mov	r0, r6
 801ebc2:	3101      	adds	r1, #1
 801ebc4:	f7ff ff90 	bl	801eae8 <_Balloc>
 801ebc8:	6922      	ldr	r2, [r4, #16]
 801ebca:	3202      	adds	r2, #2
 801ebcc:	f104 010c 	add.w	r1, r4, #12
 801ebd0:	4680      	mov	r8, r0
 801ebd2:	0092      	lsls	r2, r2, #2
 801ebd4:	300c      	adds	r0, #12
 801ebd6:	f7fd ffb5 	bl	801cb44 <memcpy>
 801ebda:	4621      	mov	r1, r4
 801ebdc:	4630      	mov	r0, r6
 801ebde:	f7ff ffb7 	bl	801eb50 <_Bfree>
 801ebe2:	4644      	mov	r4, r8
 801ebe4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ebe8:	3501      	adds	r5, #1
 801ebea:	615f      	str	r7, [r3, #20]
 801ebec:	6125      	str	r5, [r4, #16]
 801ebee:	4620      	mov	r0, r4
 801ebf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ebf4 <__hi0bits>:
 801ebf4:	0c02      	lsrs	r2, r0, #16
 801ebf6:	0412      	lsls	r2, r2, #16
 801ebf8:	4603      	mov	r3, r0
 801ebfa:	b9b2      	cbnz	r2, 801ec2a <__hi0bits+0x36>
 801ebfc:	0403      	lsls	r3, r0, #16
 801ebfe:	2010      	movs	r0, #16
 801ec00:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801ec04:	bf04      	itt	eq
 801ec06:	021b      	lsleq	r3, r3, #8
 801ec08:	3008      	addeq	r0, #8
 801ec0a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801ec0e:	bf04      	itt	eq
 801ec10:	011b      	lsleq	r3, r3, #4
 801ec12:	3004      	addeq	r0, #4
 801ec14:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801ec18:	bf04      	itt	eq
 801ec1a:	009b      	lsleq	r3, r3, #2
 801ec1c:	3002      	addeq	r0, #2
 801ec1e:	2b00      	cmp	r3, #0
 801ec20:	db06      	blt.n	801ec30 <__hi0bits+0x3c>
 801ec22:	005b      	lsls	r3, r3, #1
 801ec24:	d503      	bpl.n	801ec2e <__hi0bits+0x3a>
 801ec26:	3001      	adds	r0, #1
 801ec28:	4770      	bx	lr
 801ec2a:	2000      	movs	r0, #0
 801ec2c:	e7e8      	b.n	801ec00 <__hi0bits+0xc>
 801ec2e:	2020      	movs	r0, #32
 801ec30:	4770      	bx	lr

0801ec32 <__lo0bits>:
 801ec32:	6803      	ldr	r3, [r0, #0]
 801ec34:	f013 0207 	ands.w	r2, r3, #7
 801ec38:	4601      	mov	r1, r0
 801ec3a:	d00b      	beq.n	801ec54 <__lo0bits+0x22>
 801ec3c:	07da      	lsls	r2, r3, #31
 801ec3e:	d423      	bmi.n	801ec88 <__lo0bits+0x56>
 801ec40:	0798      	lsls	r0, r3, #30
 801ec42:	bf49      	itett	mi
 801ec44:	085b      	lsrmi	r3, r3, #1
 801ec46:	089b      	lsrpl	r3, r3, #2
 801ec48:	2001      	movmi	r0, #1
 801ec4a:	600b      	strmi	r3, [r1, #0]
 801ec4c:	bf5c      	itt	pl
 801ec4e:	600b      	strpl	r3, [r1, #0]
 801ec50:	2002      	movpl	r0, #2
 801ec52:	4770      	bx	lr
 801ec54:	b298      	uxth	r0, r3
 801ec56:	b9a8      	cbnz	r0, 801ec84 <__lo0bits+0x52>
 801ec58:	0c1b      	lsrs	r3, r3, #16
 801ec5a:	2010      	movs	r0, #16
 801ec5c:	f013 0fff 	tst.w	r3, #255	; 0xff
 801ec60:	bf04      	itt	eq
 801ec62:	0a1b      	lsreq	r3, r3, #8
 801ec64:	3008      	addeq	r0, #8
 801ec66:	071a      	lsls	r2, r3, #28
 801ec68:	bf04      	itt	eq
 801ec6a:	091b      	lsreq	r3, r3, #4
 801ec6c:	3004      	addeq	r0, #4
 801ec6e:	079a      	lsls	r2, r3, #30
 801ec70:	bf04      	itt	eq
 801ec72:	089b      	lsreq	r3, r3, #2
 801ec74:	3002      	addeq	r0, #2
 801ec76:	07da      	lsls	r2, r3, #31
 801ec78:	d402      	bmi.n	801ec80 <__lo0bits+0x4e>
 801ec7a:	085b      	lsrs	r3, r3, #1
 801ec7c:	d006      	beq.n	801ec8c <__lo0bits+0x5a>
 801ec7e:	3001      	adds	r0, #1
 801ec80:	600b      	str	r3, [r1, #0]
 801ec82:	4770      	bx	lr
 801ec84:	4610      	mov	r0, r2
 801ec86:	e7e9      	b.n	801ec5c <__lo0bits+0x2a>
 801ec88:	2000      	movs	r0, #0
 801ec8a:	4770      	bx	lr
 801ec8c:	2020      	movs	r0, #32
 801ec8e:	4770      	bx	lr

0801ec90 <__i2b>:
 801ec90:	b510      	push	{r4, lr}
 801ec92:	460c      	mov	r4, r1
 801ec94:	2101      	movs	r1, #1
 801ec96:	f7ff ff27 	bl	801eae8 <_Balloc>
 801ec9a:	2201      	movs	r2, #1
 801ec9c:	6144      	str	r4, [r0, #20]
 801ec9e:	6102      	str	r2, [r0, #16]
 801eca0:	bd10      	pop	{r4, pc}

0801eca2 <__multiply>:
 801eca2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801eca6:	4614      	mov	r4, r2
 801eca8:	690a      	ldr	r2, [r1, #16]
 801ecaa:	6923      	ldr	r3, [r4, #16]
 801ecac:	429a      	cmp	r2, r3
 801ecae:	bfb8      	it	lt
 801ecb0:	460b      	movlt	r3, r1
 801ecb2:	4689      	mov	r9, r1
 801ecb4:	bfbc      	itt	lt
 801ecb6:	46a1      	movlt	r9, r4
 801ecb8:	461c      	movlt	r4, r3
 801ecba:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801ecbe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801ecc2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801ecc6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801ecca:	eb07 060a 	add.w	r6, r7, sl
 801ecce:	429e      	cmp	r6, r3
 801ecd0:	bfc8      	it	gt
 801ecd2:	3101      	addgt	r1, #1
 801ecd4:	f7ff ff08 	bl	801eae8 <_Balloc>
 801ecd8:	f100 0514 	add.w	r5, r0, #20
 801ecdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801ece0:	462b      	mov	r3, r5
 801ece2:	2200      	movs	r2, #0
 801ece4:	4543      	cmp	r3, r8
 801ece6:	d316      	bcc.n	801ed16 <__multiply+0x74>
 801ece8:	f104 0214 	add.w	r2, r4, #20
 801ecec:	f109 0114 	add.w	r1, r9, #20
 801ecf0:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801ecf4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801ecf8:	9301      	str	r3, [sp, #4]
 801ecfa:	9c01      	ldr	r4, [sp, #4]
 801ecfc:	4294      	cmp	r4, r2
 801ecfe:	4613      	mov	r3, r2
 801ed00:	d80c      	bhi.n	801ed1c <__multiply+0x7a>
 801ed02:	2e00      	cmp	r6, #0
 801ed04:	dd03      	ble.n	801ed0e <__multiply+0x6c>
 801ed06:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ed0a:	2b00      	cmp	r3, #0
 801ed0c:	d054      	beq.n	801edb8 <__multiply+0x116>
 801ed0e:	6106      	str	r6, [r0, #16]
 801ed10:	b003      	add	sp, #12
 801ed12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed16:	f843 2b04 	str.w	r2, [r3], #4
 801ed1a:	e7e3      	b.n	801ece4 <__multiply+0x42>
 801ed1c:	f8b3 a000 	ldrh.w	sl, [r3]
 801ed20:	3204      	adds	r2, #4
 801ed22:	f1ba 0f00 	cmp.w	sl, #0
 801ed26:	d020      	beq.n	801ed6a <__multiply+0xc8>
 801ed28:	46ae      	mov	lr, r5
 801ed2a:	4689      	mov	r9, r1
 801ed2c:	f04f 0c00 	mov.w	ip, #0
 801ed30:	f859 4b04 	ldr.w	r4, [r9], #4
 801ed34:	f8be b000 	ldrh.w	fp, [lr]
 801ed38:	b2a3      	uxth	r3, r4
 801ed3a:	fb0a b303 	mla	r3, sl, r3, fp
 801ed3e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801ed42:	f8de 4000 	ldr.w	r4, [lr]
 801ed46:	4463      	add	r3, ip
 801ed48:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801ed4c:	fb0a c40b 	mla	r4, sl, fp, ip
 801ed50:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801ed54:	b29b      	uxth	r3, r3
 801ed56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801ed5a:	454f      	cmp	r7, r9
 801ed5c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801ed60:	f84e 3b04 	str.w	r3, [lr], #4
 801ed64:	d8e4      	bhi.n	801ed30 <__multiply+0x8e>
 801ed66:	f8ce c000 	str.w	ip, [lr]
 801ed6a:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 801ed6e:	f1b9 0f00 	cmp.w	r9, #0
 801ed72:	d01f      	beq.n	801edb4 <__multiply+0x112>
 801ed74:	682b      	ldr	r3, [r5, #0]
 801ed76:	46ae      	mov	lr, r5
 801ed78:	468c      	mov	ip, r1
 801ed7a:	f04f 0a00 	mov.w	sl, #0
 801ed7e:	f8bc 4000 	ldrh.w	r4, [ip]
 801ed82:	f8be b002 	ldrh.w	fp, [lr, #2]
 801ed86:	fb09 b404 	mla	r4, r9, r4, fp
 801ed8a:	44a2      	add	sl, r4
 801ed8c:	b29b      	uxth	r3, r3
 801ed8e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 801ed92:	f84e 3b04 	str.w	r3, [lr], #4
 801ed96:	f85c 3b04 	ldr.w	r3, [ip], #4
 801ed9a:	f8be 4000 	ldrh.w	r4, [lr]
 801ed9e:	0c1b      	lsrs	r3, r3, #16
 801eda0:	fb09 4303 	mla	r3, r9, r3, r4
 801eda4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 801eda8:	4567      	cmp	r7, ip
 801edaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801edae:	d8e6      	bhi.n	801ed7e <__multiply+0xdc>
 801edb0:	f8ce 3000 	str.w	r3, [lr]
 801edb4:	3504      	adds	r5, #4
 801edb6:	e7a0      	b.n	801ecfa <__multiply+0x58>
 801edb8:	3e01      	subs	r6, #1
 801edba:	e7a2      	b.n	801ed02 <__multiply+0x60>

0801edbc <__pow5mult>:
 801edbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801edc0:	4615      	mov	r5, r2
 801edc2:	f012 0203 	ands.w	r2, r2, #3
 801edc6:	4606      	mov	r6, r0
 801edc8:	460f      	mov	r7, r1
 801edca:	d007      	beq.n	801eddc <__pow5mult+0x20>
 801edcc:	3a01      	subs	r2, #1
 801edce:	4c21      	ldr	r4, [pc, #132]	; (801ee54 <__pow5mult+0x98>)
 801edd0:	2300      	movs	r3, #0
 801edd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801edd6:	f7ff fed2 	bl	801eb7e <__multadd>
 801edda:	4607      	mov	r7, r0
 801eddc:	10ad      	asrs	r5, r5, #2
 801edde:	d035      	beq.n	801ee4c <__pow5mult+0x90>
 801ede0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801ede2:	b93c      	cbnz	r4, 801edf4 <__pow5mult+0x38>
 801ede4:	2010      	movs	r0, #16
 801ede6:	f7fd fc8f 	bl	801c708 <malloc>
 801edea:	6270      	str	r0, [r6, #36]	; 0x24
 801edec:	6044      	str	r4, [r0, #4]
 801edee:	6084      	str	r4, [r0, #8]
 801edf0:	6004      	str	r4, [r0, #0]
 801edf2:	60c4      	str	r4, [r0, #12]
 801edf4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801edf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801edfc:	b94c      	cbnz	r4, 801ee12 <__pow5mult+0x56>
 801edfe:	f240 2171 	movw	r1, #625	; 0x271
 801ee02:	4630      	mov	r0, r6
 801ee04:	f7ff ff44 	bl	801ec90 <__i2b>
 801ee08:	2300      	movs	r3, #0
 801ee0a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ee0e:	4604      	mov	r4, r0
 801ee10:	6003      	str	r3, [r0, #0]
 801ee12:	f04f 0800 	mov.w	r8, #0
 801ee16:	07eb      	lsls	r3, r5, #31
 801ee18:	d50a      	bpl.n	801ee30 <__pow5mult+0x74>
 801ee1a:	4639      	mov	r1, r7
 801ee1c:	4622      	mov	r2, r4
 801ee1e:	4630      	mov	r0, r6
 801ee20:	f7ff ff3f 	bl	801eca2 <__multiply>
 801ee24:	4639      	mov	r1, r7
 801ee26:	4681      	mov	r9, r0
 801ee28:	4630      	mov	r0, r6
 801ee2a:	f7ff fe91 	bl	801eb50 <_Bfree>
 801ee2e:	464f      	mov	r7, r9
 801ee30:	106d      	asrs	r5, r5, #1
 801ee32:	d00b      	beq.n	801ee4c <__pow5mult+0x90>
 801ee34:	6820      	ldr	r0, [r4, #0]
 801ee36:	b938      	cbnz	r0, 801ee48 <__pow5mult+0x8c>
 801ee38:	4622      	mov	r2, r4
 801ee3a:	4621      	mov	r1, r4
 801ee3c:	4630      	mov	r0, r6
 801ee3e:	f7ff ff30 	bl	801eca2 <__multiply>
 801ee42:	6020      	str	r0, [r4, #0]
 801ee44:	f8c0 8000 	str.w	r8, [r0]
 801ee48:	4604      	mov	r4, r0
 801ee4a:	e7e4      	b.n	801ee16 <__pow5mult+0x5a>
 801ee4c:	4638      	mov	r0, r7
 801ee4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ee52:	bf00      	nop
 801ee54:	08023c48 	.word	0x08023c48

0801ee58 <__lshift>:
 801ee58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ee5c:	460c      	mov	r4, r1
 801ee5e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ee62:	6923      	ldr	r3, [r4, #16]
 801ee64:	6849      	ldr	r1, [r1, #4]
 801ee66:	eb0a 0903 	add.w	r9, sl, r3
 801ee6a:	68a3      	ldr	r3, [r4, #8]
 801ee6c:	4607      	mov	r7, r0
 801ee6e:	4616      	mov	r6, r2
 801ee70:	f109 0501 	add.w	r5, r9, #1
 801ee74:	42ab      	cmp	r3, r5
 801ee76:	db31      	blt.n	801eedc <__lshift+0x84>
 801ee78:	4638      	mov	r0, r7
 801ee7a:	f7ff fe35 	bl	801eae8 <_Balloc>
 801ee7e:	2200      	movs	r2, #0
 801ee80:	4680      	mov	r8, r0
 801ee82:	f100 0314 	add.w	r3, r0, #20
 801ee86:	4611      	mov	r1, r2
 801ee88:	4552      	cmp	r2, sl
 801ee8a:	db2a      	blt.n	801eee2 <__lshift+0x8a>
 801ee8c:	6920      	ldr	r0, [r4, #16]
 801ee8e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ee92:	f104 0114 	add.w	r1, r4, #20
 801ee96:	f016 021f 	ands.w	r2, r6, #31
 801ee9a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801ee9e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 801eea2:	d022      	beq.n	801eeea <__lshift+0x92>
 801eea4:	f1c2 0c20 	rsb	ip, r2, #32
 801eea8:	2000      	movs	r0, #0
 801eeaa:	680e      	ldr	r6, [r1, #0]
 801eeac:	4096      	lsls	r6, r2
 801eeae:	4330      	orrs	r0, r6
 801eeb0:	f843 0b04 	str.w	r0, [r3], #4
 801eeb4:	f851 0b04 	ldr.w	r0, [r1], #4
 801eeb8:	458e      	cmp	lr, r1
 801eeba:	fa20 f00c 	lsr.w	r0, r0, ip
 801eebe:	d8f4      	bhi.n	801eeaa <__lshift+0x52>
 801eec0:	6018      	str	r0, [r3, #0]
 801eec2:	b108      	cbz	r0, 801eec8 <__lshift+0x70>
 801eec4:	f109 0502 	add.w	r5, r9, #2
 801eec8:	3d01      	subs	r5, #1
 801eeca:	4638      	mov	r0, r7
 801eecc:	f8c8 5010 	str.w	r5, [r8, #16]
 801eed0:	4621      	mov	r1, r4
 801eed2:	f7ff fe3d 	bl	801eb50 <_Bfree>
 801eed6:	4640      	mov	r0, r8
 801eed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eedc:	3101      	adds	r1, #1
 801eede:	005b      	lsls	r3, r3, #1
 801eee0:	e7c8      	b.n	801ee74 <__lshift+0x1c>
 801eee2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801eee6:	3201      	adds	r2, #1
 801eee8:	e7ce      	b.n	801ee88 <__lshift+0x30>
 801eeea:	3b04      	subs	r3, #4
 801eeec:	f851 2b04 	ldr.w	r2, [r1], #4
 801eef0:	f843 2f04 	str.w	r2, [r3, #4]!
 801eef4:	458e      	cmp	lr, r1
 801eef6:	d8f9      	bhi.n	801eeec <__lshift+0x94>
 801eef8:	e7e6      	b.n	801eec8 <__lshift+0x70>

0801eefa <__mcmp>:
 801eefa:	6903      	ldr	r3, [r0, #16]
 801eefc:	690a      	ldr	r2, [r1, #16]
 801eefe:	1a9b      	subs	r3, r3, r2
 801ef00:	b530      	push	{r4, r5, lr}
 801ef02:	d10c      	bne.n	801ef1e <__mcmp+0x24>
 801ef04:	0092      	lsls	r2, r2, #2
 801ef06:	3014      	adds	r0, #20
 801ef08:	3114      	adds	r1, #20
 801ef0a:	1884      	adds	r4, r0, r2
 801ef0c:	4411      	add	r1, r2
 801ef0e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801ef12:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801ef16:	4295      	cmp	r5, r2
 801ef18:	d003      	beq.n	801ef22 <__mcmp+0x28>
 801ef1a:	d305      	bcc.n	801ef28 <__mcmp+0x2e>
 801ef1c:	2301      	movs	r3, #1
 801ef1e:	4618      	mov	r0, r3
 801ef20:	bd30      	pop	{r4, r5, pc}
 801ef22:	42a0      	cmp	r0, r4
 801ef24:	d3f3      	bcc.n	801ef0e <__mcmp+0x14>
 801ef26:	e7fa      	b.n	801ef1e <__mcmp+0x24>
 801ef28:	f04f 33ff 	mov.w	r3, #4294967295
 801ef2c:	e7f7      	b.n	801ef1e <__mcmp+0x24>

0801ef2e <__mdiff>:
 801ef2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ef32:	460d      	mov	r5, r1
 801ef34:	4607      	mov	r7, r0
 801ef36:	4611      	mov	r1, r2
 801ef38:	4628      	mov	r0, r5
 801ef3a:	4614      	mov	r4, r2
 801ef3c:	f7ff ffdd 	bl	801eefa <__mcmp>
 801ef40:	1e06      	subs	r6, r0, #0
 801ef42:	d108      	bne.n	801ef56 <__mdiff+0x28>
 801ef44:	4631      	mov	r1, r6
 801ef46:	4638      	mov	r0, r7
 801ef48:	f7ff fdce 	bl	801eae8 <_Balloc>
 801ef4c:	2301      	movs	r3, #1
 801ef4e:	6103      	str	r3, [r0, #16]
 801ef50:	6146      	str	r6, [r0, #20]
 801ef52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ef56:	bfa4      	itt	ge
 801ef58:	4623      	movge	r3, r4
 801ef5a:	462c      	movge	r4, r5
 801ef5c:	4638      	mov	r0, r7
 801ef5e:	6861      	ldr	r1, [r4, #4]
 801ef60:	bfa6      	itte	ge
 801ef62:	461d      	movge	r5, r3
 801ef64:	2600      	movge	r6, #0
 801ef66:	2601      	movlt	r6, #1
 801ef68:	f7ff fdbe 	bl	801eae8 <_Balloc>
 801ef6c:	692b      	ldr	r3, [r5, #16]
 801ef6e:	60c6      	str	r6, [r0, #12]
 801ef70:	6926      	ldr	r6, [r4, #16]
 801ef72:	f105 0914 	add.w	r9, r5, #20
 801ef76:	f104 0214 	add.w	r2, r4, #20
 801ef7a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801ef7e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801ef82:	f100 0514 	add.w	r5, r0, #20
 801ef86:	f04f 0c00 	mov.w	ip, #0
 801ef8a:	f852 ab04 	ldr.w	sl, [r2], #4
 801ef8e:	f859 4b04 	ldr.w	r4, [r9], #4
 801ef92:	fa1c f18a 	uxtah	r1, ip, sl
 801ef96:	b2a3      	uxth	r3, r4
 801ef98:	1ac9      	subs	r1, r1, r3
 801ef9a:	0c23      	lsrs	r3, r4, #16
 801ef9c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801efa0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801efa4:	b289      	uxth	r1, r1
 801efa6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801efaa:	45c8      	cmp	r8, r9
 801efac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801efb0:	4696      	mov	lr, r2
 801efb2:	f845 3b04 	str.w	r3, [r5], #4
 801efb6:	d8e8      	bhi.n	801ef8a <__mdiff+0x5c>
 801efb8:	45be      	cmp	lr, r7
 801efba:	d305      	bcc.n	801efc8 <__mdiff+0x9a>
 801efbc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801efc0:	b18b      	cbz	r3, 801efe6 <__mdiff+0xb8>
 801efc2:	6106      	str	r6, [r0, #16]
 801efc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801efc8:	f85e 1b04 	ldr.w	r1, [lr], #4
 801efcc:	fa1c f381 	uxtah	r3, ip, r1
 801efd0:	141a      	asrs	r2, r3, #16
 801efd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801efd6:	b29b      	uxth	r3, r3
 801efd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801efdc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801efe0:	f845 3b04 	str.w	r3, [r5], #4
 801efe4:	e7e8      	b.n	801efb8 <__mdiff+0x8a>
 801efe6:	3e01      	subs	r6, #1
 801efe8:	e7e8      	b.n	801efbc <__mdiff+0x8e>

0801efea <__d2b>:
 801efea:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801efee:	460e      	mov	r6, r1
 801eff0:	2101      	movs	r1, #1
 801eff2:	ec59 8b10 	vmov	r8, r9, d0
 801eff6:	4615      	mov	r5, r2
 801eff8:	f7ff fd76 	bl	801eae8 <_Balloc>
 801effc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801f000:	4607      	mov	r7, r0
 801f002:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f006:	bb34      	cbnz	r4, 801f056 <__d2b+0x6c>
 801f008:	9301      	str	r3, [sp, #4]
 801f00a:	f1b8 0f00 	cmp.w	r8, #0
 801f00e:	d027      	beq.n	801f060 <__d2b+0x76>
 801f010:	a802      	add	r0, sp, #8
 801f012:	f840 8d08 	str.w	r8, [r0, #-8]!
 801f016:	f7ff fe0c 	bl	801ec32 <__lo0bits>
 801f01a:	9900      	ldr	r1, [sp, #0]
 801f01c:	b1f0      	cbz	r0, 801f05c <__d2b+0x72>
 801f01e:	9a01      	ldr	r2, [sp, #4]
 801f020:	f1c0 0320 	rsb	r3, r0, #32
 801f024:	fa02 f303 	lsl.w	r3, r2, r3
 801f028:	430b      	orrs	r3, r1
 801f02a:	40c2      	lsrs	r2, r0
 801f02c:	617b      	str	r3, [r7, #20]
 801f02e:	9201      	str	r2, [sp, #4]
 801f030:	9b01      	ldr	r3, [sp, #4]
 801f032:	61bb      	str	r3, [r7, #24]
 801f034:	2b00      	cmp	r3, #0
 801f036:	bf14      	ite	ne
 801f038:	2102      	movne	r1, #2
 801f03a:	2101      	moveq	r1, #1
 801f03c:	6139      	str	r1, [r7, #16]
 801f03e:	b1c4      	cbz	r4, 801f072 <__d2b+0x88>
 801f040:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801f044:	4404      	add	r4, r0
 801f046:	6034      	str	r4, [r6, #0]
 801f048:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801f04c:	6028      	str	r0, [r5, #0]
 801f04e:	4638      	mov	r0, r7
 801f050:	b003      	add	sp, #12
 801f052:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f056:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801f05a:	e7d5      	b.n	801f008 <__d2b+0x1e>
 801f05c:	6179      	str	r1, [r7, #20]
 801f05e:	e7e7      	b.n	801f030 <__d2b+0x46>
 801f060:	a801      	add	r0, sp, #4
 801f062:	f7ff fde6 	bl	801ec32 <__lo0bits>
 801f066:	9b01      	ldr	r3, [sp, #4]
 801f068:	617b      	str	r3, [r7, #20]
 801f06a:	2101      	movs	r1, #1
 801f06c:	6139      	str	r1, [r7, #16]
 801f06e:	3020      	adds	r0, #32
 801f070:	e7e5      	b.n	801f03e <__d2b+0x54>
 801f072:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801f076:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801f07a:	6030      	str	r0, [r6, #0]
 801f07c:	6918      	ldr	r0, [r3, #16]
 801f07e:	f7ff fdb9 	bl	801ebf4 <__hi0bits>
 801f082:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801f086:	e7e1      	b.n	801f04c <__d2b+0x62>

0801f088 <__ssprint_r>:
 801f088:	6893      	ldr	r3, [r2, #8]
 801f08a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f08e:	4681      	mov	r9, r0
 801f090:	460c      	mov	r4, r1
 801f092:	4617      	mov	r7, r2
 801f094:	2b00      	cmp	r3, #0
 801f096:	d060      	beq.n	801f15a <__ssprint_r+0xd2>
 801f098:	f04f 0b00 	mov.w	fp, #0
 801f09c:	f8d2 a000 	ldr.w	sl, [r2]
 801f0a0:	465e      	mov	r6, fp
 801f0a2:	b356      	cbz	r6, 801f0fa <__ssprint_r+0x72>
 801f0a4:	68a3      	ldr	r3, [r4, #8]
 801f0a6:	429e      	cmp	r6, r3
 801f0a8:	d344      	bcc.n	801f134 <__ssprint_r+0xac>
 801f0aa:	89a2      	ldrh	r2, [r4, #12]
 801f0ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801f0b0:	d03e      	beq.n	801f130 <__ssprint_r+0xa8>
 801f0b2:	6825      	ldr	r5, [r4, #0]
 801f0b4:	6921      	ldr	r1, [r4, #16]
 801f0b6:	eba5 0801 	sub.w	r8, r5, r1
 801f0ba:	6965      	ldr	r5, [r4, #20]
 801f0bc:	2302      	movs	r3, #2
 801f0be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801f0c2:	fb95 f5f3 	sdiv	r5, r5, r3
 801f0c6:	f108 0301 	add.w	r3, r8, #1
 801f0ca:	4433      	add	r3, r6
 801f0cc:	429d      	cmp	r5, r3
 801f0ce:	bf38      	it	cc
 801f0d0:	461d      	movcc	r5, r3
 801f0d2:	0553      	lsls	r3, r2, #21
 801f0d4:	d546      	bpl.n	801f164 <__ssprint_r+0xdc>
 801f0d6:	4629      	mov	r1, r5
 801f0d8:	4648      	mov	r0, r9
 801f0da:	f7fd fb25 	bl	801c728 <_malloc_r>
 801f0de:	b998      	cbnz	r0, 801f108 <__ssprint_r+0x80>
 801f0e0:	230c      	movs	r3, #12
 801f0e2:	f8c9 3000 	str.w	r3, [r9]
 801f0e6:	89a3      	ldrh	r3, [r4, #12]
 801f0e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f0ec:	81a3      	strh	r3, [r4, #12]
 801f0ee:	2300      	movs	r3, #0
 801f0f0:	60bb      	str	r3, [r7, #8]
 801f0f2:	607b      	str	r3, [r7, #4]
 801f0f4:	f04f 30ff 	mov.w	r0, #4294967295
 801f0f8:	e031      	b.n	801f15e <__ssprint_r+0xd6>
 801f0fa:	f8da b000 	ldr.w	fp, [sl]
 801f0fe:	f8da 6004 	ldr.w	r6, [sl, #4]
 801f102:	f10a 0a08 	add.w	sl, sl, #8
 801f106:	e7cc      	b.n	801f0a2 <__ssprint_r+0x1a>
 801f108:	4642      	mov	r2, r8
 801f10a:	6921      	ldr	r1, [r4, #16]
 801f10c:	9001      	str	r0, [sp, #4]
 801f10e:	f7fd fd19 	bl	801cb44 <memcpy>
 801f112:	89a2      	ldrh	r2, [r4, #12]
 801f114:	9b01      	ldr	r3, [sp, #4]
 801f116:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801f11a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801f11e:	81a2      	strh	r2, [r4, #12]
 801f120:	6123      	str	r3, [r4, #16]
 801f122:	6165      	str	r5, [r4, #20]
 801f124:	4443      	add	r3, r8
 801f126:	eba5 0508 	sub.w	r5, r5, r8
 801f12a:	6023      	str	r3, [r4, #0]
 801f12c:	60a5      	str	r5, [r4, #8]
 801f12e:	4633      	mov	r3, r6
 801f130:	429e      	cmp	r6, r3
 801f132:	d200      	bcs.n	801f136 <__ssprint_r+0xae>
 801f134:	4633      	mov	r3, r6
 801f136:	461a      	mov	r2, r3
 801f138:	4659      	mov	r1, fp
 801f13a:	6820      	ldr	r0, [r4, #0]
 801f13c:	9301      	str	r3, [sp, #4]
 801f13e:	f000 f85c 	bl	801f1fa <memmove>
 801f142:	68a2      	ldr	r2, [r4, #8]
 801f144:	9b01      	ldr	r3, [sp, #4]
 801f146:	1ad2      	subs	r2, r2, r3
 801f148:	60a2      	str	r2, [r4, #8]
 801f14a:	6822      	ldr	r2, [r4, #0]
 801f14c:	4413      	add	r3, r2
 801f14e:	6023      	str	r3, [r4, #0]
 801f150:	68bb      	ldr	r3, [r7, #8]
 801f152:	1b9e      	subs	r6, r3, r6
 801f154:	60be      	str	r6, [r7, #8]
 801f156:	2e00      	cmp	r6, #0
 801f158:	d1cf      	bne.n	801f0fa <__ssprint_r+0x72>
 801f15a:	2000      	movs	r0, #0
 801f15c:	6078      	str	r0, [r7, #4]
 801f15e:	b003      	add	sp, #12
 801f160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f164:	462a      	mov	r2, r5
 801f166:	4648      	mov	r0, r9
 801f168:	f000 f862 	bl	801f230 <_realloc_r>
 801f16c:	4603      	mov	r3, r0
 801f16e:	2800      	cmp	r0, #0
 801f170:	d1d6      	bne.n	801f120 <__ssprint_r+0x98>
 801f172:	6921      	ldr	r1, [r4, #16]
 801f174:	4648      	mov	r0, r9
 801f176:	f7ff fbeb 	bl	801e950 <_free_r>
 801f17a:	e7b1      	b.n	801f0e0 <__ssprint_r+0x58>

0801f17c <_calloc_r>:
 801f17c:	b510      	push	{r4, lr}
 801f17e:	4351      	muls	r1, r2
 801f180:	f7fd fad2 	bl	801c728 <_malloc_r>
 801f184:	4604      	mov	r4, r0
 801f186:	b198      	cbz	r0, 801f1b0 <_calloc_r+0x34>
 801f188:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801f18c:	f022 0203 	bic.w	r2, r2, #3
 801f190:	3a04      	subs	r2, #4
 801f192:	2a24      	cmp	r2, #36	; 0x24
 801f194:	d81b      	bhi.n	801f1ce <_calloc_r+0x52>
 801f196:	2a13      	cmp	r2, #19
 801f198:	d917      	bls.n	801f1ca <_calloc_r+0x4e>
 801f19a:	2100      	movs	r1, #0
 801f19c:	2a1b      	cmp	r2, #27
 801f19e:	6001      	str	r1, [r0, #0]
 801f1a0:	6041      	str	r1, [r0, #4]
 801f1a2:	d807      	bhi.n	801f1b4 <_calloc_r+0x38>
 801f1a4:	f100 0308 	add.w	r3, r0, #8
 801f1a8:	2200      	movs	r2, #0
 801f1aa:	601a      	str	r2, [r3, #0]
 801f1ac:	605a      	str	r2, [r3, #4]
 801f1ae:	609a      	str	r2, [r3, #8]
 801f1b0:	4620      	mov	r0, r4
 801f1b2:	bd10      	pop	{r4, pc}
 801f1b4:	2a24      	cmp	r2, #36	; 0x24
 801f1b6:	6081      	str	r1, [r0, #8]
 801f1b8:	60c1      	str	r1, [r0, #12]
 801f1ba:	bf11      	iteee	ne
 801f1bc:	f100 0310 	addne.w	r3, r0, #16
 801f1c0:	6101      	streq	r1, [r0, #16]
 801f1c2:	f100 0318 	addeq.w	r3, r0, #24
 801f1c6:	6141      	streq	r1, [r0, #20]
 801f1c8:	e7ee      	b.n	801f1a8 <_calloc_r+0x2c>
 801f1ca:	4603      	mov	r3, r0
 801f1cc:	e7ec      	b.n	801f1a8 <_calloc_r+0x2c>
 801f1ce:	2100      	movs	r1, #0
 801f1d0:	f7fd fcc3 	bl	801cb5a <memset>
 801f1d4:	e7ec      	b.n	801f1b0 <_calloc_r+0x34>

0801f1d6 <__ascii_mbtowc>:
 801f1d6:	b082      	sub	sp, #8
 801f1d8:	b901      	cbnz	r1, 801f1dc <__ascii_mbtowc+0x6>
 801f1da:	a901      	add	r1, sp, #4
 801f1dc:	b142      	cbz	r2, 801f1f0 <__ascii_mbtowc+0x1a>
 801f1de:	b14b      	cbz	r3, 801f1f4 <__ascii_mbtowc+0x1e>
 801f1e0:	7813      	ldrb	r3, [r2, #0]
 801f1e2:	600b      	str	r3, [r1, #0]
 801f1e4:	7812      	ldrb	r2, [r2, #0]
 801f1e6:	1c10      	adds	r0, r2, #0
 801f1e8:	bf18      	it	ne
 801f1ea:	2001      	movne	r0, #1
 801f1ec:	b002      	add	sp, #8
 801f1ee:	4770      	bx	lr
 801f1f0:	4610      	mov	r0, r2
 801f1f2:	e7fb      	b.n	801f1ec <__ascii_mbtowc+0x16>
 801f1f4:	f06f 0001 	mvn.w	r0, #1
 801f1f8:	e7f8      	b.n	801f1ec <__ascii_mbtowc+0x16>

0801f1fa <memmove>:
 801f1fa:	4288      	cmp	r0, r1
 801f1fc:	b510      	push	{r4, lr}
 801f1fe:	eb01 0302 	add.w	r3, r1, r2
 801f202:	d803      	bhi.n	801f20c <memmove+0x12>
 801f204:	1e42      	subs	r2, r0, #1
 801f206:	4299      	cmp	r1, r3
 801f208:	d10c      	bne.n	801f224 <memmove+0x2a>
 801f20a:	bd10      	pop	{r4, pc}
 801f20c:	4298      	cmp	r0, r3
 801f20e:	d2f9      	bcs.n	801f204 <memmove+0xa>
 801f210:	1881      	adds	r1, r0, r2
 801f212:	1ad2      	subs	r2, r2, r3
 801f214:	42d3      	cmn	r3, r2
 801f216:	d100      	bne.n	801f21a <memmove+0x20>
 801f218:	bd10      	pop	{r4, pc}
 801f21a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801f21e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801f222:	e7f7      	b.n	801f214 <memmove+0x1a>
 801f224:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f228:	f802 4f01 	strb.w	r4, [r2, #1]!
 801f22c:	e7eb      	b.n	801f206 <memmove+0xc>
	...

0801f230 <_realloc_r>:
 801f230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f234:	4682      	mov	sl, r0
 801f236:	460c      	mov	r4, r1
 801f238:	b929      	cbnz	r1, 801f246 <_realloc_r+0x16>
 801f23a:	4611      	mov	r1, r2
 801f23c:	b003      	add	sp, #12
 801f23e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f242:	f7fd ba71 	b.w	801c728 <_malloc_r>
 801f246:	9201      	str	r2, [sp, #4]
 801f248:	f7fd fc90 	bl	801cb6c <__malloc_lock>
 801f24c:	9a01      	ldr	r2, [sp, #4]
 801f24e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 801f252:	f102 080b 	add.w	r8, r2, #11
 801f256:	f1b8 0f16 	cmp.w	r8, #22
 801f25a:	f1a4 0908 	sub.w	r9, r4, #8
 801f25e:	f025 0603 	bic.w	r6, r5, #3
 801f262:	d90a      	bls.n	801f27a <_realloc_r+0x4a>
 801f264:	f038 0807 	bics.w	r8, r8, #7
 801f268:	d509      	bpl.n	801f27e <_realloc_r+0x4e>
 801f26a:	230c      	movs	r3, #12
 801f26c:	f8ca 3000 	str.w	r3, [sl]
 801f270:	2700      	movs	r7, #0
 801f272:	4638      	mov	r0, r7
 801f274:	b003      	add	sp, #12
 801f276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f27a:	f04f 0810 	mov.w	r8, #16
 801f27e:	4590      	cmp	r8, r2
 801f280:	d3f3      	bcc.n	801f26a <_realloc_r+0x3a>
 801f282:	45b0      	cmp	r8, r6
 801f284:	f340 8145 	ble.w	801f512 <_realloc_r+0x2e2>
 801f288:	4ba8      	ldr	r3, [pc, #672]	; (801f52c <_realloc_r+0x2fc>)
 801f28a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 801f28e:	eb09 0106 	add.w	r1, r9, r6
 801f292:	4571      	cmp	r1, lr
 801f294:	469b      	mov	fp, r3
 801f296:	684b      	ldr	r3, [r1, #4]
 801f298:	d005      	beq.n	801f2a6 <_realloc_r+0x76>
 801f29a:	f023 0001 	bic.w	r0, r3, #1
 801f29e:	4408      	add	r0, r1
 801f2a0:	6840      	ldr	r0, [r0, #4]
 801f2a2:	07c7      	lsls	r7, r0, #31
 801f2a4:	d447      	bmi.n	801f336 <_realloc_r+0x106>
 801f2a6:	f023 0303 	bic.w	r3, r3, #3
 801f2aa:	4571      	cmp	r1, lr
 801f2ac:	eb06 0703 	add.w	r7, r6, r3
 801f2b0:	d119      	bne.n	801f2e6 <_realloc_r+0xb6>
 801f2b2:	f108 0010 	add.w	r0, r8, #16
 801f2b6:	4287      	cmp	r7, r0
 801f2b8:	db3f      	blt.n	801f33a <_realloc_r+0x10a>
 801f2ba:	eb09 0308 	add.w	r3, r9, r8
 801f2be:	eba7 0708 	sub.w	r7, r7, r8
 801f2c2:	f047 0701 	orr.w	r7, r7, #1
 801f2c6:	f8cb 3008 	str.w	r3, [fp, #8]
 801f2ca:	605f      	str	r7, [r3, #4]
 801f2cc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801f2d0:	f003 0301 	and.w	r3, r3, #1
 801f2d4:	ea43 0308 	orr.w	r3, r3, r8
 801f2d8:	f844 3c04 	str.w	r3, [r4, #-4]
 801f2dc:	4650      	mov	r0, sl
 801f2de:	f7fd fc4b 	bl	801cb78 <__malloc_unlock>
 801f2e2:	4627      	mov	r7, r4
 801f2e4:	e7c5      	b.n	801f272 <_realloc_r+0x42>
 801f2e6:	45b8      	cmp	r8, r7
 801f2e8:	dc27      	bgt.n	801f33a <_realloc_r+0x10a>
 801f2ea:	68cb      	ldr	r3, [r1, #12]
 801f2ec:	688a      	ldr	r2, [r1, #8]
 801f2ee:	60d3      	str	r3, [r2, #12]
 801f2f0:	609a      	str	r2, [r3, #8]
 801f2f2:	eba7 0008 	sub.w	r0, r7, r8
 801f2f6:	280f      	cmp	r0, #15
 801f2f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801f2fc:	eb09 0207 	add.w	r2, r9, r7
 801f300:	f240 8109 	bls.w	801f516 <_realloc_r+0x2e6>
 801f304:	eb09 0108 	add.w	r1, r9, r8
 801f308:	f003 0301 	and.w	r3, r3, #1
 801f30c:	ea43 0308 	orr.w	r3, r3, r8
 801f310:	f040 0001 	orr.w	r0, r0, #1
 801f314:	f8c9 3004 	str.w	r3, [r9, #4]
 801f318:	6048      	str	r0, [r1, #4]
 801f31a:	6853      	ldr	r3, [r2, #4]
 801f31c:	f043 0301 	orr.w	r3, r3, #1
 801f320:	6053      	str	r3, [r2, #4]
 801f322:	3108      	adds	r1, #8
 801f324:	4650      	mov	r0, sl
 801f326:	f7ff fb13 	bl	801e950 <_free_r>
 801f32a:	4650      	mov	r0, sl
 801f32c:	f7fd fc24 	bl	801cb78 <__malloc_unlock>
 801f330:	f109 0708 	add.w	r7, r9, #8
 801f334:	e79d      	b.n	801f272 <_realloc_r+0x42>
 801f336:	2300      	movs	r3, #0
 801f338:	4619      	mov	r1, r3
 801f33a:	07e8      	lsls	r0, r5, #31
 801f33c:	f100 8084 	bmi.w	801f448 <_realloc_r+0x218>
 801f340:	f854 5c08 	ldr.w	r5, [r4, #-8]
 801f344:	eba9 0505 	sub.w	r5, r9, r5
 801f348:	6868      	ldr	r0, [r5, #4]
 801f34a:	f020 0003 	bic.w	r0, r0, #3
 801f34e:	4430      	add	r0, r6
 801f350:	2900      	cmp	r1, #0
 801f352:	d076      	beq.n	801f442 <_realloc_r+0x212>
 801f354:	4571      	cmp	r1, lr
 801f356:	d150      	bne.n	801f3fa <_realloc_r+0x1ca>
 801f358:	4403      	add	r3, r0
 801f35a:	f108 0110 	add.w	r1, r8, #16
 801f35e:	428b      	cmp	r3, r1
 801f360:	db6f      	blt.n	801f442 <_realloc_r+0x212>
 801f362:	462f      	mov	r7, r5
 801f364:	68ea      	ldr	r2, [r5, #12]
 801f366:	f857 1f08 	ldr.w	r1, [r7, #8]!
 801f36a:	60ca      	str	r2, [r1, #12]
 801f36c:	6091      	str	r1, [r2, #8]
 801f36e:	1f32      	subs	r2, r6, #4
 801f370:	2a24      	cmp	r2, #36	; 0x24
 801f372:	d83b      	bhi.n	801f3ec <_realloc_r+0x1bc>
 801f374:	2a13      	cmp	r2, #19
 801f376:	d936      	bls.n	801f3e6 <_realloc_r+0x1b6>
 801f378:	6821      	ldr	r1, [r4, #0]
 801f37a:	60a9      	str	r1, [r5, #8]
 801f37c:	6861      	ldr	r1, [r4, #4]
 801f37e:	60e9      	str	r1, [r5, #12]
 801f380:	2a1b      	cmp	r2, #27
 801f382:	d81c      	bhi.n	801f3be <_realloc_r+0x18e>
 801f384:	f105 0210 	add.w	r2, r5, #16
 801f388:	f104 0108 	add.w	r1, r4, #8
 801f38c:	6808      	ldr	r0, [r1, #0]
 801f38e:	6010      	str	r0, [r2, #0]
 801f390:	6848      	ldr	r0, [r1, #4]
 801f392:	6050      	str	r0, [r2, #4]
 801f394:	6889      	ldr	r1, [r1, #8]
 801f396:	6091      	str	r1, [r2, #8]
 801f398:	eb05 0208 	add.w	r2, r5, r8
 801f39c:	eba3 0308 	sub.w	r3, r3, r8
 801f3a0:	f043 0301 	orr.w	r3, r3, #1
 801f3a4:	f8cb 2008 	str.w	r2, [fp, #8]
 801f3a8:	6053      	str	r3, [r2, #4]
 801f3aa:	686b      	ldr	r3, [r5, #4]
 801f3ac:	f003 0301 	and.w	r3, r3, #1
 801f3b0:	ea43 0308 	orr.w	r3, r3, r8
 801f3b4:	606b      	str	r3, [r5, #4]
 801f3b6:	4650      	mov	r0, sl
 801f3b8:	f7fd fbde 	bl	801cb78 <__malloc_unlock>
 801f3bc:	e759      	b.n	801f272 <_realloc_r+0x42>
 801f3be:	68a1      	ldr	r1, [r4, #8]
 801f3c0:	6129      	str	r1, [r5, #16]
 801f3c2:	68e1      	ldr	r1, [r4, #12]
 801f3c4:	6169      	str	r1, [r5, #20]
 801f3c6:	2a24      	cmp	r2, #36	; 0x24
 801f3c8:	bf01      	itttt	eq
 801f3ca:	6922      	ldreq	r2, [r4, #16]
 801f3cc:	61aa      	streq	r2, [r5, #24]
 801f3ce:	6960      	ldreq	r0, [r4, #20]
 801f3d0:	61e8      	streq	r0, [r5, #28]
 801f3d2:	bf19      	ittee	ne
 801f3d4:	f105 0218 	addne.w	r2, r5, #24
 801f3d8:	f104 0110 	addne.w	r1, r4, #16
 801f3dc:	f105 0220 	addeq.w	r2, r5, #32
 801f3e0:	f104 0118 	addeq.w	r1, r4, #24
 801f3e4:	e7d2      	b.n	801f38c <_realloc_r+0x15c>
 801f3e6:	463a      	mov	r2, r7
 801f3e8:	4621      	mov	r1, r4
 801f3ea:	e7cf      	b.n	801f38c <_realloc_r+0x15c>
 801f3ec:	4621      	mov	r1, r4
 801f3ee:	4638      	mov	r0, r7
 801f3f0:	9301      	str	r3, [sp, #4]
 801f3f2:	f7ff ff02 	bl	801f1fa <memmove>
 801f3f6:	9b01      	ldr	r3, [sp, #4]
 801f3f8:	e7ce      	b.n	801f398 <_realloc_r+0x168>
 801f3fa:	18c7      	adds	r7, r0, r3
 801f3fc:	45b8      	cmp	r8, r7
 801f3fe:	dc20      	bgt.n	801f442 <_realloc_r+0x212>
 801f400:	68cb      	ldr	r3, [r1, #12]
 801f402:	688a      	ldr	r2, [r1, #8]
 801f404:	60d3      	str	r3, [r2, #12]
 801f406:	609a      	str	r2, [r3, #8]
 801f408:	4628      	mov	r0, r5
 801f40a:	68eb      	ldr	r3, [r5, #12]
 801f40c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 801f410:	60d3      	str	r3, [r2, #12]
 801f412:	609a      	str	r2, [r3, #8]
 801f414:	1f32      	subs	r2, r6, #4
 801f416:	2a24      	cmp	r2, #36	; 0x24
 801f418:	d842      	bhi.n	801f4a0 <_realloc_r+0x270>
 801f41a:	2a13      	cmp	r2, #19
 801f41c:	d93e      	bls.n	801f49c <_realloc_r+0x26c>
 801f41e:	6823      	ldr	r3, [r4, #0]
 801f420:	60ab      	str	r3, [r5, #8]
 801f422:	6863      	ldr	r3, [r4, #4]
 801f424:	60eb      	str	r3, [r5, #12]
 801f426:	2a1b      	cmp	r2, #27
 801f428:	d824      	bhi.n	801f474 <_realloc_r+0x244>
 801f42a:	f105 0010 	add.w	r0, r5, #16
 801f42e:	f104 0308 	add.w	r3, r4, #8
 801f432:	681a      	ldr	r2, [r3, #0]
 801f434:	6002      	str	r2, [r0, #0]
 801f436:	685a      	ldr	r2, [r3, #4]
 801f438:	6042      	str	r2, [r0, #4]
 801f43a:	689b      	ldr	r3, [r3, #8]
 801f43c:	6083      	str	r3, [r0, #8]
 801f43e:	46a9      	mov	r9, r5
 801f440:	e757      	b.n	801f2f2 <_realloc_r+0xc2>
 801f442:	4580      	cmp	r8, r0
 801f444:	4607      	mov	r7, r0
 801f446:	dddf      	ble.n	801f408 <_realloc_r+0x1d8>
 801f448:	4611      	mov	r1, r2
 801f44a:	4650      	mov	r0, sl
 801f44c:	f7fd f96c 	bl	801c728 <_malloc_r>
 801f450:	4607      	mov	r7, r0
 801f452:	2800      	cmp	r0, #0
 801f454:	d0af      	beq.n	801f3b6 <_realloc_r+0x186>
 801f456:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801f45a:	f023 0301 	bic.w	r3, r3, #1
 801f45e:	f1a0 0208 	sub.w	r2, r0, #8
 801f462:	444b      	add	r3, r9
 801f464:	429a      	cmp	r2, r3
 801f466:	d11f      	bne.n	801f4a8 <_realloc_r+0x278>
 801f468:	f850 7c04 	ldr.w	r7, [r0, #-4]
 801f46c:	f027 0703 	bic.w	r7, r7, #3
 801f470:	4437      	add	r7, r6
 801f472:	e73e      	b.n	801f2f2 <_realloc_r+0xc2>
 801f474:	68a3      	ldr	r3, [r4, #8]
 801f476:	612b      	str	r3, [r5, #16]
 801f478:	68e3      	ldr	r3, [r4, #12]
 801f47a:	616b      	str	r3, [r5, #20]
 801f47c:	2a24      	cmp	r2, #36	; 0x24
 801f47e:	bf01      	itttt	eq
 801f480:	6923      	ldreq	r3, [r4, #16]
 801f482:	61ab      	streq	r3, [r5, #24]
 801f484:	6962      	ldreq	r2, [r4, #20]
 801f486:	61ea      	streq	r2, [r5, #28]
 801f488:	bf19      	ittee	ne
 801f48a:	f105 0018 	addne.w	r0, r5, #24
 801f48e:	f104 0310 	addne.w	r3, r4, #16
 801f492:	f105 0020 	addeq.w	r0, r5, #32
 801f496:	f104 0318 	addeq.w	r3, r4, #24
 801f49a:	e7ca      	b.n	801f432 <_realloc_r+0x202>
 801f49c:	4623      	mov	r3, r4
 801f49e:	e7c8      	b.n	801f432 <_realloc_r+0x202>
 801f4a0:	4621      	mov	r1, r4
 801f4a2:	f7ff feaa 	bl	801f1fa <memmove>
 801f4a6:	e7ca      	b.n	801f43e <_realloc_r+0x20e>
 801f4a8:	1f32      	subs	r2, r6, #4
 801f4aa:	2a24      	cmp	r2, #36	; 0x24
 801f4ac:	d82d      	bhi.n	801f50a <_realloc_r+0x2da>
 801f4ae:	2a13      	cmp	r2, #19
 801f4b0:	d928      	bls.n	801f504 <_realloc_r+0x2d4>
 801f4b2:	6823      	ldr	r3, [r4, #0]
 801f4b4:	6003      	str	r3, [r0, #0]
 801f4b6:	6863      	ldr	r3, [r4, #4]
 801f4b8:	6043      	str	r3, [r0, #4]
 801f4ba:	2a1b      	cmp	r2, #27
 801f4bc:	d80e      	bhi.n	801f4dc <_realloc_r+0x2ac>
 801f4be:	f100 0308 	add.w	r3, r0, #8
 801f4c2:	f104 0208 	add.w	r2, r4, #8
 801f4c6:	6811      	ldr	r1, [r2, #0]
 801f4c8:	6019      	str	r1, [r3, #0]
 801f4ca:	6851      	ldr	r1, [r2, #4]
 801f4cc:	6059      	str	r1, [r3, #4]
 801f4ce:	6892      	ldr	r2, [r2, #8]
 801f4d0:	609a      	str	r2, [r3, #8]
 801f4d2:	4621      	mov	r1, r4
 801f4d4:	4650      	mov	r0, sl
 801f4d6:	f7ff fa3b 	bl	801e950 <_free_r>
 801f4da:	e76c      	b.n	801f3b6 <_realloc_r+0x186>
 801f4dc:	68a3      	ldr	r3, [r4, #8]
 801f4de:	6083      	str	r3, [r0, #8]
 801f4e0:	68e3      	ldr	r3, [r4, #12]
 801f4e2:	60c3      	str	r3, [r0, #12]
 801f4e4:	2a24      	cmp	r2, #36	; 0x24
 801f4e6:	bf01      	itttt	eq
 801f4e8:	6923      	ldreq	r3, [r4, #16]
 801f4ea:	6103      	streq	r3, [r0, #16]
 801f4ec:	6961      	ldreq	r1, [r4, #20]
 801f4ee:	6141      	streq	r1, [r0, #20]
 801f4f0:	bf19      	ittee	ne
 801f4f2:	f100 0310 	addne.w	r3, r0, #16
 801f4f6:	f104 0210 	addne.w	r2, r4, #16
 801f4fa:	f100 0318 	addeq.w	r3, r0, #24
 801f4fe:	f104 0218 	addeq.w	r2, r4, #24
 801f502:	e7e0      	b.n	801f4c6 <_realloc_r+0x296>
 801f504:	4603      	mov	r3, r0
 801f506:	4622      	mov	r2, r4
 801f508:	e7dd      	b.n	801f4c6 <_realloc_r+0x296>
 801f50a:	4621      	mov	r1, r4
 801f50c:	f7ff fe75 	bl	801f1fa <memmove>
 801f510:	e7df      	b.n	801f4d2 <_realloc_r+0x2a2>
 801f512:	4637      	mov	r7, r6
 801f514:	e6ed      	b.n	801f2f2 <_realloc_r+0xc2>
 801f516:	f003 0301 	and.w	r3, r3, #1
 801f51a:	431f      	orrs	r7, r3
 801f51c:	f8c9 7004 	str.w	r7, [r9, #4]
 801f520:	6853      	ldr	r3, [r2, #4]
 801f522:	f043 0301 	orr.w	r3, r3, #1
 801f526:	6053      	str	r3, [r2, #4]
 801f528:	e6ff      	b.n	801f32a <_realloc_r+0xfa>
 801f52a:	bf00      	nop
 801f52c:	20020140 	.word	0x20020140

0801f530 <__ascii_wctomb>:
 801f530:	b149      	cbz	r1, 801f546 <__ascii_wctomb+0x16>
 801f532:	2aff      	cmp	r2, #255	; 0xff
 801f534:	bf85      	ittet	hi
 801f536:	238a      	movhi	r3, #138	; 0x8a
 801f538:	6003      	strhi	r3, [r0, #0]
 801f53a:	700a      	strbls	r2, [r1, #0]
 801f53c:	f04f 30ff 	movhi.w	r0, #4294967295
 801f540:	bf98      	it	ls
 801f542:	2001      	movls	r0, #1
 801f544:	4770      	bx	lr
 801f546:	4608      	mov	r0, r1
 801f548:	4770      	bx	lr
	...

0801f54c <_sbrk>:
 801f54c:	4b04      	ldr	r3, [pc, #16]	; (801f560 <_sbrk+0x14>)
 801f54e:	6819      	ldr	r1, [r3, #0]
 801f550:	4602      	mov	r2, r0
 801f552:	b909      	cbnz	r1, 801f558 <_sbrk+0xc>
 801f554:	4903      	ldr	r1, [pc, #12]	; (801f564 <_sbrk+0x18>)
 801f556:	6019      	str	r1, [r3, #0]
 801f558:	6818      	ldr	r0, [r3, #0]
 801f55a:	4402      	add	r2, r0
 801f55c:	601a      	str	r2, [r3, #0]
 801f55e:	4770      	bx	lr
 801f560:	20020cf8 	.word	0x20020cf8
 801f564:	20037b5c 	.word	0x20037b5c

0801f568 <_init>:
 801f568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f56a:	bf00      	nop
 801f56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f56e:	bc08      	pop	{r3}
 801f570:	469e      	mov	lr, r3
 801f572:	4770      	bx	lr

0801f574 <_fini>:
 801f574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f576:	bf00      	nop
 801f578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f57a:	bc08      	pop	{r3}
 801f57c:	469e      	mov	lr, r3
 801f57e:	4770      	bx	lr
