{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762371259583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762371259584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  5 14:34:19 2025 " "Processing started: Wed Nov  5 14:34:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762371259584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371259584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscVpc -c RiscVpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371259584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762371260040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762371260040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_renderer " "Found entity 1: font_renderer" {  } { { "font_renderer.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_renderer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/tb_top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "register_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador_imm.sv 1 1 " "Found 1 design units, including 1 entities, in source file generador_imm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Generador_Imm " "Found entity 1: Generador_Imm" {  } { { "Generador_Imm.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/Generador_Imm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataMemory.sv(18) " "Verilog HDL information at dataMemory.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762371267071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 2 2 " "Found 2 design units, including 2 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267075 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_controller_1280x800 " "Found entity 2: vga_controller_1280x800" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/font_rom.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762371267077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR10 top_level.v(168) " "Verilog HDL Implicit Net warning at top_level.v(168): created implicit net for \"memoryR10\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR11 top_level.v(169) " "Verilog HDL Implicit Net warning at top_level.v(169): created implicit net for \"memoryR11\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR12 top_level.v(170) " "Verilog HDL Implicit Net warning at top_level.v(170): created implicit net for \"memoryR12\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR13 top_level.v(171) " "Verilog HDL Implicit Net warning at top_level.v(171): created implicit net for \"memoryR13\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR14 top_level.v(172) " "Verilog HDL Implicit Net warning at top_level.v(172): created implicit net for \"memoryR14\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR15 top_level.v(173) " "Verilog HDL Implicit Net warning at top_level.v(173): created implicit net for \"memoryR15\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267077 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR16 top_level.v(174) " "Verilog HDL Implicit Net warning at top_level.v(174): created implicit net for \"memoryR16\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR17 top_level.v(175) " "Verilog HDL Implicit Net warning at top_level.v(175): created implicit net for \"memoryR17\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR18 top_level.v(176) " "Verilog HDL Implicit Net warning at top_level.v(176): created implicit net for \"memoryR18\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR19 top_level.v(177) " "Verilog HDL Implicit Net warning at top_level.v(177): created implicit net for \"memoryR19\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR20 top_level.v(178) " "Verilog HDL Implicit Net warning at top_level.v(178): created implicit net for \"memoryR20\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR21 top_level.v(179) " "Verilog HDL Implicit Net warning at top_level.v(179): created implicit net for \"memoryR21\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR22 top_level.v(180) " "Verilog HDL Implicit Net warning at top_level.v(180): created implicit net for \"memoryR22\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR23 top_level.v(181) " "Verilog HDL Implicit Net warning at top_level.v(181): created implicit net for \"memoryR23\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR24 top_level.v(182) " "Verilog HDL Implicit Net warning at top_level.v(182): created implicit net for \"memoryR24\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR25 top_level.v(183) " "Verilog HDL Implicit Net warning at top_level.v(183): created implicit net for \"memoryR25\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR26 top_level.v(184) " "Verilog HDL Implicit Net warning at top_level.v(184): created implicit net for \"memoryR26\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR27 top_level.v(185) " "Verilog HDL Implicit Net warning at top_level.v(185): created implicit net for \"memoryR27\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR28 top_level.v(186) " "Verilog HDL Implicit Net warning at top_level.v(186): created implicit net for \"memoryR28\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR29 top_level.v(187) " "Verilog HDL Implicit Net warning at top_level.v(187): created implicit net for \"memoryR29\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR30 top_level.v(188) " "Verilog HDL Implicit Net warning at top_level.v(188): created implicit net for \"memoryR30\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memoryR31 top_level.v(189) " "Verilog HDL Implicit Net warning at top_level.v(189): created implicit net for \"memoryR31\"" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762371267124 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_level.v(308) " "Verilog HDL Case Statement information at top_level.v(308): all case item expressions in this case statement are onehot" {  } { { "top_level.v" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1762371267127 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:sumar " "Elaborating entity \"sumador\" for hierarchy \"sumador:sumar\"" {  } { { "top_level.v" "sumar" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcInst " "Elaborating entity \"pc\" for hierarchy \"pc:pcInst\"" {  } { { "top_level.v" "pcInst" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:imem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:imem\"" {  } { { "top_level.v" "imem" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267129 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 127 instructionMemory.sv(11) " "Verilog HDL warning at instructionMemory.sv(11): number of words (3) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1762371267130 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.data_a 0 instructionMemory.sv(7) " "Net \"instrucciones.data_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762371267130 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.waddr_a 0 instructionMemory.sv(7) " "Net \"instrucciones.waddr_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762371267130 "|top_level|instructionMemory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrucciones.we_a 0 instructionMemory.sv(7) " "Net \"instrucciones.we_a\" at instructionMemory.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/instructionMemory.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762371267130 "|top_level|instructionMemory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controla " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controla\"" {  } { { "top_level.v" "controla" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267131 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.sv(69) " "Verilog HDL Case Statement warning at control_unit.sv(69): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMMSrc control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"IMMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUWr control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"RUWr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RUDataWrSrc control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"RUDataWrSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMWR control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"DMWR\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMCtrl control_unit.sv(29) " "Verilog HDL Always Construct warning at control_unit.sv(29): inferring latch(es) for variable \"DMCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[0\] control_unit.sv(29) " "Inferred latch for \"DMCtrl\[0\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[1\] control_unit.sv(29) " "Inferred latch for \"DMCtrl\[1\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMCtrl\[2\] control_unit.sv(29) " "Inferred latch for \"DMCtrl\[2\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] control_unit.sv(29) " "Inferred latch for \"ALUop\[0\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] control_unit.sv(29) " "Inferred latch for \"ALUop\[1\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] control_unit.sv(29) " "Inferred latch for \"ALUop\[2\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] control_unit.sv(29) " "Inferred latch for \"ALUop\[3\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMWR control_unit.sv(29) " "Inferred latch for \"DMWR\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[0\] control_unit.sv(29) " "Inferred latch for \"RUDataWrSrc\[0\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[1\] control_unit.sv(29) " "Inferred latch for \"RUDataWrSrc\[1\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUDataWrSrc\[2\] control_unit.sv(29) " "Inferred latch for \"RUDataWrSrc\[2\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RUWr control_unit.sv(29) " "Inferred latch for \"RUWr\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[0\] control_unit.sv(29) " "Inferred latch for \"IMMSrc\[0\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[1\] control_unit.sv(29) " "Inferred latch for \"IMMSrc\[1\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMSrc\[2\] control_unit.sv(29) " "Inferred latch for \"IMMSrc\[2\]\" at control_unit.sv(29)" {  } { { "control_unit.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/control_unit.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267132 "|top_level|control_unit:controla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:registros " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:registros\"" {  } { { "top_level.v" "registros" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generador_Imm Generador_Imm:inmediatos " "Elaborating entity \"Generador_Imm\" for hierarchy \"Generador_Imm:inmediatos\"" {  } { { "top_level.v" "inmediatos" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:operaciones " "Elaborating entity \"ALU\" for hierarchy \"ALU:operaciones\"" {  } { { "top_level.v" "operaciones" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMemory\"" {  } { { "top_level.v" "dataMemory" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color color:color " "Elaborating entity \"color\" for hierarchy \"color:color\"" {  } { { "top_level.v" "color" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 color.sv(205) " "Verilog HDL assignment warning at color.sv(205): truncated value with size 16 to match size of target (8)" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762371267199 "|top_level|color:color"}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "32 0 31 1 mensaje color.sv(322) " "Verilog HDL error at color.sv(322): index 32 cannot fall outside the declared range \[0:31\] for dimension 1 of array \"mensaje\"" {  } { { "color.sv" "" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/color.sv" 322 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267236 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "color:color " "Can't elaborate user hierarchy \"color:color\"" {  } { { "top_level.v" "color" { Text "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/top_level.v" 293 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762371267252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.map.smsg " "Generated suppressed messages file C:/Users/Juan Felipe Ocampo G/AppData/Local/quartus/Procesador/output_files/RiscVpc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267289 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762371267334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  5 14:34:27 2025 " "Processing ended: Wed Nov  5 14:34:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762371267334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762371267334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762371267334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267334 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762371267949 ""}
