--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp01_MUX.twx OExp01_MUX.ncd -o OExp01_MUX.twr
OExp01_MUX.pcf -ucf ok.ucf

Design file:              OExp01_MUX.ncd
Physical constraint file: OExp01_MUX.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15262 paths analyzed, 1249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.556ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X56Y51.C5), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y50.C5      net (fanout=1)        0.561   RAM_B_BUS<10>
    SLICE_X59Y50.C       Tilo                  0.043   ROM_D_BUS<31>
                                                       U5/M0/Mmux_o22
    SLICE_X60Y50.A6      net (fanout=15)       0.349   Disp_num<10>
    SLICE_X60Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_28
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X58Y50.B6      net (fanout=2)        0.294   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X58Y50.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X58Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X58Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X56Y51.D6      net (fanout=1)        0.290   U6/XLXN_390<44>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (2.024ns logic, 1.897ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y50.B6      net (fanout=1)        0.401   RAM_B_BUS<9>
    SLICE_X61Y50.B       Tilo                  0.043   Disp_num<9>
                                                       U5/M0/Mmux_o322
    SLICE_X59Y51.A3      net (fanout=14)       0.497   Disp_num<9>
    SLICE_X59Y51.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X58Y50.B5      net (fanout=2)        0.248   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X58Y50.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X58Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X58Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X56Y51.D6      net (fanout=1)        0.290   U6/XLXN_390<44>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (2.024ns logic, 1.839ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 6)
  Clock Path Skew:      -0.322ns (0.986 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y50.B5      net (fanout=1)        0.463   RAM_B_BUS<11>
    SLICE_X57Y50.B       Tilo                  0.043   U6/XLXN_390<42>
                                                       U5/M0/Mmux_o32
    SLICE_X60Y50.A4      net (fanout=15)       0.369   Disp_num<11>
    SLICE_X60Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_28
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X58Y50.B6      net (fanout=2)        0.294   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X58Y50.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X58Y50.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X58Y50.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X56Y51.D6      net (fanout=1)        0.290   U6/XLXN_390<44>
    SLICE_X56Y51.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X56Y51.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X56Y51.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (2.024ns logic, 1.819ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X55Y41.C5), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.987 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y42.B6      net (fanout=1)        0.545   RAM_B_BUS<7>
    SLICE_X56Y42.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U5/M0/Mmux_o302
    SLICE_X56Y43.A4      net (fanout=15)       0.370   Disp_num<7>
    SLICE_X56Y43.A       Tilo                  0.043   U6/M2/buffer<48>
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X54Y42.B6      net (fanout=2)        0.375   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X54Y42.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y42.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y42.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X55Y41.D6      net (fanout=1)        0.290   U6/XLXN_390<52>
    SLICE_X55Y41.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X55Y41.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X55Y41.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (2.024ns logic, 1.974ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.987 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y42.B6      net (fanout=1)        0.545   RAM_B_BUS<7>
    SLICE_X56Y42.B       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U5/M0/Mmux_o302
    SLICE_X57Y42.C5      net (fanout=15)       0.390   Disp_num<7>
    SLICE_X57Y42.C       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X54Y42.B5      net (fanout=2)        0.329   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X54Y42.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y42.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y42.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X55Y41.D6      net (fanout=1)        0.290   U6/XLXN_390<52>
    SLICE_X55Y41.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X55Y41.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X55Y41.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (2.024ns logic, 1.948ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 6)
  Clock Path Skew:      -0.149ns (0.987 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO4   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y44.A6      net (fanout=1)        0.413   RAM_B_BUS<4>
    SLICE_X58Y44.A       Tilo                  0.043   Disp_num<4>
                                                       U5/M0/Mmux_o272
    SLICE_X57Y42.C3      net (fanout=15)       0.493   Disp_num<4>
    SLICE_X57Y42.C       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X54Y42.B5      net (fanout=2)        0.329   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X54Y42.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y42.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y42.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X55Y41.D6      net (fanout=1)        0.290   U6/XLXN_390<52>
    SLICE_X55Y41.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X55Y41.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X55Y41.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (2.024ns logic, 1.919ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X70Y50.A4), 116 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X68Y46.D6      net (fanout=1)        0.577   RAM_B_BUS<24>
    SLICE_X68Y46.D       Tilo                  0.043   Disp_num<24>
                                                       U5/M0/Mmux_o172
    SLICE_X69Y49.A6      net (fanout=15)       0.396   Disp_num<24>
    SLICE_X69Y49.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X71Y49.A6      net (fanout=2)        0.271   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X71Y49.A       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X70Y50.B5      net (fanout=1)        0.354   U6/XLXN_390<13>
    SLICE_X70Y50.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X70Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X70Y50.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (1.951ns logic, 1.842ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.772ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO27  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X71Y48.B6      net (fanout=1)        0.582   RAM_B_BUS<27>
    SLICE_X71Y48.B       Tilo                  0.043   Disp_num<27>
                                                       U5/M0/Mmux_o202
    SLICE_X69Y49.A4      net (fanout=15)       0.370   Disp_num<27>
    SLICE_X69Y49.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X71Y49.A6      net (fanout=2)        0.271   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X71Y49.A       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X70Y50.B5      net (fanout=1)        0.354   U6/XLXN_390<13>
    SLICE_X70Y50.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X70Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X70Y50.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (1.951ns logic, 1.821ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.993 - 1.308)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X69Y46.A6      net (fanout=1)        0.582   RAM_B_BUS<26>
    SLICE_X69Y46.A       Tilo                  0.043   ROM_D_BUS<26>
                                                       U5/M0/Mmux_o192
    SLICE_X69Y49.A5      net (fanout=15)       0.367   Disp_num<26>
    SLICE_X69Y49.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X71Y49.A6      net (fanout=2)        0.271   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X71Y49.A       Tilo                  0.043   U6/XLXN_390<13>
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X70Y50.B5      net (fanout=1)        0.354   U6/XLXN_390<13>
    SLICE_X70Y50.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X70Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X70Y50.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.951ns logic, 1.818ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X70Y49.C5), 181 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_13 (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.751 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_13 to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y50.AQ      Tcko                  0.118   U6/M2/buffer<14>
                                                       U6/M2/buffer_13
    SLICE_X70Y49.D6      net (fanout=2)        0.144   U6/M2/buffer<13>
    SLICE_X70Y49.D       Tilo                  0.028   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X70Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X70Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.087ns logic, 0.226ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 2)
  Clock Path Skew:      0.229ns (0.751 - 0.522)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y51.AQ      Tcko                  0.118   SW_OK<2>
                                                       U9/SW_OK_0
    SLICE_X70Y49.D1      net (fanout=71)       0.667   SW_OK<0>
    SLICE_X70Y49.D       Tilo                  0.028   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X70Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X70Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.087ns logic, 0.749ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (0.751 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y54.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X70Y49.D3      net (fanout=73)       0.852   U6/M2/state_FSM_FFd1
    SLICE_X70Y49.D       Tilo                  0.028   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X70Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X70Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.069ns logic, 0.934ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point U10/Ai_31 (SLICE_X74Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U10/Ai_30 (FF)
  Destination:          U10/Ai_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U10/Ai_30 to U10/Ai_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y27.CQ      Tcko                  0.118   XLXN_17<30>
                                                       U10/Ai_30
    SLICE_X74Y28.A6      net (fanout=4)        0.105   XLXN_17<30>
    SLICE_X74Y28.CLK     Tah         (-Th)     0.059   XLXN_17<31>
                                                       U10/Mmux_Ai[31]_Ai[31]_mux_48_OUT25
                                                       U10/Ai_31
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.059ns logic, 0.105ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point U10/Bi_31 (SLICE_X73Y31.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U10/Bi_30 (FF)
  Destination:          U10/Bi_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U10/Bi_30 to U10/Bi_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y31.CQ      Tcko                  0.118   XLXN_19<30>
                                                       U10/Bi_30
    SLICE_X73Y31.A6      net (fanout=4)        0.078   XLXN_19<30>
    SLICE_X73Y31.CLK     Tah         (-Th)     0.032   XLXN_19<31>
                                                       U10/Mmux_Bi[31]_Bi[31]_mux_49_OUT25
                                                       U10/Bi_31
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.086ns logic, 0.078ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.695|    4.278|    2.586|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15262 paths, 0 nets, and 3087 connections

Design statistics:
   Minimum period:   8.556ns{1}   (Maximum frequency: 116.877MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 06 12:38:32 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5107 MB



