
uart_driver_tests.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__isr_vector>:
       0:	2000fc00 	.word	0x2000fc00
       4:	00000125 	.word	0x00000125
       8:	0000016d 	.word	0x0000016d
       c:	0000016f 	.word	0x0000016f
      10:	00000171 	.word	0x00000171
      14:	00000173 	.word	0x00000173
      18:	00000175 	.word	0x00000175
	...
      2c:	00000177 	.word	0x00000177
      30:	00000179 	.word	0x00000179
      34:	00000000 	.word	0x00000000
      38:	0000017b 	.word	0x0000017b
      3c:	0000017d 	.word	0x0000017d
      40:	0000017f 	.word	0x0000017f
      44:	00000181 	.word	0x00000181
      48:	00000183 	.word	0x00000183
      4c:	00000185 	.word	0x00000185
      50:	00000187 	.word	0x00000187
      54:	00000189 	.word	0x00000189
      58:	0000018b 	.word	0x0000018b
      5c:	0000018d 	.word	0x0000018d
      60:	0000018f 	.word	0x0000018f
      64:	00000191 	.word	0x00000191
      68:	00000193 	.word	0x00000193
      6c:	00000195 	.word	0x00000195
      70:	00000209 	.word	0x00000209
      74:	00000199 	.word	0x00000199
      78:	0000019b 	.word	0x0000019b
      7c:	0000019d 	.word	0x0000019d
      80:	0000019f 	.word	0x0000019f
      84:	000001a1 	.word	0x000001a1
      88:	000001a3 	.word	0x000001a3
      8c:	000001a5 	.word	0x000001a5
      90:	000001a7 	.word	0x000001a7
      94:	000001a9 	.word	0x000001a9
      98:	000001ab 	.word	0x000001ab
      9c:	000001ad 	.word	0x000001ad
      a0:	000001af 	.word	0x000001af
      a4:	000001b1 	.word	0x000001b1
      a8:	000001b3 	.word	0x000001b3
      ac:	000001b5 	.word	0x000001b5
      b0:	000001b7 	.word	0x000001b7
      b4:	000001b9 	.word	0x000001b9
      b8:	000001bb 	.word	0x000001bb
      bc:	000001bd 	.word	0x000001bd
      c0:	000001bf 	.word	0x000001bf
      c4:	000001c1 	.word	0x000001c1
      c8:	000001c3 	.word	0x000001c3
      cc:	000001c5 	.word	0x000001c5
      d0:	000001c7 	.word	0x000001c7
      d4:	000001c9 	.word	0x000001c9
      d8:	000001cb 	.word	0x000001cb
      dc:	000001cd 	.word	0x000001cd
      e0:	000001cf 	.word	0x000001cf
      e4:	000001d1 	.word	0x000001d1
      e8:	000001d3 	.word	0x000001d3
      ec:	000001d5 	.word	0x000001d5
      f0:	000001d7 	.word	0x000001d7
      f4:	00000261 	.word	0x00000261
      f8:	000002a9 	.word	0x000002a9
      fc:	000001dd 	.word	0x000001dd
     100:	000001df 	.word	0x000001df
     104:	000001e1 	.word	0x000001e1
     108:	000001e3 	.word	0x000001e3
     10c:	000001e5 	.word	0x000001e5
     110:	000001e7 	.word	0x000001e7
     114:	000001e9 	.word	0x000001e9
     118:	000001eb 	.word	0x000001eb
     11c:	000001ed 	.word	0x000001ed
     120:	000001ef 	.word	0x000001ef

00000124 <Reset_Handler>:
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */

    ldr    r1, =__etext
     124:	490b      	ldr	r1, [pc, #44]	; (154 <Reset_Handler+0x30>)
    ldr    r2, =__data_start__
     126:	4a0c      	ldr	r2, [pc, #48]	; (158 <Reset_Handler+0x34>)
    ldr    r3, =__data_end__
     128:	4b0c      	ldr	r3, [pc, #48]	; (15c <Reset_Handler+0x38>)

    subs    r3, r2
     12a:	1a9b      	subs	r3, r3, r2
    ble    .LC1
     12c:	dd03      	ble.n	136 <Reset_Handler+0x12>
.LC0:
    subs    r3, #4
     12e:	3b04      	subs	r3, #4
    ldr    r0, [r1, r3]
     130:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2, r3]
     132:	50d0      	str	r0, [r2, r3]
    bgt    .LC0
     134:	dcfb      	bgt.n	12e <Reset_Handler+0xa>
 *     Loop to zero out BSS section, which uses following symbols
 *     in linker script:
 *      __bss_start__: start of BSS section. Must align to 4
 *      __bss_end__: end of BSS section. Must align to 4
 */
    ldr r1, =__bss_start__
     136:	490a      	ldr	r1, [pc, #40]	; (160 <Reset_Handler+0x3c>)
    ldr r2, =__bss_end__
     138:	4a0a      	ldr	r2, [pc, #40]	; (164 <Reset_Handler+0x40>)

    movs    r0, 0
     13a:	2000      	movs	r0, #0
.LC2:
    cmp     r1, r2
     13c:	4291      	cmp	r1, r2
    itt    lt
     13e:	bfbc      	itt	lt
    strlt   r0, [r1], #4
     140:	f841 0b04 	strlt.w	r0, [r1], #4
    blt    .LC2
     144:	e7fa      	blt.n	13c <Reset_Handler+0x18>
#endif /* __STARTUP_CLEAR_BSS */

#ifndef __NO_SYSTEM_INIT
    /* bl    SystemInit */
    ldr     r0,=SystemInit
     146:	4808      	ldr	r0, [pc, #32]	; (168 <Reset_Handler+0x44>)
    blx     r0
     148:	4780      	blx	r0
#endif

    bl    main
     14a:	f000 fbdf 	bl	90c <main>
    bl    exit
     14e:	f001 f96b 	bl	1428 <exit>
     152:	0000      	.short	0x0000
    ldr    r1, =__etext
     154:	00002a83 	.word	0x00002a83
    ldr    r2, =__data_start__
     158:	20000000 	.word	0x20000000
    ldr    r3, =__data_end__
     15c:	20000068 	.word	0x20000068
    ldr r1, =__bss_start__
     160:	20000068 	.word	0x20000068
    ldr r2, =__bss_end__
     164:	20000094 	.word	0x20000094
    ldr     r0,=SystemInit
     168:	00001419 	.word	0x00001419

0000016c <NMI_Handler>:
    .size    \handler_name, . - \handler_name
    .endm

/* System Exception Handlers */

    def_default_handler    NMI_Handler
     16c:	e7fe      	b.n	16c <NMI_Handler>

0000016e <HardFault_Handler>:
    def_default_handler    HardFault_Handler
     16e:	e7fe      	b.n	16e <HardFault_Handler>

00000170 <MemManage_Handler>:
    def_default_handler    MemManage_Handler
     170:	e7fe      	b.n	170 <MemManage_Handler>

00000172 <BusFault_Handler>:
    def_default_handler    BusFault_Handler
     172:	e7fe      	b.n	172 <BusFault_Handler>

00000174 <UsageFault_Handler>:
    def_default_handler    UsageFault_Handler
     174:	e7fe      	b.n	174 <UsageFault_Handler>

00000176 <SVC_Handler>:
    def_default_handler    SVC_Handler
     176:	e7fe      	b.n	176 <SVC_Handler>

00000178 <DebugMon_Handler>:
    def_default_handler    DebugMon_Handler
     178:	e7fe      	b.n	178 <DebugMon_Handler>

0000017a <PendSV_Handler>:
    def_default_handler    PendSV_Handler
     17a:	e7fe      	b.n	17a <PendSV_Handler>

0000017c <SysTick_Handler>:
    def_default_handler    SysTick_Handler
     17c:	e7fe      	b.n	17c <SysTick_Handler>

0000017e <UART0_Handler>:

/* IRQ Handlers */

    def_default_handler    UART0_Handler
     17e:	e7fe      	b.n	17e <UART0_Handler>

00000180 <Spare1_Handler>:
    def_default_handler    Spare1_Handler
     180:	e7fe      	b.n	180 <Spare1_Handler>

00000182 <UART1_Handler>:
    def_default_handler    UART1_Handler
     182:	e7fe      	b.n	182 <UART1_Handler>

00000184 <Spare3_Handler>:
    def_default_handler    Spare3_Handler
     184:	e7fe      	b.n	184 <Spare3_Handler>

00000186 <Spare4_Handler>:
    def_default_handler    Spare4_Handler
     186:	e7fe      	b.n	186 <Spare4_Handler>

00000188 <RTC_Handler>:
    def_default_handler    RTC_Handler
     188:	e7fe      	b.n	188 <RTC_Handler>

0000018a <PORT0_COMB_Handler>:
    def_default_handler    PORT0_COMB_Handler
     18a:	e7fe      	b.n	18a <PORT0_COMB_Handler>

0000018c <PORT1_COMB_Handler>:
    def_default_handler    PORT1_COMB_Handler
     18c:	e7fe      	b.n	18c <PORT1_COMB_Handler>

0000018e <TIMER0_Handler>:
    def_default_handler    TIMER0_Handler
     18e:	e7fe      	b.n	18e <TIMER0_Handler>

00000190 <TIMER1_Handler>:
    def_default_handler    TIMER1_Handler
     190:	e7fe      	b.n	190 <TIMER1_Handler>

00000192 <DUALTIMER_HANDLER>:
    def_default_handler    DUALTIMER_HANDLER
     192:	e7fe      	b.n	192 <DUALTIMER_HANDLER>

00000194 <Spare11_Handler>:
    def_default_handler    Spare11_Handler
     194:	e7fe      	b.n	194 <Spare11_Handler>
    def_default_handler    UARTOVF_Handler
     196:	e7fe      	b.n	196 <Spare11_Handler+0x2>

00000198 <Spare13_Handler>:
    def_default_handler    Spare13_Handler
     198:	e7fe      	b.n	198 <Spare13_Handler>

0000019a <Spare14_Handler>:
    def_default_handler    Spare14_Handler
     19a:	e7fe      	b.n	19a <Spare14_Handler>

0000019c <TSC_Handler>:
    def_default_handler    TSC_Handler
     19c:	e7fe      	b.n	19c <TSC_Handler>

0000019e <PORT0_0_Handler>:
    def_default_handler    PORT0_0_Handler
     19e:	e7fe      	b.n	19e <PORT0_0_Handler>

000001a0 <PORT0_1_Handler>:
    def_default_handler    PORT0_1_Handler
     1a0:	e7fe      	b.n	1a0 <PORT0_1_Handler>

000001a2 <PORT0_2_Handler>:
    def_default_handler    PORT0_2_Handler
     1a2:	e7fe      	b.n	1a2 <PORT0_2_Handler>

000001a4 <PORT0_3_Handler>:
    def_default_handler    PORT0_3_Handler
     1a4:	e7fe      	b.n	1a4 <PORT0_3_Handler>

000001a6 <PORT0_4_Handler>:
    def_default_handler    PORT0_4_Handler
     1a6:	e7fe      	b.n	1a6 <PORT0_4_Handler>

000001a8 <PORT0_5_Handler>:
    def_default_handler    PORT0_5_Handler
     1a8:	e7fe      	b.n	1a8 <PORT0_5_Handler>

000001aa <PORT0_6_Handler>:
    def_default_handler    PORT0_6_Handler
     1aa:	e7fe      	b.n	1aa <PORT0_6_Handler>

000001ac <PORT0_7_Handler>:
    def_default_handler    PORT0_7_Handler
     1ac:	e7fe      	b.n	1ac <PORT0_7_Handler>

000001ae <PORT0_8_Handler>:
    def_default_handler    PORT0_8_Handler
     1ae:	e7fe      	b.n	1ae <PORT0_8_Handler>

000001b0 <PORT0_9_Handler>:
    def_default_handler    PORT0_9_Handler
     1b0:	e7fe      	b.n	1b0 <PORT0_9_Handler>

000001b2 <PORT0_10_Handler>:
    def_default_handler    PORT0_10_Handler
     1b2:	e7fe      	b.n	1b2 <PORT0_10_Handler>

000001b4 <PORT0_11_Handler>:
    def_default_handler    PORT0_11_Handler
     1b4:	e7fe      	b.n	1b4 <PORT0_11_Handler>

000001b6 <PORT0_12_Handler>:
    def_default_handler    PORT0_12_Handler
     1b6:	e7fe      	b.n	1b6 <PORT0_12_Handler>

000001b8 <PORT0_13_Handler>:
    def_default_handler    PORT0_13_Handler
     1b8:	e7fe      	b.n	1b8 <PORT0_13_Handler>

000001ba <PORT0_14_Handler>:
    def_default_handler    PORT0_14_Handler
     1ba:	e7fe      	b.n	1ba <PORT0_14_Handler>

000001bc <PORT0_15_Handler>:
    def_default_handler    PORT0_15_Handler
     1bc:	e7fe      	b.n	1bc <PORT0_15_Handler>

000001be <SYSERROR_Handler>:
    def_default_handler    SYSERROR_Handler          /* System Error Handler */
     1be:	e7fe      	b.n	1be <SYSERROR_Handler>

000001c0 <EFLASH_Handler>:
    def_default_handler    EFLASH_Handler            /* Embedded Flash Handler */
     1c0:	e7fe      	b.n	1c0 <EFLASH_Handler>

000001c2 <CORDIO0_Handler>:
    def_default_handler    CORDIO0_Handler           /* Cordio Handler */
     1c2:	e7fe      	b.n	1c2 <CORDIO0_Handler>

000001c4 <CORDIO1_Handler>:
    def_default_handler    CORDIO1_Handler           /* Cordio Handler */
     1c4:	e7fe      	b.n	1c4 <CORDIO1_Handler>

000001c6 <CORDIO2_Handler>:
    def_default_handler    CORDIO2_Handler           /* Cordio Handler */
     1c6:	e7fe      	b.n	1c6 <CORDIO2_Handler>

000001c8 <CORDIO3_Handler>:
    def_default_handler    CORDIO3_Handler           /* Cordio Handler */
     1c8:	e7fe      	b.n	1c8 <CORDIO3_Handler>

000001ca <CORDIO4_Handler>:
    def_default_handler    CORDIO4_Handler           /* Cordio Handler */
     1ca:	e7fe      	b.n	1ca <CORDIO4_Handler>

000001cc <CORDIO5_Handler>:
    def_default_handler    CORDIO5_Handler           /* Cordio Handler */
     1cc:	e7fe      	b.n	1cc <CORDIO5_Handler>

000001ce <CORDIO6_Handler>:
    def_default_handler    CORDIO6_Handler           /* Cordio Handler */
     1ce:	e7fe      	b.n	1ce <CORDIO6_Handler>

000001d0 <CORDIO7_Handler>:
    def_default_handler    CORDIO7_Handler           /* Cordio Handler */
     1d0:	e7fe      	b.n	1d0 <CORDIO7_Handler>

000001d2 <PORT2_COMB_Handler>:
    def_default_handler    PORT2_COMB_Handler        /* GPIO Port 2 Combined Handler */
     1d2:	e7fe      	b.n	1d2 <PORT2_COMB_Handler>

000001d4 <PORT3_COMB_Handler>:
    def_default_handler    PORT3_COMB_Handler        /* GPIO Port 3 Combined Handler */
     1d4:	e7fe      	b.n	1d4 <PORT3_COMB_Handler>

000001d6 <TRNG_Handler>:
    def_default_handler    TRNG_Handler              /* Random Number Handler */
     1d6:	e7fe      	b.n	1d6 <TRNG_Handler>
    def_default_handler    UART2_Handler             /* UART 2 RX and TX Handler */
     1d8:	e7fe      	b.n	1d8 <TRNG_Handler+0x2>
    def_default_handler    UART3_Handler             /* UART 3 RX and TX Handler */
     1da:	e7fe      	b.n	1da <TRNG_Handler+0x4>

000001dc <ETHERNET_Handler>:
    def_default_handler    ETHERNET_Handler          /* Ethernet Handler */
     1dc:	e7fe      	b.n	1dc <ETHERNET_Handler>

000001de <I2S_Handler>:
    def_default_handler    I2S_Handler               /* I2S Handler */
     1de:	e7fe      	b.n	1de <I2S_Handler>

000001e0 <MPS2_SPI0_Handler>:
    def_default_handler    MPS2_SPI0_Handler         /* SPI Handler (spi header) */
     1e0:	e7fe      	b.n	1e0 <MPS2_SPI0_Handler>

000001e2 <MPS2_SPI1_Handler>:
    def_default_handler    MPS2_SPI1_Handler         /* SPI Handler (clcd) */
     1e2:	e7fe      	b.n	1e2 <MPS2_SPI1_Handler>

000001e4 <MPS2_SPI2_Handler>:
    def_default_handler    MPS2_SPI2_Handler         /* SPI Handler (spi 1 ADC replacement) */
     1e4:	e7fe      	b.n	1e4 <MPS2_SPI2_Handler>

000001e6 <MPS2_SPI3_Handler>:
    def_default_handler    MPS2_SPI3_Handler         /* SPI Handler (spi 0 shield 0 replacement) */
     1e6:	e7fe      	b.n	1e6 <MPS2_SPI3_Handler>

000001e8 <MPS2_SPI4_Handler>:
    def_default_handler    MPS2_SPI4_Handler         /* SPI Handler */
     1e8:	e7fe      	b.n	1e8 <MPS2_SPI4_Handler>

000001ea <PORT4_COMB_Handler>:
    def_default_handler    PORT4_COMB_Handler        /* GPIO Port 4 Combined Handler */
     1ea:	e7fe      	b.n	1ea <PORT4_COMB_Handler>

000001ec <PORT5_COMB_Handler>:
    def_default_handler    PORT5_COMB_Handler        /* GPIO Port 5 Combined Handler */
     1ec:	e7fe      	b.n	1ec <PORT5_COMB_Handler>

000001ee <UART4_Handler>:
    def_default_handler    UART4_Handler             /* UART 4 RX and TX Handler */
     1ee:	e7fe      	b.n	1ee <UART4_Handler>

000001f0 <address_test_write>:
#else
/* Test function for write - for gcc */
void address_test_write(unsigned int addr, unsigned int wdata) __attribute__((naked));
void address_test_write(unsigned int addr, unsigned int wdata)
{
  __asm("  str   r1,[r0]\n"
     1f0:	6001      	str	r1, [r0, #0]
     1f2:	f3bf 8f4f 	dsb	sy
     1f6:	4770      	bx	lr

000001f8 <address_test_read>:
#else
/* Test function for read - for gcc */
unsigned int  address_test_read(unsigned int addr) __attribute__((naked));
unsigned int  address_test_read(unsigned int addr)
{
  __asm("  push  {r1, r2}   \n"
     1f8:	b406      	push	{r1, r2}
     1fa:	6801      	ldr	r1, [r0, #0]
     1fc:	f3bf 8f4f 	dsb	sy
     200:	0008      	movs	r0, r1
     202:	bc06      	pop	{r1, r2}
     204:	4770      	bx	lr
        "  dsb          \n"
        "  movs  r0, r1 \n"
        "  pop   {r1, r2}   \n"
        "  bx    lr     \n"
  );
}
     206:	bf00      	nop

00000208 <UARTOVF_Handler>:
  UartEndSimulation();
  return 0;
}

void UARTOVF_Handler(void)                                   /*UART Overrun ISR*/
{
     208:	b508      	push	{r3, lr}
if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART2) == 1){
     20a:	4812      	ldr	r0, [pc, #72]	; (254 <UARTOVF_Handler+0x4c>)
     20c:	f000 fc86 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     210:	2801      	cmp	r0, #1
     212:	d005      	beq.n	220 <UARTOVF_Handler+0x18>
    uart_txorirq_executed = 1;                                /*set TX Overrun flag*/
    uart_txorirq_counter++;                                   /*increment TX Overrun counter*/
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART2);             /*clear UART2 Overrun IRQ*/
  }
if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART3) == 2){
     214:	4810      	ldr	r0, [pc, #64]	; (258 <UARTOVF_Handler+0x50>)
     216:	f000 fc81 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     21a:	2802      	cmp	r0, #2
     21c:	d00e      	beq.n	23c <UARTOVF_Handler+0x34>
    uart_rxorirq_executed = 1;                                /*set RX Overrun flag*/
    uart_rxorirq_counter++;                                   /*increment RX Overrun counter*/
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);             /*clear UART3 Overrun IRQ*/
  }
}
     21e:	bd08      	pop	{r3, pc}
     220:	4603      	mov	r3, r0
    uart_txorirq_executed = 1;                                /*set TX Overrun flag*/
     222:	4a0e      	ldr	r2, [pc, #56]	; (25c <UARTOVF_Handler+0x54>)
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART2);             /*clear UART2 Overrun IRQ*/
     224:	480b      	ldr	r0, [pc, #44]	; (254 <UARTOVF_Handler+0x4c>)
    uart_txorirq_executed = 1;                                /*set TX Overrun flag*/
     226:	6013      	str	r3, [r2, #0]
    uart_txorirq_counter++;                                   /*increment TX Overrun counter*/
     228:	6853      	ldr	r3, [r2, #4]
     22a:	3301      	adds	r3, #1
     22c:	6053      	str	r3, [r2, #4]
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART2);             /*clear UART2 Overrun IRQ*/
     22e:	f000 fc79 	bl	b24 <CM3DS_MPS2_uart_ClearOverrunStatus>
if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART3) == 2){
     232:	4809      	ldr	r0, [pc, #36]	; (258 <UARTOVF_Handler+0x50>)
     234:	f000 fc72 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     238:	2802      	cmp	r0, #2
     23a:	d1f0      	bne.n	21e <UARTOVF_Handler+0x16>
    uart_rxorirq_executed = 1;                                /*set RX Overrun flag*/
     23c:	2201      	movs	r2, #1
     23e:	4b07      	ldr	r3, [pc, #28]	; (25c <UARTOVF_Handler+0x54>)
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);             /*clear UART3 Overrun IRQ*/
     240:	4805      	ldr	r0, [pc, #20]	; (258 <UARTOVF_Handler+0x50>)
    uart_rxorirq_executed = 1;                                /*set RX Overrun flag*/
     242:	609a      	str	r2, [r3, #8]
    uart_rxorirq_counter++;                                   /*increment RX Overrun counter*/
     244:	68da      	ldr	r2, [r3, #12]
     246:	3201      	adds	r2, #1
     248:	60da      	str	r2, [r3, #12]
}
     24a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);             /*clear UART3 Overrun IRQ*/
     24e:	f000 bc69 	b.w	b24 <CM3DS_MPS2_uart_ClearOverrunStatus>
     252:	bf00      	nop
     254:	4002c000 	.word	0x4002c000
     258:	4002d000 	.word	0x4002d000
     25c:	20000068 	.word	0x20000068

00000260 <UART2_Handler>:


void UART2_Handler(void)                    /*UART2 TX RX ISR*/
{
     260:	b508      	push	{r3, lr}
  if(CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2) == 1) {
     262:	480f      	ldr	r0, [pc, #60]	; (2a0 <UART2_Handler+0x40>)
     264:	f000 fc66 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     268:	2801      	cmp	r0, #1
     26a:	d006      	beq.n	27a <UART2_Handler+0x1a>
    uart_data_sent = 1;                         /*set data sent flag*/
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 TX IRQ*/
  }
  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART2) == 1) {
     26c:	480c      	ldr	r0, [pc, #48]	; (2a0 <UART2_Handler+0x40>)
     26e:	f000 fc65 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     272:	2801      	cmp	r0, #1
     274:	4603      	mov	r3, r0
     276:	d00c      	beq.n	292 <UART2_Handler+0x32>
    uart_data_received = 1;                         /*set data received flag*/
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 RX IRQ*/
  }
}
     278:	bd08      	pop	{r3, pc}
     27a:	4603      	mov	r3, r0
    uart_data_sent = 1;                         /*set data sent flag*/
     27c:	4a09      	ldr	r2, [pc, #36]	; (2a4 <UART2_Handler+0x44>)
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 TX IRQ*/
     27e:	4808      	ldr	r0, [pc, #32]	; (2a0 <UART2_Handler+0x40>)
    uart_data_sent = 1;                         /*set data sent flag*/
     280:	6113      	str	r3, [r2, #16]
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 TX IRQ*/
     282:	f000 fc5f 	bl	b44 <CM3DS_MPS2_uart_ClearTxIRQ>
  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART2) == 1) {
     286:	4806      	ldr	r0, [pc, #24]	; (2a0 <UART2_Handler+0x40>)
     288:	f000 fc58 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     28c:	2801      	cmp	r0, #1
     28e:	4603      	mov	r3, r0
     290:	d1f2      	bne.n	278 <UART2_Handler+0x18>
    uart_data_received = 1;                         /*set data received flag*/
     292:	4a04      	ldr	r2, [pc, #16]	; (2a4 <UART2_Handler+0x44>)
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 RX IRQ*/
     294:	4802      	ldr	r0, [pc, #8]	; (2a0 <UART2_Handler+0x40>)
    uart_data_received = 1;                         /*set data received flag*/
     296:	6153      	str	r3, [r2, #20]
}
     298:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART2);       /*clear UART2 RX IRQ*/
     29c:	f000 bc56 	b.w	b4c <CM3DS_MPS2_uart_ClearRxIRQ>
     2a0:	4002c000 	.word	0x4002c000
     2a4:	20000068 	.word	0x20000068

000002a8 <UART3_Handler>:

void UART3_Handler(void)                    /*UART3 TX RX ISR*/
{
     2a8:	b508      	push	{r3, lr}
  if(CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART3) == 1) {
     2aa:	480f      	ldr	r0, [pc, #60]	; (2e8 <UART3_Handler+0x40>)
     2ac:	f000 fc42 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     2b0:	2801      	cmp	r0, #1
     2b2:	d006      	beq.n	2c2 <UART3_Handler+0x1a>
    uart_data_sent = 1;                         /*set data sent flag*/
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 TX IRQ*/
  }
  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3) == 1) {
     2b4:	480c      	ldr	r0, [pc, #48]	; (2e8 <UART3_Handler+0x40>)
     2b6:	f000 fc41 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     2ba:	2801      	cmp	r0, #1
     2bc:	4603      	mov	r3, r0
     2be:	d00c      	beq.n	2da <UART3_Handler+0x32>
    uart_data_received = 1;                         /*set data received flag*/
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 RX IRQ*/
  }
}
     2c0:	bd08      	pop	{r3, pc}
     2c2:	4603      	mov	r3, r0
    uart_data_sent = 1;                         /*set data sent flag*/
     2c4:	4a09      	ldr	r2, [pc, #36]	; (2ec <UART3_Handler+0x44>)
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 TX IRQ*/
     2c6:	4808      	ldr	r0, [pc, #32]	; (2e8 <UART3_Handler+0x40>)
    uart_data_sent = 1;                         /*set data sent flag*/
     2c8:	6113      	str	r3, [r2, #16]
    CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 TX IRQ*/
     2ca:	f000 fc3b 	bl	b44 <CM3DS_MPS2_uart_ClearTxIRQ>
  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3) == 1) {
     2ce:	4806      	ldr	r0, [pc, #24]	; (2e8 <UART3_Handler+0x40>)
     2d0:	f000 fc34 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     2d4:	2801      	cmp	r0, #1
     2d6:	4603      	mov	r3, r0
     2d8:	d1f2      	bne.n	2c0 <UART3_Handler+0x18>
    uart_data_received = 1;                         /*set data received flag*/
     2da:	4a04      	ldr	r2, [pc, #16]	; (2ec <UART3_Handler+0x44>)
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 RX IRQ*/
     2dc:	4802      	ldr	r0, [pc, #8]	; (2e8 <UART3_Handler+0x40>)
    uart_data_received = 1;                         /*set data received flag*/
     2de:	6153      	str	r3, [r2, #20]
}
     2e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART3);       /*clear UART3 RX IRQ*/
     2e4:	f000 bc32 	b.w	b4c <CM3DS_MPS2_uart_ClearRxIRQ>
     2e8:	4002d000 	.word	0x4002d000
     2ec:	20000068 	.word	0x20000068

000002f0 <Uart_Init>:

/* Initialize UART and check return status */
int Uart_Init(void)
{
     2f0:	b530      	push	{r4, r5, lr}

  puts("\nStage 1 UART Initialization\n");        //initialise UART2 and UART3 with Baud divider of 32
                                                  //and all interrupts enabled and also tx and rx enabled
  CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO0, 0x0011);
  CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO1, 0x4400);
  if(CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 1, 1, 1, 1) == 0)
     2f2:	2401      	movs	r4, #1
{
     2f4:	b085      	sub	sp, #20
  puts("\nStage 1 UART Initialization\n");        //initialise UART2 and UART3 with Baud divider of 32
     2f6:	4820      	ldr	r0, [pc, #128]	; (378 <Uart_Init+0x88>)
     2f8:	f001 f938 	bl	156c <puts>
  CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO0, 0x0011);
     2fc:	2111      	movs	r1, #17
     2fe:	481f      	ldr	r0, [pc, #124]	; (37c <Uart_Init+0x8c>)
     300:	f000 fc2e 	bl	b60 <CM3DS_MPS2_gpio_SetAltFunc>
  CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO1, 0x4400);
     304:	f44f 4188 	mov.w	r1, #17408	; 0x4400
     308:	481d      	ldr	r0, [pc, #116]	; (380 <Uart_Init+0x90>)
     30a:	f000 fc29 	bl	b60 <CM3DS_MPS2_gpio_SetAltFunc>
  if(CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 1, 1, 1, 1) == 0)
     30e:	2120      	movs	r1, #32
     310:	4623      	mov	r3, r4
     312:	4622      	mov	r2, r4
     314:	e9cd 4402 	strd	r4, r4, [sp, #8]
     318:	e9cd 4400 	strd	r4, r4, [sp]
     31c:	4819      	ldr	r0, [pc, #100]	; (384 <Uart_Init+0x94>)
     31e:	f000 fbc7 	bl	ab0 <CM3DS_MPS2_uart_init>
     322:	b9f0      	cbnz	r0, 362 <Uart_Init+0x72>
    printf("UART2 Initialised Successfully (Baud Divider of: %d)\n", CM3DS_MPS2_uart_GetBaudDivider(CM3DS_MPS2_UART2));
     324:	4605      	mov	r5, r0
     326:	4817      	ldr	r0, [pc, #92]	; (384 <Uart_Init+0x94>)
     328:	f000 fc02 	bl	b30 <CM3DS_MPS2_uart_GetBaudDivider>
     32c:	4601      	mov	r1, r0
     32e:	4816      	ldr	r0, [pc, #88]	; (388 <Uart_Init+0x98>)
     330:	f001 f896 	bl	1460 <iprintf>
  int err_code = 0;
     334:	462c      	mov	r4, r5
  else
  {
    puts("UART2 Initialization Failed\n");
    err_code = 1;
  }
  if(CM3DS_MPS2_uart_init(CM3DS_MPS2_UART3, 0x20, 1, 1, 1, 1, 1, 1) == 0)
     336:	2501      	movs	r5, #1
     338:	2120      	movs	r1, #32
     33a:	462b      	mov	r3, r5
     33c:	462a      	mov	r2, r5
     33e:	e9cd 5502 	strd	r5, r5, [sp, #8]
     342:	e9cd 5500 	strd	r5, r5, [sp]
     346:	4811      	ldr	r0, [pc, #68]	; (38c <Uart_Init+0x9c>)
     348:	f000 fbb2 	bl	ab0 <CM3DS_MPS2_uart_init>
     34c:	b968      	cbnz	r0, 36a <Uart_Init+0x7a>
    printf("UART3 Initialised Successfully (Baud Divider of: %d)\n", CM3DS_MPS2_uart_GetBaudDivider(CM3DS_MPS2_UART3));
     34e:	480f      	ldr	r0, [pc, #60]	; (38c <Uart_Init+0x9c>)
     350:	f000 fbee 	bl	b30 <CM3DS_MPS2_uart_GetBaudDivider>
     354:	4601      	mov	r1, r0
     356:	480e      	ldr	r0, [pc, #56]	; (390 <Uart_Init+0xa0>)
     358:	f001 f882 	bl	1460 <iprintf>
    err_code |= 2;
  }

  if(!err_code) return 0;
  else return 1;
  }
     35c:	4620      	mov	r0, r4
     35e:	b005      	add	sp, #20
     360:	bd30      	pop	{r4, r5, pc}
    puts("UART2 Initialization Failed\n");
     362:	480c      	ldr	r0, [pc, #48]	; (394 <Uart_Init+0xa4>)
     364:	f001 f902 	bl	156c <puts>
    err_code = 1;
     368:	e7e5      	b.n	336 <Uart_Init+0x46>
  else return 1;
     36a:	462c      	mov	r4, r5
    puts("UART3 Initialization Failed\n");
     36c:	480a      	ldr	r0, [pc, #40]	; (398 <Uart_Init+0xa8>)
     36e:	f001 f8fd 	bl	156c <puts>
  }
     372:	4620      	mov	r0, r4
     374:	b005      	add	sp, #20
     376:	bd30      	pop	{r4, r5, pc}
     378:	00002500 	.word	0x00002500
     37c:	40010000 	.word	0x40010000
     380:	40011000 	.word	0x40011000
     384:	4002c000 	.word	0x4002c000
     388:	00002520 	.word	0x00002520
     38c:	4002d000 	.word	0x4002d000
     390:	00002578 	.word	0x00002578
     394:	00002558 	.word	0x00002558
     398:	000025b0 	.word	0x000025b0

0000039c <Uart_Buffull>:


int Uart_Buffull(void)             //function for testing the Buffer full functions and simple transmission
{
     39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     3a0:	b087      	sub	sp, #28
  int err_code = 0;
  int i, k;
  char received[12] = {0,0,0,0, 0,0,0,0, 0,0,0,0};
     3a2:	466e      	mov	r6, sp
  char transmit[12] = "hello world";
     3a4:	4b45      	ldr	r3, [pc, #276]	; (4bc <Uart_Buffull+0x120>)
  char received[12] = {0,0,0,0, 0,0,0,0, 0,0,0,0};
     3a6:	4a46      	ldr	r2, [pc, #280]	; (4c0 <Uart_Buffull+0x124>)
  char transmit[12] = "hello world";
     3a8:	af03      	add	r7, sp, #12
  char received[12] = {0,0,0,0, 0,0,0,0, 0,0,0,0};
     3aa:	ca07      	ldmia	r2, {r0, r1, r2}
     3ac:	e886 0007 	stmia.w	r6, {r0, r1, r2}
  char transmit[12] = "hello world";
     3b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     3b4:	e887 0007 	stmia.w	r7, {r0, r1, r2}

  puts("\nStage 2 Simple Transmission - TX and RX Test\n");
     3b8:	4842      	ldr	r0, [pc, #264]	; (4c4 <Uart_Buffull+0x128>)
     3ba:	f001 f8d7 	bl	156c <puts>

  i = 0; /* transmit character counter */
  k = 0; /* receive character counter */

  while((CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART2) == 0)){    //while the TX buffer is not full send it data to transmit
     3be:	463c      	mov	r4, r7
     3c0:	4d41      	ldr	r5, [pc, #260]	; (4c8 <Uart_Buffull+0x12c>)
     3c2:	e002      	b.n	3ca <Uart_Buffull+0x2e>
    CM3DS_MPS2_UART2->DATA = (uint32_t)transmit[i];
     3c4:	f814 3b01 	ldrb.w	r3, [r4], #1
     3c8:	602b      	str	r3, [r5, #0]
  while((CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART2) == 0)){    //while the TX buffer is not full send it data to transmit
     3ca:	483f      	ldr	r0, [pc, #252]	; (4c8 <Uart_Buffull+0x12c>)
     3cc:	f000 fb96 	bl	afc <CM3DS_MPS2_uart_GetTxBufferFull>
     3d0:	2800      	cmp	r0, #0
     3d2:	d0f7      	beq.n	3c4 <Uart_Buffull+0x28>
//printf("TX Write: i=%0d  (Char=%c)\n", i, transmit[i]);

      i++;
  }

  if(CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART2)) puts("TX Buffer Full ...restarting transmission");
     3d4:	483c      	ldr	r0, [pc, #240]	; (4c8 <Uart_Buffull+0x12c>)
     3d6:	f000 fb91 	bl	afc <CM3DS_MPS2_uart_GetTxBufferFull>
     3da:	2800      	cmp	r0, #0
     3dc:	d056      	beq.n	48c <Uart_Buffull+0xf0>
     3de:	483b      	ldr	r0, [pc, #236]	; (4cc <Uart_Buffull+0x130>)
     3e0:	f001 f8c4 	bl	156c <puts>
    printf("** TEST FAILED **, Error Code: (0x%x)", err_code);
  }

  /*receive data from transmission and dispose of it*/

  if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1) CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     3e4:	483a      	ldr	r0, [pc, #232]	; (4d0 <Uart_Buffull+0x134>)
     3e6:	f000 fb85 	bl	af4 <CM3DS_MPS2_uart_GetRxBufferFull>
     3ea:	2801      	cmp	r0, #1
  int err_code = 0;
     3ec:	f04f 0800 	mov.w	r8, #0
  if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1) CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     3f0:	d057      	beq.n	4a2 <Uart_Buffull+0x106>
  else{
    err_code = (1 << 1);
    printf("** TEST FAILED **, Error Code: (0x%x)", err_code);
     3f2:	2102      	movs	r1, #2
     3f4:	4837      	ldr	r0, [pc, #220]	; (4d4 <Uart_Buffull+0x138>)
     3f6:	f001 f833 	bl	1460 <iprintf>
    err_code = (1 << 1);
     3fa:	f04f 0802 	mov.w	r8, #2
  k = 0; /* receive character counter */
     3fe:	2400      	movs	r4, #0

  i = 0;

  while(k < 12){   //while received string is not the length of the original string

    if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1){   //receive data from RX buffer when full
     400:	4d33      	ldr	r5, [pc, #204]	; (4d0 <Uart_Buffull+0x134>)
  i = 0;
     402:	46a1      	mov	r9, r4
      received[k] = CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
      printf("RX Buffer Full ...receiving data... %c\n", received[k]);
     404:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 4d8 <Uart_Buffull+0x13c>
    The receive buffer status is checked because the
    printf statement in the receive polling takes
    long time so this code cannot handle maximum
    throughput */

    if((CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART2) == 0) && (CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) != 1)){
     408:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 4c8 <Uart_Buffull+0x12c>
     40c:	e001      	b.n	412 <Uart_Buffull+0x76>
  while(k < 12){   //while received string is not the length of the original string
     40e:	2c0c      	cmp	r4, #12
     410:	d01c      	beq.n	44c <Uart_Buffull+0xb0>
    if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1){   //receive data from RX buffer when full
     412:	4628      	mov	r0, r5
     414:	f000 fb6e 	bl	af4 <CM3DS_MPS2_uart_GetRxBufferFull>
     418:	2801      	cmp	r0, #1
     41a:	d029      	beq.n	470 <Uart_Buffull+0xd4>
    if((CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART2) == 0) && (CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) != 1)){
     41c:	482a      	ldr	r0, [pc, #168]	; (4c8 <Uart_Buffull+0x12c>)
     41e:	f000 fb6d 	bl	afc <CM3DS_MPS2_uart_GetTxBufferFull>
     422:	2800      	cmp	r0, #0
     424:	d1f3      	bne.n	40e <Uart_Buffull+0x72>
     426:	4628      	mov	r0, r5
     428:	f000 fb64 	bl	af4 <CM3DS_MPS2_uart_GetRxBufferFull>
     42c:	2801      	cmp	r0, #1
     42e:	d0ee      	beq.n	40e <Uart_Buffull+0x72>
      if(i < 12){
     430:	f1b9 0f0b 	cmp.w	r9, #11
     434:	dceb      	bgt.n	40e <Uart_Buffull+0x72>
        CM3DS_MPS2_UART2->DATA = (uint32_t)transmit[i];
     436:	f109 0318 	add.w	r3, r9, #24
     43a:	446b      	add	r3, sp
     43c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  while(k < 12){   //while received string is not the length of the original string
     440:	2c0c      	cmp	r4, #12
        i++;
     442:	f109 0901 	add.w	r9, r9, #1
        CM3DS_MPS2_UART2->DATA = (uint32_t)transmit[i];
     446:	f8cb 3000 	str.w	r3, [fp]
  while(k < 12){   //while received string is not the length of the original string
     44a:	d1e2      	bne.n	412 <Uart_Buffull+0x76>
      }
    }
  }
  printf("\nCharacters received: %s\n", received);    //when all characters received print the received string
     44c:	4631      	mov	r1, r6
     44e:	4823      	ldr	r0, [pc, #140]	; (4dc <Uart_Buffull+0x140>)
     450:	f001 f806 	bl	1460 <iprintf>

  if(strcmp(received, transmit)){
     454:	4639      	mov	r1, r7
     456:	4630      	mov	r0, r6
     458:	f001 f890 	bl	157c <strcmp>
     45c:	bb28      	cbnz	r0, 4aa <Uart_Buffull+0x10e>
    err_code = 4;
    puts("** TEST FAILED **, Error : Strings DO Not Match!");
  }

  if(!err_code) return 0;
  else return 2;
     45e:	f1b8 0f00 	cmp.w	r8, #0
     462:	bf18      	it	ne
     464:	f04f 0802 	movne.w	r8, #2
}
     468:	4640      	mov	r0, r8
     46a:	b007      	add	sp, #28
     46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      received[k] = CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     470:	4628      	mov	r0, r5
     472:	f000 fb4d 	bl	b10 <CM3DS_MPS2_uart_ReceiveChar>
     476:	4601      	mov	r1, r0
     478:	f104 0318 	add.w	r3, r4, #24
     47c:	446b      	add	r3, sp
      printf("RX Buffer Full ...receiving data... %c\n", received[k]);
     47e:	4650      	mov	r0, sl
      received[k] = CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     480:	f803 1c18 	strb.w	r1, [r3, #-24]
     484:	3401      	adds	r4, #1
      printf("RX Buffer Full ...receiving data... %c\n", received[k]);
     486:	f000 ffeb 	bl	1460 <iprintf>
      k++;
     48a:	e7c7      	b.n	41c <Uart_Buffull+0x80>
    printf("** TEST FAILED **, Error Code: (0x%x)", err_code);
     48c:	2101      	movs	r1, #1
     48e:	4811      	ldr	r0, [pc, #68]	; (4d4 <Uart_Buffull+0x138>)
     490:	f000 ffe6 	bl	1460 <iprintf>
  if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1) CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     494:	480e      	ldr	r0, [pc, #56]	; (4d0 <Uart_Buffull+0x134>)
     496:	f000 fb2d 	bl	af4 <CM3DS_MPS2_uart_GetRxBufferFull>
     49a:	2801      	cmp	r0, #1
    err_code = (1 << 0);
     49c:	f04f 0801 	mov.w	r8, #1
  if(CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART3) == 1) CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);
     4a0:	d1a7      	bne.n	3f2 <Uart_Buffull+0x56>
     4a2:	480b      	ldr	r0, [pc, #44]	; (4d0 <Uart_Buffull+0x134>)
     4a4:	f000 fb34 	bl	b10 <CM3DS_MPS2_uart_ReceiveChar>
     4a8:	e7a9      	b.n	3fe <Uart_Buffull+0x62>
  else return 2;
     4aa:	f04f 0802 	mov.w	r8, #2
    puts("** TEST FAILED **, Error : Strings DO Not Match!");
     4ae:	480c      	ldr	r0, [pc, #48]	; (4e0 <Uart_Buffull+0x144>)
     4b0:	f001 f85c 	bl	156c <puts>
}
     4b4:	4640      	mov	r0, r8
     4b6:	b007      	add	sp, #28
     4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     4bc:	000026cc 	.word	0x000026cc
     4c0:	000029e0 	.word	0x000029e0
     4c4:	000025d0 	.word	0x000025d0
     4c8:	4002c000 	.word	0x4002c000
     4cc:	00002600 	.word	0x00002600
     4d0:	4002d000 	.word	0x4002d000
     4d4:	0000262c 	.word	0x0000262c
     4d8:	00002654 	.word	0x00002654
     4dc:	0000267c 	.word	0x0000267c
     4e0:	00002698 	.word	0x00002698

000004e4 <Uart_OR>:

int Uart_OR(void)              /*function to test driver Overrun functions*/
{
     4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  int i = 0, TX = 0, RX = 0, err_code = 0;
     4e8:	f04f 0800 	mov.w	r8, #0
  char transmit[12] = "hello world";

  puts("\nStage 3 Polling");
     4ec:	4853      	ldr	r0, [pc, #332]	; (63c <Uart_OR+0x158>)
     4ee:	f001 f83d 	bl	156c <puts>

  puts("\n- Stage 3a Overrun Polling\n");
     4f2:	4853      	ldr	r0, [pc, #332]	; (640 <Uart_OR+0x15c>)
     4f4:	f001 f83a 	bl	156c <puts>
  while(1)
  {
    if(i < 4) CM3DS_MPS2_UART2->DATA = (uint32_t)'a';                     //if the loop iteration, the value of i, is less
                                                                      //that 4 then send the TX buffer data to cause a
    while(i > 10){                                                    //TX overrun if the loop iteration, i, is greater
      CM3DS_MPS2_UART2->DATA = (uint32_t)'a';                             //than 10 then send the TX buffer to cause another
     4f8:	2561      	movs	r5, #97	; 0x61
  int i = 0, TX = 0, RX = 0, err_code = 0;
     4fa:	46c1      	mov	r9, r8
     4fc:	4647      	mov	r7, r8
      CM3DS_MPS2_UART2->DATA = (uint32_t)'a';                             //than 10 then send the TX buffer to cause another
     4fe:	4c51      	ldr	r4, [pc, #324]	; (644 <Uart_OR+0x160>)
     500:	e008      	b.n	514 <Uart_OR+0x30>

  if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART2) == 1){
    puts("TX Buffer Overrun Occurred");
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART2);
    TX = 1;
  }else if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART3) == 2){
     502:	4851      	ldr	r0, [pc, #324]	; (648 <Uart_OR+0x164>)
     504:	f000 fb0a 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     508:	2802      	cmp	r0, #2
     50a:	d06a      	beq.n	5e2 <Uart_OR+0xfe>
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);                   //is never read from the RX buffer
    RX = 1;
  }

  i++;
  if(RX & TX) break;
     50c:	ea09 0308 	and.w	r3, r9, r8
  i++;
     510:	3701      	adds	r7, #1
  if(RX & TX) break;
     512:	b9a3      	cbnz	r3, 53e <Uart_OR+0x5a>
    if(i < 4) CM3DS_MPS2_UART2->DATA = (uint32_t)'a';                     //if the loop iteration, the value of i, is less
     514:	2f03      	cmp	r7, #3
     516:	f300 8086 	bgt.w	626 <Uart_OR+0x142>
     51a:	6025      	str	r5, [r4, #0]
  if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART2) == 1){
     51c:	4620      	mov	r0, r4
     51e:	f000 fafd 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     522:	2801      	cmp	r0, #1
     524:	4606      	mov	r6, r0
     526:	d1ec      	bne.n	502 <Uart_OR+0x1e>
    puts("TX Buffer Overrun Occurred");
     528:	4848      	ldr	r0, [pc, #288]	; (64c <Uart_OR+0x168>)
     52a:	f001 f81f 	bl	156c <puts>
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART2);
     52e:	4620      	mov	r0, r4
     530:	f000 faf8 	bl	b24 <CM3DS_MPS2_uart_ClearOverrunStatus>
    TX = 1;
     534:	4643      	mov	r3, r8
     536:	46b1      	mov	r9, r6
  i++;
     538:	3701      	adds	r7, #1
  if(RX & TX) break;
     53a:	2b00      	cmp	r3, #0
     53c:	d0ea      	beq.n	514 <Uart_OR+0x30>
 }

  puts("\n- Stage 3b TX & RX IRQ Polling\n");
     53e:	4844      	ldr	r0, [pc, #272]	; (650 <Uart_OR+0x16c>)
     540:	f001 f814 	bl	156c <puts>

  //clear the TX IRQ status and then print the new status
  CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);
     544:	483f      	ldr	r0, [pc, #252]	; (644 <Uart_OR+0x160>)
     546:	f000 fafd 	bl	b44 <CM3DS_MPS2_uart_ClearTxIRQ>
  printf("TX IRQ Status: %d\n", CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2));
     54a:	483e      	ldr	r0, [pc, #248]	; (644 <Uart_OR+0x160>)
     54c:	f000 faf2 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     550:	4601      	mov	r1, r0
     552:	4840      	ldr	r0, [pc, #256]	; (654 <Uart_OR+0x170>)
     554:	f000 ff84 	bl	1460 <iprintf>

  if(CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2)) err_code = (1 << 0);
     558:	483a      	ldr	r0, [pc, #232]	; (644 <Uart_OR+0x160>)
     55a:	f000 faeb 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     55e:	4605      	mov	r5, r0

  //clear the RX IRQ status and then print the new status
  CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART3);
     560:	4839      	ldr	r0, [pc, #228]	; (648 <Uart_OR+0x164>)
     562:	f000 faf3 	bl	b4c <CM3DS_MPS2_uart_ClearRxIRQ>
  printf("RX IRQ Status: %d\n", CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3));
     566:	4838      	ldr	r0, [pc, #224]	; (648 <Uart_OR+0x164>)
     568:	f000 fae8 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     56c:	4601      	mov	r1, r0
     56e:	483a      	ldr	r0, [pc, #232]	; (658 <Uart_OR+0x174>)
     570:	f000 ff76 	bl	1460 <iprintf>

  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3)) err_code = (1 << 1);
     574:	4834      	ldr	r0, [pc, #208]	; (648 <Uart_OR+0x164>)
     576:	f000 fae1 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     57a:	2800      	cmp	r0, #0
     57c:	d13b      	bne.n	5f6 <Uart_OR+0x112>
  if(CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2)) err_code = (1 << 0);
     57e:	3d00      	subs	r5, #0
     580:	bf18      	it	ne
     582:	2501      	movne	r5, #1

  CM3DS_MPS2_uart_SendChar(CM3DS_MPS2_UART2, transmit[1]);
     584:	2165      	movs	r1, #101	; 0x65
     586:	482f      	ldr	r0, [pc, #188]	; (644 <Uart_OR+0x160>)
     588:	f000 fabc 	bl	b04 <CM3DS_MPS2_uart_SendChar>

  while(!CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2));
     58c:	4c2d      	ldr	r4, [pc, #180]	; (644 <Uart_OR+0x160>)
     58e:	4620      	mov	r0, r4
     590:	f000 fad0 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     594:	2800      	cmp	r0, #0
     596:	d0fa      	beq.n	58e <Uart_OR+0xaa>
  printf("TX IRQ Status: %d\n", CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2));     //send data and wait until the TX IRQ status
     598:	482a      	ldr	r0, [pc, #168]	; (644 <Uart_OR+0x160>)
     59a:	f000 facb 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     59e:	4601      	mov	r1, r0
     5a0:	482c      	ldr	r0, [pc, #176]	; (654 <Uart_OR+0x170>)
     5a2:	f000 ff5d 	bl	1460 <iprintf>
  if(!CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART2)) err_code = (1 << 2);           //is set and then print the new status
     5a6:	4827      	ldr	r0, [pc, #156]	; (644 <Uart_OR+0x160>)
     5a8:	f000 fac4 	bl	b34 <CM3DS_MPS2_uart_GetTxIRQStatus>
     5ac:	bb88      	cbnz	r0, 612 <Uart_OR+0x12e>
     5ae:	2504      	movs	r5, #4
  else CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);


  while(!CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3));
     5b0:	4c25      	ldr	r4, [pc, #148]	; (648 <Uart_OR+0x164>)
     5b2:	4620      	mov	r0, r4
     5b4:	f000 fac2 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     5b8:	2800      	cmp	r0, #0
     5ba:	d0fa      	beq.n	5b2 <Uart_OR+0xce>
  printf("RX IRQ Status: %d\n", CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3));     //send data and wait until the RX IRQ status
     5bc:	4822      	ldr	r0, [pc, #136]	; (648 <Uart_OR+0x164>)
     5be:	f000 fabd 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     5c2:	4601      	mov	r1, r0
     5c4:	4824      	ldr	r0, [pc, #144]	; (658 <Uart_OR+0x174>)
     5c6:	f000 ff4b 	bl	1460 <iprintf>
  if(!CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3)) err_code = (1 << 3);           //is set and then print the new status
     5ca:	481f      	ldr	r0, [pc, #124]	; (648 <Uart_OR+0x164>)
     5cc:	f000 fab6 	bl	b3c <CM3DS_MPS2_uart_GetRxIRQStatus>
     5d0:	b998      	cbnz	r0, 5fa <Uart_OR+0x116>
    printf("** TEST FAILED **, Polling Test Error Code: (0x%x)", err_code);
  }
  else puts("Polling Test Passed");

  if(!err_code) return 0;
  else return 4;
     5d2:	2504      	movs	r5, #4
    printf("** TEST FAILED **, Polling Test Error Code: (0x%x)", err_code);
     5d4:	2108      	movs	r1, #8
     5d6:	4821      	ldr	r0, [pc, #132]	; (65c <Uart_OR+0x178>)
     5d8:	f000 ff42 	bl	1460 <iprintf>
}
     5dc:	4628      	mov	r0, r5
     5de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    puts("RX Buffer Overrun Occurred");                             //RX buffer overrun will occur as the data
     5e2:	481f      	ldr	r0, [pc, #124]	; (660 <Uart_OR+0x17c>)
     5e4:	f000 ffc2 	bl	156c <puts>
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);                   //is never read from the RX buffer
     5e8:	4817      	ldr	r0, [pc, #92]	; (648 <Uart_OR+0x164>)
     5ea:	f000 fa9b 	bl	b24 <CM3DS_MPS2_uart_ClearOverrunStatus>
    RX = 1;
     5ee:	f04f 0801 	mov.w	r8, #1
    CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART3);                   //is never read from the RX buffer
     5f2:	464b      	mov	r3, r9
     5f4:	e78c      	b.n	510 <Uart_OR+0x2c>
  if(CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART3)) err_code = (1 << 1);
     5f6:	2502      	movs	r5, #2
     5f8:	e7c4      	b.n	584 <Uart_OR+0xa0>
  else CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART3);
     5fa:	4813      	ldr	r0, [pc, #76]	; (648 <Uart_OR+0x164>)
     5fc:	f000 faa6 	bl	b4c <CM3DS_MPS2_uart_ClearRxIRQ>
  if(err_code){
     600:	b15d      	cbz	r5, 61a <Uart_OR+0x136>
    printf("** TEST FAILED **, Polling Test Error Code: (0x%x)", err_code);
     602:	4629      	mov	r1, r5
  else return 4;
     604:	2504      	movs	r5, #4
    printf("** TEST FAILED **, Polling Test Error Code: (0x%x)", err_code);
     606:	4815      	ldr	r0, [pc, #84]	; (65c <Uart_OR+0x178>)
     608:	f000 ff2a 	bl	1460 <iprintf>
}
     60c:	4628      	mov	r0, r5
     60e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  else CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART2);
     612:	480c      	ldr	r0, [pc, #48]	; (644 <Uart_OR+0x160>)
     614:	f000 fa96 	bl	b44 <CM3DS_MPS2_uart_ClearTxIRQ>
     618:	e7ca      	b.n	5b0 <Uart_OR+0xcc>
  else puts("Polling Test Passed");
     61a:	4812      	ldr	r0, [pc, #72]	; (664 <Uart_OR+0x180>)
     61c:	f000 ffa6 	bl	156c <puts>
}
     620:	4628      	mov	r0, r5
     622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     626:	2f0a      	cmp	r7, #10
     628:	f77f af78 	ble.w	51c <Uart_OR+0x38>
      if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART2) == 1) break;      //TX buffer overrun
     62c:	4805      	ldr	r0, [pc, #20]	; (644 <Uart_OR+0x160>)
      CM3DS_MPS2_UART2->DATA = (uint32_t)'a';                             //than 10 then send the TX buffer to cause another
     62e:	6025      	str	r5, [r4, #0]
      if(CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART2) == 1) break;      //TX buffer overrun
     630:	f000 fa74 	bl	b1c <CM3DS_MPS2_uart_GetOverrunStatus>
     634:	2801      	cmp	r0, #1
     636:	d1f9      	bne.n	62c <Uart_OR+0x148>
     638:	e770      	b.n	51c <Uart_OR+0x38>
     63a:	bf00      	nop
     63c:	000026d8 	.word	0x000026d8
     640:	000026ec 	.word	0x000026ec
     644:	4002c000 	.word	0x4002c000
     648:	4002d000 	.word	0x4002d000
     64c:	0000270c 	.word	0x0000270c
     650:	00002744 	.word	0x00002744
     654:	00002768 	.word	0x00002768
     658:	0000277c 	.word	0x0000277c
     65c:	00002790 	.word	0x00002790
     660:	00002728 	.word	0x00002728
     664:	000027c4 	.word	0x000027c4

00000668 <Uart_IRQ>:

int Uart_IRQ(void){
     668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char transmit[12] = "hello world";

  puts("\nStage 4 IRQ\n");
  puts("- Stage 4a Overrun IRQ\n");

  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 0, 1, 1, 1); //disable UART2 TX
     66c:	f04f 0801 	mov.w	r8, #1
     670:	f04f 0900 	mov.w	r9, #0
int Uart_IRQ(void){
     674:	b08b      	sub	sp, #44	; 0x2c
  char transmit[12] = "hello world";
     676:	4b73      	ldr	r3, [pc, #460]	; (844 <Uart_IRQ+0x1dc>)
  char received[12] = {0,0,0,0, 0,0,0,0, 0,0,0,0};
     678:	4a73      	ldr	r2, [pc, #460]	; (848 <Uart_IRQ+0x1e0>)
     67a:	af04      	add	r7, sp, #16
     67c:	ca07      	ldmia	r2, {r0, r1, r2}
     67e:	e887 0007 	stmia.w	r7, {r0, r1, r2}
  char transmit[12] = "hello world";
     682:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     686:	ab07      	add	r3, sp, #28
     688:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  puts("\nStage 4 IRQ\n");
     68c:	486f      	ldr	r0, [pc, #444]	; (84c <Uart_IRQ+0x1e4>)
     68e:	f000 ff6d 	bl	156c <puts>
  puts("- Stage 4a Overrun IRQ\n");
     692:	486f      	ldr	r0, [pc, #444]	; (850 <Uart_IRQ+0x1e8>)
     694:	f000 ff6a 	bl	156c <puts>
  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 0, 1, 1, 1); //disable UART2 TX
     698:	486e      	ldr	r0, [pc, #440]	; (854 <Uart_IRQ+0x1ec>)
     69a:	2120      	movs	r1, #32
     69c:	4643      	mov	r3, r8
     69e:	4642      	mov	r2, r8
     6a0:	e9cd 8802 	strd	r8, r8, [sp, #8]
     6a4:	e9cd 9800 	strd	r9, r8, [sp]
  {
    if(uart_txorirq_executed){
      puts("UART TX Overrun IRQ");       //if an TX OR IRQ is performed then this variable is set,
      uart_txorirq_executed = 0;         //uart_txorirq_executed, and this statement will be printed
    }
    CM3DS_MPS2_UART2->DATA = (uint32_t)'a';  //always send data to the TX buffer to cause TX OR and do not
     6a8:	4605      	mov	r5, r0
  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 0, 1, 1, 1); //disable UART2 TX
     6aa:	f000 fa01 	bl	ab0 <CM3DS_MPS2_uart_init>
  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART3, 0x20, 1, 1, 1, 0, 1, 1); //disable UART3 RX
     6ae:	4643      	mov	r3, r8
     6b0:	4642      	mov	r2, r8
     6b2:	2120      	movs	r1, #32
     6b4:	e9cd 8802 	strd	r8, r8, [sp, #8]
     6b8:	4867      	ldr	r0, [pc, #412]	; (858 <Uart_IRQ+0x1f0>)
     6ba:	f8cd 9004 	str.w	r9, [sp, #4]
     6be:	f8cd 8000 	str.w	r8, [sp]
     6c2:	f000 f9f5 	bl	ab0 <CM3DS_MPS2_uart_init>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     6c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     6ca:	4b64      	ldr	r3, [pc, #400]	; (85c <Uart_IRQ+0x1f4>)
     6cc:	4c64      	ldr	r4, [pc, #400]	; (860 <Uart_IRQ+0x1f8>)
      puts("UART TX Overrun IRQ");       //if an TX OR IRQ is performed then this variable is set,
     6ce:	4e65      	ldr	r6, [pc, #404]	; (864 <Uart_IRQ+0x1fc>)
     6d0:	601a      	str	r2, [r3, #0]
    CM3DS_MPS2_UART2->DATA = (uint32_t)'a';  //always send data to the TX buffer to cause TX OR and do not
     6d2:	f04f 0861 	mov.w	r8, #97	; 0x61
  while(uart_txorirq_counter <= 3)       //repeat until 3 TX OR IRQs have occurred
     6d6:	6863      	ldr	r3, [r4, #4]
     6d8:	2b03      	cmp	r3, #3
     6da:	dc19      	bgt.n	710 <Uart_IRQ+0xa8>
    if(uart_txorirq_executed){
     6dc:	6823      	ldr	r3, [r4, #0]
     6de:	b953      	cbnz	r3, 6f6 <Uart_IRQ+0x8e>
    CM3DS_MPS2_UART2->DATA = (uint32_t)'a';  //always send data to the TX buffer to cause TX OR and do not
     6e0:	f8c5 8000 	str.w	r8, [r5]
    if(uart_rxorirq_executed){           //receive data to cause RX OR
     6e4:	68a3      	ldr	r3, [r4, #8]
     6e6:	2b00      	cmp	r3, #0
     6e8:	d0f5      	beq.n	6d6 <Uart_IRQ+0x6e>
      puts("UART RX Overrun IRQ");
     6ea:	485f      	ldr	r0, [pc, #380]	; (868 <Uart_IRQ+0x200>)
     6ec:	f000 ff3e 	bl	156c <puts>
      uart_rxorirq_executed = 0;
     6f0:	2300      	movs	r3, #0
     6f2:	60a3      	str	r3, [r4, #8]
     6f4:	e7ed      	b.n	6d2 <Uart_IRQ+0x6a>
      puts("UART TX Overrun IRQ");       //if an TX OR IRQ is performed then this variable is set,
     6f6:	4630      	mov	r0, r6
     6f8:	f000 ff38 	bl	156c <puts>
      uart_txorirq_executed = 0;         //uart_txorirq_executed, and this statement will be printed
     6fc:	2300      	movs	r3, #0
     6fe:	6023      	str	r3, [r4, #0]
    CM3DS_MPS2_UART2->DATA = (uint32_t)'a';  //always send data to the TX buffer to cause TX OR and do not
     700:	f8c5 8000 	str.w	r8, [r5]
    if(uart_rxorirq_executed){           //receive data to cause RX OR
     704:	68a3      	ldr	r3, [r4, #8]
     706:	2b00      	cmp	r3, #0
     708:	d1ef      	bne.n	6ea <Uart_IRQ+0x82>
  while(uart_txorirq_counter <= 3)       //repeat until 3 TX OR IRQs have occurred
     70a:	6863      	ldr	r3, [r4, #4]
     70c:	2b03      	cmp	r3, #3
     70e:	dde5      	ble.n	6dc <Uart_IRQ+0x74>
    }
  }

  if(uart_rxorirq_counter < 3){
     710:	68e3      	ldr	r3, [r4, #12]
     712:	2b02      	cmp	r3, #2
     714:	dc7a      	bgt.n	80c <Uart_IRQ+0x1a4>
    err_code = (1 << 0);
    printf("** TEST FAILED ** UART RX Overrun Error, Error Code: (0x%x)", err_code);
     716:	2101      	movs	r1, #1
     718:	4854      	ldr	r0, [pc, #336]	; (86c <Uart_IRQ+0x204>)
     71a:	f000 fea1 	bl	1460 <iprintf>
    err_code = (1 << 0);
     71e:	f04f 0801 	mov.w	r8, #1
  }
  else puts("UART RX Overrun Passed");

  j = 0;
  uart_data_received = 1;  //set uart_data_received to one so that the first character is sent
     722:	2601      	movs	r6, #1
  j = 0;
     724:	2500      	movs	r5, #0

  while(j < 11)   /*while j, the received character counter, is less than 11, the number of characters to be sent*/
  { /* uart_data_received and uart_data_sent are updated by TX and RX handlers */
    if(uart_data_received){
      puts("UART TX IRQ ....data sent");                    //if the data has been received (which is set in the
      CM3DS_MPS2_uart_SendChar(CM3DS_MPS2_UART2, transmit[i]);      //RX IRQ) then send the character corresponding to
     726:	f8df a12c 	ldr.w	sl, [pc, #300]	; 854 <Uart_IRQ+0x1ec>
  puts("\n- Stage 4b TX/RX IRQ\n");
     72a:	4851      	ldr	r0, [pc, #324]	; (870 <Uart_IRQ+0x208>)
  uart_data_received = 1;  //set uart_data_received to one so that the first character is sent
     72c:	6166      	str	r6, [r4, #20]
  puts("\n- Stage 4b TX/RX IRQ\n");
     72e:	f000 ff1d 	bl	156c <puts>
  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART2, 0x20, 1, 1, 1, 1, 1, 1); //enable UART2 TX IRQ
     732:	4633      	mov	r3, r6
     734:	4632      	mov	r2, r6
     736:	2120      	movs	r1, #32
     738:	e9cd 6602 	strd	r6, r6, [sp, #8]
     73c:	e9cd 6600 	strd	r6, r6, [sp]
     740:	4650      	mov	r0, sl
     742:	f000 f9b5 	bl	ab0 <CM3DS_MPS2_uart_init>
  CM3DS_MPS2_uart_init(CM3DS_MPS2_UART3, 0x20, 1, 1, 1, 1, 1, 1); //enable UART3 RX IRQ
     746:	4633      	mov	r3, r6
     748:	4632      	mov	r2, r6
     74a:	2120      	movs	r1, #32
     74c:	e9cd 6602 	strd	r6, r6, [sp, #8]
     750:	e9cd 6600 	strd	r6, r6, [sp]
     754:	4840      	ldr	r0, [pc, #256]	; (858 <Uart_IRQ+0x1f0>)
     756:	f000 f9ab 	bl	ab0 <CM3DS_MPS2_uart_init>
     75a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     75e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  int i = 0, j = 0; /* i=transmit character counter, j = receive character counter */
     762:	462e      	mov	r6, r5
     764:	4b3d      	ldr	r3, [pc, #244]	; (85c <Uart_IRQ+0x1f4>)
      puts("UART TX IRQ ....data sent");                    //if the data has been received (which is set in the
     766:	f8df b10c 	ldr.w	fp, [pc, #268]	; 874 <Uart_IRQ+0x20c>
      i++;                                                  //the character counter, i, increment character counter
      uart_data_received = 0;
    }
    if(uart_data_sent){                                     //if the data has been set (which is set in the
      printf("UART RX IRQ ....data received.... ");         //TX IRQ) then receive the character corresponding to
     76a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 878 <Uart_IRQ+0x210>
     76e:	6059      	str	r1, [r3, #4]
     770:	605a      	str	r2, [r3, #4]
    if(uart_data_received){
     772:	6963      	ldr	r3, [r4, #20]
     774:	2b00      	cmp	r3, #0
     776:	d13a      	bne.n	7ee <Uart_IRQ+0x186>
    if(uart_data_sent){                                     //if the data has been set (which is set in the
     778:	6923      	ldr	r3, [r4, #16]
     77a:	bb0b      	cbnz	r3, 7c0 <Uart_IRQ+0x158>
  while(j < 11)   /*while j, the received character counter, is less than 11, the number of characters to be sent*/
     77c:	2d0a      	cmp	r5, #10
     77e:	ddf8      	ble.n	772 <Uart_IRQ+0x10a>
      j++;
      uart_data_sent = 0;
    }
  }

  printf("\nString received: %s\n\n", received);
     780:	4639      	mov	r1, r7
     782:	483e      	ldr	r0, [pc, #248]	; (87c <Uart_IRQ+0x214>)
     784:	f000 fe6c 	bl	1460 <iprintf>

  if(strcmp(received, transmit)){
     788:	4638      	mov	r0, r7
     78a:	a907      	add	r1, sp, #28
     78c:	f000 fef6 	bl	157c <strcmp>
     790:	2800      	cmp	r0, #0
     792:	d141      	bne.n	818 <Uart_IRQ+0x1b0>
  NVIC_DisableIRQ(UARTOVF_IRQn);       //disable all the enabled IRQs
  NVIC_DisableIRQ(UART2_IRQn);
  NVIC_DisableIRQ(UART3_IRQn);

  if(!err_code) return 0;
  else return 8;
     794:	f1b8 0f00 	cmp.w	r8, #0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     798:	f44f 5080 	mov.w	r0, #4096	; 0x1000
     79c:	bf18      	it	ne
     79e:	f04f 0808 	movne.w	r8, #8
     7a2:	4b2e      	ldr	r3, [pc, #184]	; (85c <Uart_IRQ+0x1f4>)
     7a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     7a8:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
     7ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
}
     7b0:	4640      	mov	r0, r8
     7b2:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
     7b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     7ba:	b00b      	add	sp, #44	; 0x2c
     7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      printf("UART RX IRQ ....data received.... ");         //TX IRQ) then receive the character corresponding to
     7c0:	4648      	mov	r0, r9
     7c2:	f000 fe4d 	bl	1460 <iprintf>
      received[j] = CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART3);  //the character counter, j, increment character counter
     7c6:	4824      	ldr	r0, [pc, #144]	; (858 <Uart_IRQ+0x1f0>)
     7c8:	f000 f9a2 	bl	b10 <CM3DS_MPS2_uart_ReceiveChar>
     7cc:	4601      	mov	r1, r0
     7ce:	f105 0328 	add.w	r3, r5, #40	; 0x28
     7d2:	446b      	add	r3, sp
     7d4:	f803 1c18 	strb.w	r1, [r3, #-24]
      printf("%c\n", received[j]);
     7d8:	4829      	ldr	r0, [pc, #164]	; (880 <Uart_IRQ+0x218>)
     7da:	f000 fe41 	bl	1460 <iprintf>
      uart_data_sent = 0;
     7de:	2300      	movs	r3, #0
      j++;
     7e0:	3501      	adds	r5, #1
  while(j < 11)   /*while j, the received character counter, is less than 11, the number of characters to be sent*/
     7e2:	2d0b      	cmp	r5, #11
      uart_data_sent = 0;
     7e4:	6123      	str	r3, [r4, #16]
  while(j < 11)   /*while j, the received character counter, is less than 11, the number of characters to be sent*/
     7e6:	d0cb      	beq.n	780 <Uart_IRQ+0x118>
    if(uart_data_received){
     7e8:	6963      	ldr	r3, [r4, #20]
     7ea:	2b00      	cmp	r3, #0
     7ec:	d0c4      	beq.n	778 <Uart_IRQ+0x110>
      puts("UART TX IRQ ....data sent");                    //if the data has been received (which is set in the
     7ee:	4658      	mov	r0, fp
     7f0:	f000 febc 	bl	156c <puts>
      CM3DS_MPS2_uart_SendChar(CM3DS_MPS2_UART2, transmit[i]);      //RX IRQ) then send the character corresponding to
     7f4:	f106 0328 	add.w	r3, r6, #40	; 0x28
     7f8:	446b      	add	r3, sp
     7fa:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
     7fe:	4650      	mov	r0, sl
     800:	f000 f980 	bl	b04 <CM3DS_MPS2_uart_SendChar>
      uart_data_received = 0;
     804:	2300      	movs	r3, #0
      i++;                                                  //the character counter, i, increment character counter
     806:	3601      	adds	r6, #1
      uart_data_received = 0;
     808:	6163      	str	r3, [r4, #20]
     80a:	e7b5      	b.n	778 <Uart_IRQ+0x110>
  else puts("UART RX Overrun Passed");
     80c:	481d      	ldr	r0, [pc, #116]	; (884 <Uart_IRQ+0x21c>)
     80e:	f000 fead 	bl	156c <puts>
  int err_code = 0;
     812:	f04f 0800 	mov.w	r8, #0
     816:	e784      	b.n	722 <Uart_IRQ+0xba>
    puts("** TEST FAILED ** Strings Do Not Match!");
     818:	481b      	ldr	r0, [pc, #108]	; (888 <Uart_IRQ+0x220>)
     81a:	f000 fea7 	bl	156c <puts>
  else return 8;
     81e:	f04f 0808 	mov.w	r8, #8
     822:	f44f 5080 	mov.w	r0, #4096	; 0x1000
     826:	4b0d      	ldr	r3, [pc, #52]	; (85c <Uart_IRQ+0x1f4>)
     828:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     82c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
     830:	f44f 4280 	mov.w	r2, #16384	; 0x4000
}
     834:	4640      	mov	r0, r8
     836:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
     83a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     83e:	b00b      	add	sp, #44	; 0x2c
     840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     844:	000026cc 	.word	0x000026cc
     848:	000029e0 	.word	0x000029e0
     84c:	000027d8 	.word	0x000027d8
     850:	000027e8 	.word	0x000027e8
     854:	4002c000 	.word	0x4002c000
     858:	4002d000 	.word	0x4002d000
     85c:	e000e100 	.word	0xe000e100
     860:	20000068 	.word	0x20000068
     864:	00002800 	.word	0x00002800
     868:	00002814 	.word	0x00002814
     86c:	00002828 	.word	0x00002828
     870:	0000287c 	.word	0x0000287c
     874:	00002894 	.word	0x00002894
     878:	000028b0 	.word	0x000028b0
     87c:	000028d4 	.word	0x000028d4
     880:	00002678 	.word	0x00002678
     884:	00002864 	.word	0x00002864
     888:	000028ec 	.word	0x000028ec

0000088c <uart2_id_check>:
// ----------------------------------------------------------
/* Detect the part number to see if device is present                */

int uart2_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
     88c:	4b06      	ldr	r3, [pc, #24]	; (8a8 <uart2_id_check+0x1c>)
     88e:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     892:	2a21      	cmp	r2, #33	; 0x21
     894:	d105      	bne.n	8a2 <uart2_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE4) != 0xB8))
     896:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
     89a:	38b8      	subs	r0, #184	; 0xb8
     89c:	bf18      	it	ne
     89e:	2001      	movne	r0, #1
     8a0:	4770      	bx	lr
  return 1; /* part ID does not match */
     8a2:	2001      	movs	r0, #1
else
  return 0;
}
     8a4:	4770      	bx	lr
     8a6:	bf00      	nop
     8a8:	4002c000 	.word	0x4002c000

000008ac <uart3_id_check>:

int uart3_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
     8ac:	4b06      	ldr	r3, [pc, #24]	; (8c8 <uart3_id_check+0x1c>)
     8ae:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     8b2:	2a21      	cmp	r2, #33	; 0x21
     8b4:	d105      	bne.n	8c2 <uart3_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE4) != 0xB8))
     8b6:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
     8ba:	38b8      	subs	r0, #184	; 0xb8
     8bc:	bf18      	it	ne
     8be:	2001      	movne	r0, #1
     8c0:	4770      	bx	lr
  return 1; /* part ID does not match */
     8c2:	2001      	movs	r0, #1
else
  return 0;
}
     8c4:	4770      	bx	lr
     8c6:	bf00      	nop
     8c8:	4002d000 	.word	0x4002d000

000008cc <gpio0_id_check>:

int gpio0_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     8cc:	4b06      	ldr	r3, [pc, #24]	; (8e8 <gpio0_id_check+0x1c>)
     8ce:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     8d2:	2a20      	cmp	r2, #32
     8d4:	d105      	bne.n	8e2 <gpio0_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8))
     8d6:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     8da:	38b8      	subs	r0, #184	; 0xb8
     8dc:	bf18      	it	ne
     8de:	2001      	movne	r0, #1
     8e0:	4770      	bx	lr
  return 1; /* part ID does not match */
     8e2:	2001      	movs	r0, #1
else
  return 0;
}
     8e4:	4770      	bx	lr
     8e6:	bf00      	nop
     8e8:	40010000 	.word	0x40010000

000008ec <gpio1_id_check>:

int gpio1_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
     8ec:	4b06      	ldr	r3, [pc, #24]	; (908 <gpio1_id_check+0x1c>)
     8ee:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     8f2:	2a20      	cmp	r2, #32
     8f4:	d105      	bne.n	902 <gpio1_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE4) != 0xB8))
     8f6:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
     8fa:	38b8      	subs	r0, #184	; 0xb8
     8fc:	bf18      	it	ne
     8fe:	2001      	movne	r0, #1
     900:	4770      	bx	lr
  return 1; /* part ID does not match */
     902:	2001      	movs	r0, #1
else
  return 0;
}
     904:	4770      	bx	lr
     906:	bf00      	nop
     908:	40011000 	.word	0x40011000

0000090c <main>:
{
     90c:	b510      	push	{r4, lr}
  UartStdOutInit();
     90e:	f000 f865 	bl	9dc <UartStdOutInit>
  puts("\nCortex-M3 DesignStart - UART Driver Test - revision $Revision: 242484 $\n");
     912:	4823      	ldr	r0, [pc, #140]	; (9a0 <main+0x94>)
     914:	f000 fe2a 	bl	156c <puts>
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
     918:	4b22      	ldr	r3, [pc, #136]	; (9a4 <main+0x98>)
     91a:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     91e:	2a21      	cmp	r2, #33	; 0x21
     920:	d103      	bne.n	92a <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE4) != 0xB8))
     922:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
     926:	2bb8      	cmp	r3, #184	; 0xb8
     928:	d006      	beq.n	938 <main+0x2c>
    puts("** TEST SKIPPED ** UART 2 / UART 3 / GPIO 0 / GPIO 1 not available");
     92a:	481f      	ldr	r0, [pc, #124]	; (9a8 <main+0x9c>)
     92c:	f000 fe1e 	bl	156c <puts>
    UartEndSimulation();
     930:	f000 f86c 	bl	a0c <UartEndSimulation>
}
     934:	2000      	movs	r0, #0
     936:	bd10      	pop	{r4, pc}
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
     938:	4b1c      	ldr	r3, [pc, #112]	; (9ac <main+0xa0>)
     93a:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     93e:	2a21      	cmp	r2, #33	; 0x21
     940:	d1f3      	bne.n	92a <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE4) != 0xB8))
     942:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
     946:	2bb8      	cmp	r3, #184	; 0xb8
     948:	d1ef      	bne.n	92a <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     94a:	4b19      	ldr	r3, [pc, #100]	; (9b0 <main+0xa4>)
     94c:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     950:	2a20      	cmp	r2, #32
     952:	d1ea      	bne.n	92a <main+0x1e>
    (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8))
     954:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
     958:	2bb8      	cmp	r3, #184	; 0xb8
     95a:	d1e6      	bne.n	92a <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
     95c:	4b15      	ldr	r3, [pc, #84]	; (9b4 <main+0xa8>)
     95e:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
     962:	2a20      	cmp	r2, #32
     964:	d1e1      	bne.n	92a <main+0x1e>
    (HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE4) != 0xB8))
     966:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
     96a:	2bb8      	cmp	r3, #184	; 0xb8
     96c:	d1dd      	bne.n	92a <main+0x1e>
  result |= Uart_Init();
     96e:	f7ff fcbf 	bl	2f0 <Uart_Init>
     972:	4604      	mov	r4, r0
  result |= Uart_Buffull();
     974:	f7ff fd12 	bl	39c <Uart_Buffull>
     978:	4304      	orrs	r4, r0
  result |= Uart_OR();
     97a:	f7ff fdb3 	bl	4e4 <Uart_OR>
     97e:	4304      	orrs	r4, r0
  result |= Uart_IRQ();
     980:	f7ff fe72 	bl	668 <Uart_IRQ>
  if (result == 0) {
     984:	ea54 0100 	orrs.w	r1, r4, r0
     988:	d105      	bne.n	996 <main+0x8a>
    puts("** TEST PASSED **\n");
     98a:	480b      	ldr	r0, [pc, #44]	; (9b8 <main+0xac>)
     98c:	f000 fdee 	bl	156c <puts>
  UartEndSimulation();
     990:	f000 f83c 	bl	a0c <UartEndSimulation>
  return 0;
     994:	e7ce      	b.n	934 <main+0x28>
    printf("** TEST FAILED **, Error code: (0x%x)\n", result);
     996:	4809      	ldr	r0, [pc, #36]	; (9bc <main+0xb0>)
     998:	f000 fd62 	bl	1460 <iprintf>
     99c:	e7f8      	b.n	990 <main+0x84>
     99e:	bf00      	nop
     9a0:	00002914 	.word	0x00002914
     9a4:	4002c000 	.word	0x4002c000
     9a8:	00002960 	.word	0x00002960
     9ac:	4002d000 	.word	0x4002d000
     9b0:	40010000 	.word	0x40010000
     9b4:	40011000 	.word	0x40011000
     9b8:	000029a4 	.word	0x000029a4
     9bc:	000029b8 	.word	0x000029b8

000009c0 <_write>:
#include <sys/stat.h>

extern unsigned char UartPutc(unsigned char my_ch);

__attribute__ ((used))  int _write (int fd, char *ptr, int len)
{
     9c0:	b570      	push	{r4, r5, r6, lr}
  size_t i;
  for (i=0; i<len;i++) {
     9c2:	4616      	mov	r6, r2
     9c4:	b13a      	cbz	r2, 9d6 <_write+0x16>
     9c6:	1e4c      	subs	r4, r1, #1
     9c8:	18a5      	adds	r5, r4, r2
    UartPutc(ptr[i]); // call character output function
     9ca:	f814 0f01 	ldrb.w	r0, [r4, #1]!
     9ce:	f000 f80d 	bl	9ec <UartPutc>
  for (i=0; i<len;i++) {
     9d2:	42ac      	cmp	r4, r5
     9d4:	d1f9      	bne.n	9ca <_write+0xa>
    }
  return len;
}
     9d6:	4630      	mov	r0, r6
     9d8:	bd70      	pop	{r4, r5, r6, pc}
     9da:	bf00      	nop

000009dc <UartStdOutInit>:
#else
// Simulation

void UartStdOutInit(void)
{
  CM3DS_MPS2_UART0->BAUDDIV = 16;
     9dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
     9e0:	2110      	movs	r1, #16
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
     9e2:	2241      	movs	r2, #65	; 0x41
  CM3DS_MPS2_UART0->BAUDDIV = 16;
     9e4:	6119      	str	r1, [r3, #16]
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
     9e6:	609a      	str	r2, [r3, #8]
//  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<5);
  return;
}
     9e8:	4770      	bx	lr
     9ea:	bf00      	nop

000009ec <UartPutc>:
// Output a character
unsigned char UartPutc(unsigned char my_ch)
{
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
     9ec:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     9f0:	6853      	ldr	r3, [r2, #4]
     9f2:	07db      	lsls	r3, r3, #31
     9f4:	d4fc      	bmi.n	9f0 <UartPutc+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
     9f6:	6010      	str	r0, [r2, #0]
  return (my_ch);
}
     9f8:	4770      	bx	lr
     9fa:	bf00      	nop

000009fc <UartGetc>:
// Get a character
unsigned char UartGetc(void)
{
  while ((CM3DS_MPS2_UART0->STATE & 2)==0); // Wait if Receive Holding register is empty
     9fc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     a00:	6853      	ldr	r3, [r2, #4]
     a02:	079b      	lsls	r3, r3, #30
     a04:	d5fc      	bpl.n	a00 <UartGetc+0x4>
  return (CM3DS_MPS2_UART0->DATA);
     a06:	6810      	ldr	r0, [r2, #0]
}
     a08:	b2c0      	uxtb	r0, r0
     a0a:	4770      	bx	lr

00000a0c <UartEndSimulation>:
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
     a0c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
     a10:	6853      	ldr	r3, [r2, #4]
     a12:	07db      	lsls	r3, r3, #31
     a14:	d4fc      	bmi.n	a10 <UartEndSimulation+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
     a16:	2304      	movs	r3, #4
     a18:	6013      	str	r3, [r2, #0]

void UartEndSimulation(void)
{
  UartPutc((char) 0x4); // End of simulation
  while(1);
     a1a:	e7fe      	b.n	a1a <UartEndSimulation+0xe>

00000a1c <CM3DS_MPS2_timer_EnableIRQ>:
 * @brief  Enable the microcontroller timer interrupts.
 */

 void CM3DS_MPS2_timer_EnableIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL |= CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk;
     a1c:	6803      	ldr	r3, [r0, #0]
     a1e:	f043 0308 	orr.w	r3, r3, #8
     a22:	6003      	str	r3, [r0, #0]
 }
     a24:	4770      	bx	lr
     a26:	bf00      	nop

00000a28 <CM3DS_MPS2_timer_DisableIRQ>:
 * @brief  Disable the microcontroller timer interrutps.
 */

 void CM3DS_MPS2_timer_DisableIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL &= ~CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk;
     a28:	6803      	ldr	r3, [r0, #0]
     a2a:	f023 0308 	bic.w	r3, r3, #8
     a2e:	6003      	str	r3, [r0, #0]
 }
     a30:	4770      	bx	lr
     a32:	bf00      	nop

00000a34 <CM3DS_MPS2_timer_StartTimer>:
 * @brief  Start the Timer.
 */

 void CM3DS_MPS2_timer_StartTimer(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL |= CM3DS_MPS2_TIMER_CTRL_EN_Msk;
     a34:	6803      	ldr	r3, [r0, #0]
     a36:	f043 0301 	orr.w	r3, r3, #1
     a3a:	6003      	str	r3, [r0, #0]
 }
     a3c:	4770      	bx	lr
     a3e:	bf00      	nop

00000a40 <CM3DS_MPS2_timer_StopTimer>:
 * @brief  Stop the Timer.
 */

 void CM3DS_MPS2_timer_StopTimer(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->CTRL &= ~CM3DS_MPS2_TIMER_CTRL_EN_Msk;
     a40:	6803      	ldr	r3, [r0, #0]
     a42:	f023 0301 	bic.w	r3, r3, #1
     a46:	6003      	str	r3, [r0, #0]
 }
     a48:	4770      	bx	lr
     a4a:	bf00      	nop

00000a4c <CM3DS_MPS2_timer_GetValue>:
 * @brief  Returns the current value of the timer.
 */

 uint32_t CM3DS_MPS2_timer_GetValue(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->VALUE;
     a4c:	6840      	ldr	r0, [r0, #4]
 }
     a4e:	4770      	bx	lr

00000a50 <CM3DS_MPS2_timer_SetValue>:
 * @brief  Sets the timer to the specified value.
 */

 void CM3DS_MPS2_timer_SetValue(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t value)
 {
       CM3DS_MPS2_TIMER->VALUE = value;
     a50:	6041      	str	r1, [r0, #4]
 }
     a52:	4770      	bx	lr

00000a54 <CM3DS_MPS2_timer_GetReload>:
 * @brief  Returns the reload value of the timer. The reload value is the value which the timer is set to after an underflow occurs.
 */

 uint32_t CM3DS_MPS2_timer_GetReload(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->RELOAD;
     a54:	6880      	ldr	r0, [r0, #8]
 }
     a56:	4770      	bx	lr

00000a58 <CM3DS_MPS2_timer_SetReload>:
 * @brief  Sets the reload value of the timer to the specified value. The reload value is the value which the timer is set to after an underflow occurs.
 */

 void CM3DS_MPS2_timer_SetReload(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t value)
 {
       CM3DS_MPS2_TIMER->RELOAD = value;
     a58:	6081      	str	r1, [r0, #8]
 }
     a5a:	4770      	bx	lr

00000a5c <CM3DS_MPS2_timer_ClearIRQ>:
 * @brief  Clears the timer IRQ if set.
 */

 void CM3DS_MPS2_timer_ClearIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       CM3DS_MPS2_TIMER->INTCLEAR = CM3DS_MPS2_TIMER_INTCLEAR_Msk;
     a5c:	2301      	movs	r3, #1
     a5e:	60c3      	str	r3, [r0, #12]
 }
     a60:	4770      	bx	lr
     a62:	bf00      	nop

00000a64 <CM3DS_MPS2_timer_StatusIRQ>:
 * @brief  Returns the IRQ status of the timer in question.
 */

 uint32_t  CM3DS_MPS2_timer_StatusIRQ(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER)
 {
       return CM3DS_MPS2_TIMER->INTSTATUS;
     a64:	68c0      	ldr	r0, [r0, #12]
 }
     a66:	4770      	bx	lr

00000a68 <CM3DS_MPS2_timer_Init_IntClock>:
 */

  void CM3DS_MPS2_timer_Init_IntClock(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     a68:	2300      	movs	r3, #0
     a6a:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     a6c:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     a6e:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                          /* non zero - enable IRQ */
     a70:	b112      	cbz	r2, a78 <CM3DS_MPS2_timer_Init_IntClock+0x10>
         CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk | CM3DS_MPS2_TIMER_CTRL_EN_Msk);
     a72:	2309      	movs	r3, #9
     a74:	6003      	str	r3, [r0, #0]
     a76:	4770      	bx	lr
       else{                                                                                   /* zero - do not enable IRQ */
         CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk);                                       /* enable timer */
     a78:	2301      	movs	r3, #1
     a7a:	6003      	str	r3, [r0, #0]
        }
 }
     a7c:	4770      	bx	lr
     a7e:	bf00      	nop

00000a80 <CM3DS_MPS2_timer_Init_ExtClock>:
 */

 void CM3DS_MPS2_timer_Init_ExtClock(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     a80:	2300      	movs	r3, #0
     a82:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     a84:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     a86:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                                  /* non zero - enable IRQ */
     a88:	b112      	cbz	r2, a90 <CM3DS_MPS2_timer_Init_ExtClock+0x10>
            CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk |
     a8a:	230d      	movs	r3, #13
     a8c:	6003      	str	r3, [r0, #0]
     a8e:	4770      	bx	lr
                                   CM3DS_MPS2_TIMER_CTRL_SELEXTCLK_Msk |CM3DS_MPS2_TIMER_CTRL_EN_Msk);
       else  {                                                                                         /* zero - do not enable IRQ */
            CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk |
     a90:	2305      	movs	r3, #5
     a92:	6003      	str	r3, [r0, #0]
                                    CM3DS_MPS2_TIMER_CTRL_SELEXTCLK_Msk);                                   /* enable timer */
         }
 }
     a94:	4770      	bx	lr
     a96:	bf00      	nop

00000a98 <CM3DS_MPS2_timer_Init_ExtEnable>:
 */

 void CM3DS_MPS2_timer_Init_ExtEnable(CM3DS_MPS2_TIMER_TypeDef *CM3DS_MPS2_TIMER, uint32_t reload,
 uint32_t irq_en)
 {
       CM3DS_MPS2_TIMER->CTRL = 0;
     a98:	2300      	movs	r3, #0
     a9a:	6003      	str	r3, [r0, #0]
       CM3DS_MPS2_TIMER->VALUE = reload;
     a9c:	6041      	str	r1, [r0, #4]
       CM3DS_MPS2_TIMER->RELOAD = reload;
     a9e:	6081      	str	r1, [r0, #8]
       if (irq_en!=0)                                                                                  /* non zero - enable IRQ */
     aa0:	b112      	cbz	r2, aa8 <CM3DS_MPS2_timer_Init_ExtEnable+0x10>
            CM3DS_MPS2_TIMER->CTRL = (CM3DS_MPS2_TIMER_CTRL_IRQEN_Msk |
     aa2:	230b      	movs	r3, #11
     aa4:	6003      	str	r3, [r0, #0]
     aa6:	4770      	bx	lr
                                   CM3DS_MPS2_TIMER_CTRL_SELEXTEN_Msk | CM3DS_MPS2_TIMER_CTRL_EN_Msk);
       else  {                                                                                         /* zero - do not enable IRQ */
            CM3DS_MPS2_TIMER->CTRL = ( CM3DS_MPS2_TIMER_CTRL_EN_Msk |
     aa8:	2303      	movs	r3, #3
     aaa:	6003      	str	r3, [r0, #0]
                                    CM3DS_MPS2_TIMER_CTRL_SELEXTEN_Msk);                                    /* enable timer */
         }
 }
     aac:	4770      	bx	lr
     aae:	bf00      	nop

00000ab0 <CM3DS_MPS2_uart_init>:
 uint32_t CM3DS_MPS2_uart_init(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART, uint32_t divider, uint32_t tx_en,
                           uint32_t rx_en, uint32_t tx_irq_en, uint32_t rx_irq_en, uint32_t tx_ovrirq_en, uint32_t rx_ovrirq_en)
 {
       uint32_t new_ctrl=0;

       if (tx_en!=0)        new_ctrl |= CM3DS_MPS2_UART_CTRL_TXEN_Msk;
     ab0:	3a00      	subs	r2, #0
     ab2:	bf18      	it	ne
     ab4:	2201      	movne	r2, #1
       if (rx_en!=0)        new_ctrl |= CM3DS_MPS2_UART_CTRL_RXEN_Msk;
     ab6:	b10b      	cbz	r3, abc <CM3DS_MPS2_uart_init+0xc>
     ab8:	f042 0202 	orr.w	r2, r2, #2
       if (tx_irq_en!=0)    new_ctrl |= CM3DS_MPS2_UART_CTRL_TXIRQEN_Msk;
     abc:	9b00      	ldr	r3, [sp, #0]
     abe:	b10b      	cbz	r3, ac4 <CM3DS_MPS2_uart_init+0x14>
     ac0:	f042 0204 	orr.w	r2, r2, #4
       if (rx_irq_en!=0)    new_ctrl |= CM3DS_MPS2_UART_CTRL_RXIRQEN_Msk;
     ac4:	9b01      	ldr	r3, [sp, #4]
     ac6:	b10b      	cbz	r3, acc <CM3DS_MPS2_uart_init+0x1c>
     ac8:	f042 0208 	orr.w	r2, r2, #8
       if (tx_ovrirq_en!=0) new_ctrl |= CM3DS_MPS2_UART_CTRL_TXORIRQEN_Msk;
     acc:	9b02      	ldr	r3, [sp, #8]
     ace:	b10b      	cbz	r3, ad4 <CM3DS_MPS2_uart_init+0x24>
     ad0:	f042 0210 	orr.w	r2, r2, #16
       if (rx_ovrirq_en!=0) new_ctrl |= CM3DS_MPS2_UART_CTRL_RXORIRQEN_Msk;
     ad4:	9b03      	ldr	r3, [sp, #12]
     ad6:	b10b      	cbz	r3, adc <CM3DS_MPS2_uart_init+0x2c>
     ad8:	f042 0220 	orr.w	r2, r2, #32

       CM3DS_MPS2_UART->CTRL = 0;         /* Disable UART when changing configuration */
     adc:	2300      	movs	r3, #0
     ade:	6083      	str	r3, [r0, #8]
       CM3DS_MPS2_UART->BAUDDIV = divider;
     ae0:	6101      	str	r1, [r0, #16]
       CM3DS_MPS2_UART->CTRL = new_ctrl;  /* Update CTRL register to new value */
     ae2:	6082      	str	r2, [r0, #8]

       if((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))) return 1;
     ae4:	6843      	ldr	r3, [r0, #4]
     ae6:	f013 0f0c 	tst.w	r3, #12
       else return 0;
 }
     aea:	bf14      	ite	ne
     aec:	2001      	movne	r0, #1
     aee:	2000      	moveq	r0, #0
     af0:	4770      	bx	lr
     af2:	bf00      	nop

00000af4 <CM3DS_MPS2_uart_GetRxBufferFull>:
 * @brief  Returns whether the RX buffer is full.
 */

 uint32_t CM3DS_MPS2_uart_GetRxBufferFull(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_RXBF_Msk)>> CM3DS_MPS2_UART_STATE_RXBF_Pos);
     af4:	6840      	ldr	r0, [r0, #4]
 }
     af6:	f3c0 0040 	ubfx	r0, r0, #1, #1
     afa:	4770      	bx	lr

00000afc <CM3DS_MPS2_uart_GetTxBufferFull>:
 * @brief  Returns whether the TX buffer is full.
 */

 uint32_t CM3DS_MPS2_uart_GetTxBufferFull(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_TXBF_Msk)>> CM3DS_MPS2_UART_STATE_TXBF_Pos);
     afc:	6840      	ldr	r0, [r0, #4]
 }
     afe:	f000 0001 	and.w	r0, r0, #1
     b02:	4770      	bx	lr

00000b04 <CM3DS_MPS2_uart_SendChar>:
 * @brief  Sends a character to the TX buffer for transmission.
 */

 void CM3DS_MPS2_uart_SendChar(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART, char txchar)
 {
       while(CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_TXBF_Msk);
     b04:	6843      	ldr	r3, [r0, #4]
     b06:	07db      	lsls	r3, r3, #31
     b08:	d4fc      	bmi.n	b04 <CM3DS_MPS2_uart_SendChar>
       CM3DS_MPS2_UART->DATA = (uint32_t)txchar;
     b0a:	6001      	str	r1, [r0, #0]
 }
     b0c:	4770      	bx	lr
     b0e:	bf00      	nop

00000b10 <CM3DS_MPS2_uart_ReceiveChar>:
 * @brief  returns the character from the RX buffer which has been received.
 */

 char CM3DS_MPS2_uart_ReceiveChar(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       while(!(CM3DS_MPS2_UART->STATE & CM3DS_MPS2_UART_STATE_RXBF_Msk));
     b10:	6843      	ldr	r3, [r0, #4]
     b12:	079b      	lsls	r3, r3, #30
     b14:	d5fc      	bpl.n	b10 <CM3DS_MPS2_uart_ReceiveChar>
       return (char)(CM3DS_MPS2_UART->DATA);
     b16:	6800      	ldr	r0, [r0, #0]
 }
     b18:	b2c0      	uxtb	r0, r0
     b1a:	4770      	bx	lr

00000b1c <CM3DS_MPS2_uart_GetOverrunStatus>:
 */


 uint32_t CM3DS_MPS2_uart_GetOverrunStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
        return ((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))>>CM3DS_MPS2_UART_STATE_TXOR_Pos);
     b1c:	6840      	ldr	r0, [r0, #4]
 }
     b1e:	f3c0 0081 	ubfx	r0, r0, #2, #2
     b22:	4770      	bx	lr

00000b24 <CM3DS_MPS2_uart_ClearOverrunStatus>:
 * @brief  Clears the overrun status of both the RX & TX buffers and then returns the current overrun status.
 */

 uint32_t CM3DS_MPS2_uart_ClearOverrunStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->STATE = (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk);
     b24:	230c      	movs	r3, #12
     b26:	6043      	str	r3, [r0, #4]
        return ((CM3DS_MPS2_UART->STATE & (CM3DS_MPS2_UART_STATE_RXOR_Msk | CM3DS_MPS2_UART_STATE_TXOR_Msk))>>CM3DS_MPS2_UART_STATE_TXOR_Pos);
     b28:	6840      	ldr	r0, [r0, #4]
 }
     b2a:	f3c0 0081 	ubfx	r0, r0, #2, #2
     b2e:	4770      	bx	lr

00000b30 <CM3DS_MPS2_uart_GetBaudDivider>:
 * @brief  Returns the current UART Baud rate divider. Note that the Baud rate divider is the difference between the clock frequency and the Baud frequency.
 */

 uint32_t CM3DS_MPS2_uart_GetBaudDivider(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return CM3DS_MPS2_UART->BAUDDIV;
     b30:	6900      	ldr	r0, [r0, #16]
 }
     b32:	4770      	bx	lr

00000b34 <CM3DS_MPS2_uart_GetTxIRQStatus>:
 * @brief  Returns the TX interrupt status.
 */

 uint32_t CM3DS_MPS2_uart_GetTxIRQStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return ((CM3DS_MPS2_UART->INTSTATUS & CM3DS_MPS2_UART_CTRL_TXIRQ_Msk)>>CM3DS_MPS2_UART_CTRL_TXIRQ_Pos);
     b34:	68c0      	ldr	r0, [r0, #12]
 }
     b36:	f000 0001 	and.w	r0, r0, #1
     b3a:	4770      	bx	lr

00000b3c <CM3DS_MPS2_uart_GetRxIRQStatus>:
 * @brief  Returns the RX interrupt status.
 */

 uint32_t CM3DS_MPS2_uart_GetRxIRQStatus(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       return ((CM3DS_MPS2_UART->INTSTATUS & CM3DS_MPS2_UART_CTRL_RXIRQ_Msk)>>CM3DS_MPS2_UART_CTRL_RXIRQ_Pos);
     b3c:	68c0      	ldr	r0, [r0, #12]
 }
     b3e:	f3c0 0040 	ubfx	r0, r0, #1, #1
     b42:	4770      	bx	lr

00000b44 <CM3DS_MPS2_uart_ClearTxIRQ>:
 * @brief  Clears the TX buffer full interrupt status.
 */

 void CM3DS_MPS2_uart_ClearTxIRQ(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->INTCLEAR = CM3DS_MPS2_UART_CTRL_TXIRQ_Msk;
     b44:	2301      	movs	r3, #1
     b46:	60c3      	str	r3, [r0, #12]
 }
     b48:	4770      	bx	lr
     b4a:	bf00      	nop

00000b4c <CM3DS_MPS2_uart_ClearRxIRQ>:
 * @brief  Clears the RX interrupt status.
 */

 void CM3DS_MPS2_uart_ClearRxIRQ(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
 {
       CM3DS_MPS2_UART->INTCLEAR = CM3DS_MPS2_UART_CTRL_RXIRQ_Msk;
     b4c:	2302      	movs	r3, #2
     b4e:	60c3      	str	r3, [r0, #12]
 }
     b50:	4770      	bx	lr
     b52:	bf00      	nop

00000b54 <CM3DS_MPS2_gpio_SetOutEnable>:
 * @brief  Sets pins on a port as an output. Set the bit corresponding to the pin number to 1 for output i.e. Set bit 1 of outenable to 1 to set pin 1 as an output. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t outenableset)
 {
       CM3DS_MPS2_GPIO->OUTENABLESET = outenableset;
     b54:	6101      	str	r1, [r0, #16]
 }
     b56:	4770      	bx	lr

00000b58 <CM3DS_MPS2_gpio_ClrOutEnable>:
 * @brief  Sets pins on a port as an input. Set the bit corresponding to the pin number to 1 for input i.e. Set bit 1 of outenable to 1 to set pin 1 as an input. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_ClrOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t outenableclr)
 {
       CM3DS_MPS2_GPIO->OUTENABLECLR = outenableclr;
     b58:	6141      	str	r1, [r0, #20]
 }
     b5a:	4770      	bx	lr

00000b5c <CM3DS_MPS2_gpio_GetOutEnable>:
 * @brief  returns a uint32_t which defines the whether pins on a port are set as inputs or outputs i.e. if bit 1 of the returned uint32_t is set to 1 then this means that pin 1 is an output.
 */

 uint32_t CM3DS_MPS2_gpio_GetOutEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO)
 {
       return CM3DS_MPS2_GPIO->OUTENABLESET;
     b5c:	6900      	ldr	r0, [r0, #16]
 }
     b5e:	4770      	bx	lr

00000b60 <CM3DS_MPS2_gpio_SetAltFunc>:
 * @brief  enables the alternative function for pins. Set the bit corresponding to the pin number to 1 for alternate function i.e. Set bit 1 of ALtFunc to 1 to set pin 1 to its alternative function. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t AltFuncset)
 {
       CM3DS_MPS2_GPIO->ALTFUNCSET = AltFuncset;
     b60:	6181      	str	r1, [r0, #24]
 }
     b62:	4770      	bx	lr

00000b64 <CM3DS_MPS2_gpio_ClrAltFunc>:
 * @brief  disables the alternative function for pins. Set the bit corresponding to the pin number to 1 to disable alternate function i.e. Set bit 1 of ALtFunc to 1 to set pin 1 to the orignal output function. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_ClrAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t AltFuncclr)
 {
       CM3DS_MPS2_GPIO->ALTFUNCCLR = AltFuncclr;
     b64:	61c1      	str	r1, [r0, #28]
 }
     b66:	4770      	bx	lr

00000b68 <CM3DS_MPS2_gpio_GetAltFunc>:
 * @brief  returns a uint32_t which defines the whether pins on a port are set to their alternative or their original output functionality i.e. if bit 1 of the returned uint32_t is set to 1 then this means that pin 1 is set to its alternative function.
 */

 uint32_t CM3DS_MPS2_gpio_GetAltFunc(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO)
 {
       return CM3DS_MPS2_GPIO->ALTFUNCSET;
     b68:	6980      	ldr	r0, [r0, #24]
 }
     b6a:	4770      	bx	lr

00000b6c <CM3DS_MPS2_gpio_IntClear>:
 * @brief  Clears the interrupt flag for the specified pin and then returns the new interrupt status of the pin. This function is thread safe.
 */

 uint32_t CM3DS_MPS2_gpio_IntClear(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTCLEAR = (1 << Num);
     b6c:	2301      	movs	r3, #1
     b6e:	408b      	lsls	r3, r1
     b70:	6383      	str	r3, [r0, #56]	; 0x38

       return CM3DS_MPS2_GPIO->INTSTATUS;
     b72:	6b80      	ldr	r0, [r0, #56]	; 0x38
 }
     b74:	4770      	bx	lr
     b76:	bf00      	nop

00000b78 <CM3DS_MPS2_gpio_SetIntEnable>:
 * @brief  Enables interrupts for the specified pin and then returns the new interrupt enable status of the pin. This function is thread safe.
 */

 uint32_t CM3DS_MPS2_gpio_SetIntEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTENSET = (1 << Num);
     b78:	2301      	movs	r3, #1
     b7a:	408b      	lsls	r3, r1
     b7c:	6203      	str	r3, [r0, #32]

       return CM3DS_MPS2_GPIO->INTENSET;
     b7e:	6a00      	ldr	r0, [r0, #32]
 }
     b80:	4770      	bx	lr
     b82:	bf00      	nop

00000b84 <CM3DS_MPS2_gpio_ClrIntEnable>:
 * @brief  Disables interrupts for the specified pin and then returns the new interrupt enable status of the pin. This function is thread safe.
 */

  uint32_t CM3DS_MPS2_gpio_ClrIntEnable(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTENCLR = (1 << Num);
     b84:	2301      	movs	r3, #1
     b86:	408b      	lsls	r3, r1
     b88:	6243      	str	r3, [r0, #36]	; 0x24

       return CM3DS_MPS2_GPIO->INTENCLR;
     b8a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 }
     b8c:	4770      	bx	lr
     b8e:	bf00      	nop

00000b90 <CM3DS_MPS2_gpio_SetIntHighLevel>:
 * @brief  Changes the interrupt type for the specified pin to a high level interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntHighLevel(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPECLR = (1 << Num); /* Clear INT TYPE bit */
     b90:	2301      	movs	r3, #1
     b92:	fa03 f101 	lsl.w	r1, r3, r1
     b96:	62c1      	str	r1, [r0, #44]	; 0x2c
       CM3DS_MPS2_GPIO->INTPOLSET = (1 << Num);  /* Set INT POLarity bit */
     b98:	6301      	str	r1, [r0, #48]	; 0x30
 }
     b9a:	4770      	bx	lr

00000b9c <CM3DS_MPS2_gpio_SetIntRisingEdge>:
 * @brief  Changes the interrupt type for the specified pin to a rising edge interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntRisingEdge(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPESET = (1 << Num); /* Set INT TYPE bit */
     b9c:	2301      	movs	r3, #1
     b9e:	fa03 f101 	lsl.w	r1, r3, r1
     ba2:	6281      	str	r1, [r0, #40]	; 0x28
       CM3DS_MPS2_GPIO->INTPOLSET = (1 << Num);  /* Set INT POLarity bit */
     ba4:	6301      	str	r1, [r0, #48]	; 0x30
 }
     ba6:	4770      	bx	lr

00000ba8 <CM3DS_MPS2_gpio_SetIntLowLevel>:
 * @brief  Changes the interrupt type for the specified pin to a low level interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntLowLevel(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPECLR = (1 << Num);  /* Clear INT TYPE bit */
     ba8:	2301      	movs	r3, #1
     baa:	fa03 f101 	lsl.w	r1, r3, r1
     bae:	62c1      	str	r1, [r0, #44]	; 0x2c
       CM3DS_MPS2_GPIO->INTPOLCLR = (1 << Num);   /* Clear INT POLarity bit */
     bb0:	6341      	str	r1, [r0, #52]	; 0x34
 }
     bb2:	4770      	bx	lr

00000bb4 <CM3DS_MPS2_gpio_SetIntFallingEdge>:
 * @brief  Changes the interrupt type for the specified pin to a falling edge interrupt. This function is thread safe.
 */

 void CM3DS_MPS2_gpio_SetIntFallingEdge(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t Num)
 {
       CM3DS_MPS2_GPIO->INTTYPESET = (1 << Num);  /* Set INT TYPE bit */
     bb4:	2301      	movs	r3, #1
     bb6:	fa03 f101 	lsl.w	r1, r3, r1
     bba:	6281      	str	r1, [r0, #40]	; 0x28
       CM3DS_MPS2_GPIO->INTPOLCLR = (1 << Num);   /* Clear INT POLarity bit */
     bbc:	6341      	str	r1, [r0, #52]	; 0x34
 }
     bbe:	4770      	bx	lr

00000bc0 <CM3DS_MPS2_gpio_MaskedWrite>:
 * @brief Outputs the specified value on the desired port using the user defined mask to perform Masked access.
 */

 void CM3DS_MPS2_gpio_MaskedWrite(CM3DS_MPS2_GPIO_TypeDef *CM3DS_MPS2_GPIO, uint32_t value, uint32_t mask)
 {
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     bc0:	b2d3      	uxtb	r3, r2
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     bc2:	f3c2 2207 	ubfx	r2, r2, #8, #8
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     bc6:	f503 7380 	add.w	r3, r3, #256	; 0x100
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     bca:	f502 7200 	add.w	r2, r2, #512	; 0x200
       CM3DS_MPS2_GPIO->LB_MASKED[0x00FF & mask] = value;
     bce:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
       CM3DS_MPS2_GPIO->UB_MASKED[((0xFF00 & mask) >> 8)] = value;
     bd2:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 }
     bd6:	4770      	bx	lr

00000bd8 <CM3DS_MPS2_i2s_config>:

 /*I2S driver functions*/
 int CM3DS_MPS2_i2s_config(CM3DS_MPS2_I2S_TypeDef *pI2S,
                uint32_t tx_enable, uint32_t tx_int_enable, uint32_t tx_waterlevel,
                uint32_t rx_enable, uint32_t rx_int_enable, uint32_t rx_waterlevel)
 {
     bd8:	b410      	push	{r4}
   uint32_t i2s_control_val;
   // TX water level range from 3 to 0
   // Generate IRQ if TX Fifo space > TX water level
   if (tx_waterlevel > 3) return 1; // Error if out of range
     bda:	2b03      	cmp	r3, #3
 {
     bdc:	9c03      	ldr	r4, [sp, #12]
   if (tx_waterlevel > 3) return 1; // Error if out of range
     bde:	d81c      	bhi.n	c1a <CM3DS_MPS2_i2s_config+0x42>
     be0:	4684      	mov	ip, r0
   // RX water level range from 4 to 1
   // Generate IRQ if RX Fifo space < RX water level
   if ((rx_waterlevel > 4)||(rx_waterlevel == 0)) return 1; // Error if out of range
     be2:	1e60      	subs	r0, r4, #1
     be4:	2803      	cmp	r0, #3
     be6:	d818      	bhi.n	c1a <CM3DS_MPS2_i2s_config+0x42>

     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
                      (tx_waterlevel << CM3DS_MPS2_I2S_CONTROL_TXWLVL_Pos) |
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
               (tx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXIRQEN_Pos |
     be8:	0052      	lsls	r2, r2, #1
                  (tx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXEN_Pos;
     bea:	f001 0101 	and.w	r1, r1, #1
               (tx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_TXIRQEN_Pos |
     bee:	f002 0202 	and.w	r2, r2, #2
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     bf2:	430a      	orrs	r2, r1
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
     bf4:	9901      	ldr	r1, [sp, #4]

   pI2S->CONTROL  = i2s_control_val;
   return 0;
     bf6:	2000      	movs	r0, #0
                   (rx_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXEN_Pos    |
     bf8:	0089      	lsls	r1, r1, #2
     bfa:	f001 0104 	and.w	r1, r1, #4
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     bfe:	430a      	orrs	r2, r1
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
     c00:	9902      	ldr	r1, [sp, #8]
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     c02:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
               (rx_int_enable & 0x1) << CM3DS_MPS2_I2S_CONTROL_RXIRQEN_Pos |
     c06:	00c9      	lsls	r1, r1, #3
     c08:	f001 0108 	and.w	r1, r1, #8
     i2s_control_val  = (rx_waterlevel << CM3DS_MPS2_I2S_CONTROL_RXWLVL_Pos) |
     c0c:	430a      	orrs	r2, r1
     c0e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 }
     c12:	bc10      	pop	{r4}
   pI2S->CONTROL  = i2s_control_val;
     c14:	f8cc 3000 	str.w	r3, [ip]
 }
     c18:	4770      	bx	lr
   if (tx_waterlevel > 3) return 1; // Error if out of range
     c1a:	2001      	movs	r0, #1
 }
     c1c:	bc10      	pop	{r4}
     c1e:	4770      	bx	lr

00000c20 <CM3DS_MPS2_i2s_tx_fifo_empty>:

 int CM3DS_MPS2_i2s_tx_fifo_empty(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXEmpty_Msk) >> CM3DS_MPS2_I2S_STATUS_TXEmpty_Pos;
     c20:	6840      	ldr	r0, [r0, #4]
   }
     c22:	f3c0 0080 	ubfx	r0, r0, #2, #1
     c26:	4770      	bx	lr

00000c28 <CM3DS_MPS2_i2s_tx_fifo_full>:

 int CM3DS_MPS2_i2s_tx_fifo_full(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXFull_Msk)  >> CM3DS_MPS2_I2S_STATUS_TXFull_Pos;
     c28:	6840      	ldr	r0, [r0, #4]
   }
     c2a:	f3c0 00c0 	ubfx	r0, r0, #3, #1
     c2e:	4770      	bx	lr

00000c30 <CM3DS_MPS2_i2s_rx_fifo_empty>:

 int CM3DS_MPS2_i2s_rx_fifo_empty(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXEmpty_Msk) >> CM3DS_MPS2_I2S_STATUS_RXEmpty_Pos;
     c30:	6840      	ldr	r0, [r0, #4]
   }
     c32:	f3c0 1000 	ubfx	r0, r0, #4, #1
     c36:	4770      	bx	lr

00000c38 <CM3DS_MPS2_i2s_rx_fifo_full>:

 int CM3DS_MPS2_i2s_rx_fifo_full(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXFull_Msk)  >> CM3DS_MPS2_I2S_STATUS_RXFull_Pos;
     c38:	6840      	ldr	r0, [r0, #4]
   }
     c3a:	f3c0 1040 	ubfx	r0, r0, #5, #1
     c3e:	4770      	bx	lr

00000c40 <CM3DS_MPS2_i2s_rx_irq_alert>:

 int CM3DS_MPS2_i2s_rx_irq_alert(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_RXIRQ_Msk)  >> CM3DS_MPS2_I2S_STATUS_RXIRQ_Pos;
     c40:	6840      	ldr	r0, [r0, #4]
   }
     c42:	f3c0 0040 	ubfx	r0, r0, #1, #1
     c46:	4770      	bx	lr

00000c48 <CM3DS_MPS2_i2s_tx_irq_alert>:

 int CM3DS_MPS2_i2s_tx_irq_alert(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return (pI2S->STATUS & CM3DS_MPS2_I2S_STATUS_TXIRQ_Msk)  >> CM3DS_MPS2_I2S_STATUS_TXIRQ_Pos;
     c48:	6840      	ldr	r0, [r0, #4]
   }
     c4a:	f000 0001 	and.w	r0, r0, #1
     c4e:	4770      	bx	lr

00000c50 <CM3DS_MPS2_i2s_tx_stop>:

 int CM3DS_MPS2_i2s_tx_stop(CM3DS_MPS2_I2S_TypeDef *pI2S){
     c50:	4603      	mov	r3, r0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_TXEN_Msk;
     c52:	681a      	ldr	r2, [r3, #0]
   return 0;
   }
     c54:	2000      	movs	r0, #0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_TXEN_Msk;
     c56:	f022 0201 	bic.w	r2, r2, #1
     c5a:	601a      	str	r2, [r3, #0]
   }
     c5c:	4770      	bx	lr
     c5e:	bf00      	nop

00000c60 <CM3DS_MPS2_i2s_rx_stop>:

 int CM3DS_MPS2_i2s_rx_stop(CM3DS_MPS2_I2S_TypeDef *pI2S){
     c60:	4603      	mov	r3, r0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_RXEN_Msk;
     c62:	681a      	ldr	r2, [r3, #0]
   return 0;
   }
     c64:	2000      	movs	r0, #0
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_RXEN_Msk;
     c66:	f022 0204 	bic.w	r2, r2, #4
     c6a:	601a      	str	r2, [r3, #0]
   }
     c6c:	4770      	bx	lr
     c6e:	bf00      	nop

00000c70 <CM3DS_MPS2_i2s_get_tx_error>:

 int CM3DS_MPS2_i2s_get_tx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return ((pI2S->ERROR & CM3DS_MPS2_I2S_ERROR_TXERR_Msk) >> CM3DS_MPS2_I2S_ERROR_TXERR_Pos);
     c70:	6880      	ldr	r0, [r0, #8]
   }
     c72:	f000 0001 	and.w	r0, r0, #1
     c76:	4770      	bx	lr

00000c78 <CM3DS_MPS2_i2s_get_rx_error>:

 int CM3DS_MPS2_i2s_get_rx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   return ((pI2S->ERROR & CM3DS_MPS2_I2S_ERROR_RXERR_Msk) >> CM3DS_MPS2_I2S_ERROR_RXERR_Pos);
     c78:	6880      	ldr	r0, [r0, #8]
   }
     c7a:	f3c0 0040 	ubfx	r0, r0, #1, #1
     c7e:	4770      	bx	lr

00000c80 <CM3DS_MPS2_i2s_clear_tx_error>:

 void CM3DS_MPS2_i2s_clear_tx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->ERRORCLR = CM3DS_MPS2_I2S_ERROR_TXERR_Msk;
     c80:	2301      	movs	r3, #1
     c82:	6083      	str	r3, [r0, #8]
   return;
   }
     c84:	4770      	bx	lr
     c86:	bf00      	nop

00000c88 <CM3DS_MPS2_i2s_clear_rx_error>:

 void CM3DS_MPS2_i2s_clear_rx_error(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->ERRORCLR = CM3DS_MPS2_I2S_ERROR_RXERR_Msk;
     c88:	2302      	movs	r3, #2
     c8a:	6083      	str	r3, [r0, #8]
   return;;
   }
     c8c:	4770      	bx	lr
     c8e:	bf00      	nop

00000c90 <CM3DS_MPS2_i2s_fifo_reset>:

 void CM3DS_MPS2_i2s_fifo_reset(CM3DS_MPS2_I2S_TypeDef *pI2S){
   pI2S->CONTROL |= CM3DS_MPS2_I2S_CONTROL_FIFORST_Msk;
     c90:	6803      	ldr	r3, [r0, #0]
     c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     c96:	6003      	str	r3, [r0, #0]
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_FIFORST_Msk;
     c98:	6803      	ldr	r3, [r0, #0]
     c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
     c9e:	6003      	str	r3, [r0, #0]
   return;
   }
     ca0:	4770      	bx	lr
     ca2:	bf00      	nop

00000ca4 <CM3DS_MPS2_i2s_codec_reset>:

 void CM3DS_MPS2_i2s_codec_reset(CM3DS_MPS2_I2S_TypeDef *pI2S){
   int i;
   pI2S->CONTROL |= CM3DS_MPS2_I2S_CONTROL_CODECRST_Msk;
     ca4:	6803      	ldr	r3, [r0, #0]
     ca6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     caa:	6003      	str	r3, [r0, #0]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
     cac:	bf00      	nop
     cae:	bf00      	nop
     cb0:	bf00      	nop
     cb2:	bf00      	nop
     cb4:	bf00      	nop
     cb6:	bf00      	nop
   for (i=0;i<6;i++) { // delay loop
     __NOP();
     }
   pI2S->CONTROL &= ~CM3DS_MPS2_I2S_CONTROL_CODECRST_Msk;
     cb8:	6803      	ldr	r3, [r0, #0]
     cba:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
     cbe:	6003      	str	r3, [r0, #0]
   return;
   }
     cc0:	4770      	bx	lr
     cc2:	bf00      	nop

00000cc4 <CM3DS_MPS2_i2s_speed_config>:

 int CM3DS_MPS2_i2s_speed_config(CM3DS_MPS2_I2S_TypeDef *pI2S, uint32_t divide_ratio){
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     cc4:	f240 32ed 	movw	r2, #1005	; 0x3ed
 int CM3DS_MPS2_i2s_speed_config(CM3DS_MPS2_I2S_TypeDef *pI2S, uint32_t divide_ratio){
     cc8:	4603      	mov	r3, r0
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     cca:	f1a1 0012 	sub.w	r0, r1, #18
     cce:	4290      	cmp	r0, r2
   if (divide_ratio > 0x3FF) return 1; // Error: Divide ratio too large (only 10 bits)

   pI2S->DIVIDE = divide_ratio;
   return 0;
     cd0:	bf9a      	itte	ls
     cd2:	2000      	movls	r0, #0
   pI2S->DIVIDE = divide_ratio;
     cd4:	60d9      	strls	r1, [r3, #12]
   if (divide_ratio < 18) return 1; // Error: Divide ratio too small to send all bits
     cd6:	2001      	movhi	r0, #1
   }
     cd8:	4770      	bx	lr
     cda:	bf00      	nop

00000cdc <CM3DS_MPS2_i2c_send_byte>:
 {
     int loop;

     for (loop = 0; loop < 8; loop++) {
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     cdc:	2201      	movs	r2, #1
     cde:	4b2e      	ldr	r3, [pc, #184]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
     ce0:	605a      	str	r2, [r3, #4]
         // apSleepus(1);
         if (c & (1 << (7 - loop)))
     ce2:	09c2      	lsrs	r2, r0, #7
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ce4:	f04f 0202 	mov.w	r2, #2
         else
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ce8:	bf0c      	ite	eq
     cea:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     cec:	601a      	strne	r2, [r3, #0]
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     cee:	2201      	movs	r2, #1
     cf0:	4b29      	ldr	r3, [pc, #164]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     cf2:	0641      	lsls	r1, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     cf4:	601a      	str	r2, [r3, #0]
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     cf6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     cf8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     cfa:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     cfe:	bf54      	ite	pl
     d00:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d02:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d04:	2201      	movs	r2, #1
     d06:	4b24      	ldr	r3, [pc, #144]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d08:	0681      	lsls	r1, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d0a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d0c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d0e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d10:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d14:	bf54      	ite	pl
     d16:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d18:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d1a:	2201      	movs	r2, #1
     d1c:	4b1e      	ldr	r3, [pc, #120]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d1e:	06c1      	lsls	r1, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d20:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d22:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d24:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d26:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d2a:	bf54      	ite	pl
     d2c:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d2e:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d30:	2201      	movs	r2, #1
     d32:	4b19      	ldr	r3, [pc, #100]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d34:	0701      	lsls	r1, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d36:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d38:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d3a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d3c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d40:	bf54      	ite	pl
     d42:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d44:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d46:	2201      	movs	r2, #1
     d48:	4b13      	ldr	r3, [pc, #76]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d4a:	0741      	lsls	r1, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d4c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d4e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d50:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d52:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d56:	bf54      	ite	pl
     d58:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d5a:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d5c:	2201      	movs	r2, #1
     d5e:	4b0e      	ldr	r3, [pc, #56]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d60:	0781      	lsls	r1, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d62:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d64:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d66:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d68:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d6c:	bf54      	ite	pl
     d6e:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d70:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d72:	2201      	movs	r2, #1
     d74:	4b08      	ldr	r3, [pc, #32]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
         if (c & (1 << (7 - loop)))
     d76:	07c1      	lsls	r1, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d78:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d7a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d7c:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d7e:	f04f 0202 	mov.w	r2, #2
     }

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d82:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d86:	bf4c      	ite	mi
     d88:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     d8a:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     d8c:	2201      	movs	r2, #1
     d8e:	4b02      	ldr	r3, [pc, #8]	; (d98 <CM3DS_MPS2_i2c_send_byte+0xbc>)
     d90:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d92:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     d94:	6019      	str	r1, [r3, #0]
     // apSleepus(1);
 }
     d96:	4770      	bx	lr
     d98:	40023000 	.word	0x40023000

00000d9c <CM3DS_MPS2_i2c_receive_byte>:
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     data         = 0;

     for (loop = 0; loop < 8; loop++) {
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     d9c:	2201      	movs	r2, #1
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     d9e:	2103      	movs	r1, #3
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     da0:	2002      	movs	r0, #2
     da2:	4b2c      	ldr	r3, [pc, #176]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
     da4:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     da6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     da8:	6019      	str	r1, [r3, #0]
         // apSleepus(1);
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     daa:	6818      	ldr	r0, [r3, #0]
             data += (1 << (7 - loop));
         // apSleepus(1);
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dac:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dae:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     db0:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     db2:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     db4:	2103      	movs	r1, #3
     data         = 0;
     db6:	f010 0f02 	tst.w	r0, #2
     dba:	bf14      	ite	ne
     dbc:	2080      	movne	r0, #128	; 0x80
     dbe:	2000      	moveq	r0, #0
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     dc0:	681b      	ldr	r3, [r3, #0]
     dc2:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dc4:	4b23      	ldr	r3, [pc, #140]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     dc6:	bf48      	it	mi
     dc8:	3040      	addmi	r0, #64	; 0x40
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dca:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dcc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     dce:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     dd0:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dd2:	2201      	movs	r2, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     dd4:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     dd6:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dda:	4b1e      	ldr	r3, [pc, #120]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     ddc:	bf48      	it	mi
     dde:	3020      	addmi	r0, #32
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     de0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     de2:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     de4:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     de6:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     de8:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     dea:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dec:	f04f 0201 	mov.w	r2, #1
     df0:	4b18      	ldr	r3, [pc, #96]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     df2:	bf48      	it	mi
     df4:	3010      	addmi	r0, #16
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     df6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     df8:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     dfa:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     dfc:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     dfe:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e00:	681b      	ldr	r3, [r3, #0]
     e02:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e04:	4b13      	ldr	r3, [pc, #76]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     e06:	bf48      	it	mi
     e08:	3008      	addmi	r0, #8
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e0a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e0c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     e0e:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e10:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e12:	2201      	movs	r2, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e14:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     e16:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e1a:	4b0e      	ldr	r3, [pc, #56]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     e1c:	bf48      	it	mi
     e1e:	3004      	addmi	r0, #4
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e20:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e22:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     e24:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e26:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     e28:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e2a:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e2c:	f04f 0201 	mov.w	r2, #1
     e30:	4b08      	ldr	r3, [pc, #32]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
             data += (1 << (7 - loop));
     e32:	bf48      	it	mi
     e34:	3002      	addmi	r0, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e36:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e38:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
     e3a:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e3c:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e3e:	2101      	movs	r1, #1
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
     e40:	079b      	lsls	r3, r3, #30
             data += (1 << (7 - loop));
     e42:	bf48      	it	mi
     e44:	1880      	addmi	r0, r0, r2
     }

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     e46:	2202      	movs	r2, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e48:	4b02      	ldr	r3, [pc, #8]	; (e54 <CM3DS_MPS2_i2c_receive_byte+0xb8>)
     // apSleepus(1);

     return data;
 }
     e4a:	b2c0      	uxtb	r0, r0
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e4c:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     e4e:	605a      	str	r2, [r3, #4]
 }
     e50:	4770      	bx	lr
     e52:	bf00      	nop
     e54:	40023000 	.word	0x40023000

00000e58 <CM3DS_MPS2_i2c_receive_ack>:
     int nack;

     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e58:	2201      	movs	r2, #1
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     e5a:	2102      	movs	r1, #2
     e5c:	4b06      	ldr	r3, [pc, #24]	; (e78 <CM3DS_MPS2_i2c_receive_ack+0x20>)
     e5e:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e60:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     e62:	601a      	str	r2, [r3, #0]
     // apSleepus(1);
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
     e64:	6818      	ldr	r0, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e66:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
     if(nack==0)
     e68:	f010 0f02 	tst.w	r0, #2
         return 1;

     return 0;
 }
     e6c:	bf0c      	ite	eq
     e6e:	4610      	moveq	r0, r2
     e70:	2000      	movne	r0, #0
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     e72:	6019      	str	r1, [r3, #0]
 }
     e74:	4770      	bx	lr
     e76:	bf00      	nop
     e78:	40023000 	.word	0x40023000

00000e7c <CM3DS_MPS2_i2c_send_ack>:

 // Write the acknowledge bit
 void CM3DS_MPS2_i2c_send_ack(void)
 {
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e7c:	2201      	movs	r2, #1
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     e7e:	2102      	movs	r1, #2
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e80:	4b03      	ldr	r3, [pc, #12]	; (e90 <CM3DS_MPS2_i2c_send_ack+0x14>)
     e82:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     e84:	6019      	str	r1, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     e86:	601a      	str	r2, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e88:	605a      	str	r2, [r3, #4]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     e8a:	6059      	str	r1, [r3, #4]
     // apSleepus(1);
 }
     e8c:	4770      	bx	lr
     e8e:	bf00      	nop
     e90:	40023000 	.word	0x40023000

00000e94 <CM3DS_MPS2_i2c_read>:

 // Write data stream and read one byte
 unsigned char CM3DS_MPS2_i2c_read(unsigned char reg_addr, unsigned char sadr)
 {
     e94:	b470      	push	{r4, r5, r6}

     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     e96:	2202      	movs	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
     e98:	2503      	movs	r5, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     e9a:	2401      	movs	r4, #1
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
     e9c:	4b93      	ldr	r3, [pc, #588]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
     e9e:	601d      	str	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ea0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ea2:	605c      	str	r4, [r3, #4]
         if (c & (1 << (7 - loop)))
     ea4:	09cc      	lsrs	r4, r1, #7
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ea6:	bf0c      	ite	eq
     ea8:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     eaa:	601a      	strne	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     eac:	2201      	movs	r2, #1
     eae:	4b8f      	ldr	r3, [pc, #572]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     eb0:	064d      	lsls	r5, r1, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     eb2:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     eb4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     eb6:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     eb8:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ebc:	bf54      	ite	pl
     ebe:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ec0:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ec2:	2201      	movs	r2, #1
     ec4:	4b89      	ldr	r3, [pc, #548]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     ec6:	068c      	lsls	r4, r1, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ec8:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     eca:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ecc:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ece:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ed2:	bf54      	ite	pl
     ed4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ed6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ed8:	2201      	movs	r2, #1
     eda:	4b84      	ldr	r3, [pc, #528]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     edc:	06ce      	lsls	r6, r1, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ede:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ee0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ee2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     ee4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     ee8:	bf54      	ite	pl
     eea:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     eec:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     eee:	2201      	movs	r2, #1
     ef0:	4b7e      	ldr	r3, [pc, #504]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     ef2:	070d      	lsls	r5, r1, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ef4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ef6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ef8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     efa:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     efe:	bf54      	ite	pl
     f00:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f02:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f04:	2201      	movs	r2, #1
     f06:	4b79      	ldr	r3, [pc, #484]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f08:	074c      	lsls	r4, r1, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f0a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f0c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f0e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f10:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f14:	bf54      	ite	pl
     f16:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f18:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f1a:	2201      	movs	r2, #1
     f1c:	4b73      	ldr	r3, [pc, #460]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f1e:	078e      	lsls	r6, r1, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f20:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f22:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f24:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f26:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f2a:	bf54      	ite	pl
     f2c:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f2e:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f30:	2201      	movs	r2, #1
     f32:	4b6e      	ldr	r3, [pc, #440]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f34:	07cd      	lsls	r5, r1, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f36:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f38:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f3a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f3c:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f40:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f44:	bf4c      	ite	mi
     f46:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f48:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f4a:	2201      	movs	r2, #1
     f4c:	4b67      	ldr	r3, [pc, #412]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
     f4e:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f50:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f52:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f54:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f56:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f58:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
     f5a:	681d      	ldr	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f5c:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f5e:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f60:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
     f62:	09c2      	lsrs	r2, r0, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f64:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f68:	bf0c      	ite	eq
     f6a:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f6c:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f6e:	4b5f      	ldr	r3, [pc, #380]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f70:	0644      	lsls	r4, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f72:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f74:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f76:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f78:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f7c:	bf54      	ite	pl
     f7e:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f80:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f82:	2201      	movs	r2, #1
     f84:	4b59      	ldr	r3, [pc, #356]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f86:	0686      	lsls	r6, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f88:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f8a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     f8c:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f8e:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     f92:	bf54      	ite	pl
     f94:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     f96:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f98:	2201      	movs	r2, #1
     f9a:	4b54      	ldr	r3, [pc, #336]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     f9c:	06c5      	lsls	r5, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     f9e:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fa0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fa2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fa4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     fa8:	bf54      	ite	pl
     faa:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fac:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fae:	2201      	movs	r2, #1
     fb0:	4b4e      	ldr	r3, [pc, #312]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     fb2:	0704      	lsls	r4, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fb4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fb6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fb8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fba:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     fbe:	bf54      	ite	pl
     fc0:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fc2:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fc4:	2201      	movs	r2, #1
     fc6:	4b49      	ldr	r3, [pc, #292]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     fc8:	0746      	lsls	r6, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fca:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fcc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fce:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fd0:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     fd4:	bf54      	ite	pl
     fd6:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fd8:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fda:	2201      	movs	r2, #1
     fdc:	4b43      	ldr	r3, [pc, #268]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     fde:	0785      	lsls	r5, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     fe0:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fe2:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     fe4:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fe6:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
     fea:	bf54      	ite	pl
     fec:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     fee:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ff0:	2201      	movs	r2, #1
     ff2:	4b3e      	ldr	r3, [pc, #248]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
     ff4:	07c4      	lsls	r4, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     ff6:	601a      	str	r2, [r3, #0]
     ff8:	f04f 0001 	mov.w	r0, #1
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ffc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
     ffe:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1000:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1004:	f04f 0402 	mov.w	r4, #2
     CM3DS_MPS2_i2c_send_byte(reg_addr);
     CM3DS_MPS2_i2c_receive_ack();

     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    1008:	f04f 0503 	mov.w	r5, #3
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    100c:	bf4c      	ite	mi
    100e:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1010:	605a      	strpl	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    1012:	ea41 0200 	orr.w	r2, r1, r0
    1016:	09c9      	lsrs	r1, r1, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1018:	f04f 0101 	mov.w	r1, #1
    101c:	4b33      	ldr	r3, [pc, #204]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
    101e:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1020:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1022:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1024:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1026:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1028:	6018      	str	r0, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    102a:	681e      	ldr	r6, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    102c:	6058      	str	r0, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    102e:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    1030:	601d      	str	r5, [r3, #0]
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1032:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1034:	6058      	str	r0, [r3, #4]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1036:	bf0c      	ite	eq
    1038:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    103a:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    103c:	4b2b      	ldr	r3, [pc, #172]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    103e:	0650      	lsls	r0, r2, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1040:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1042:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1044:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1046:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    104a:	bf54      	ite	pl
    104c:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    104e:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1050:	2101      	movs	r1, #1
    1052:	4b26      	ldr	r3, [pc, #152]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1054:	0696      	lsls	r6, r2, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1056:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1058:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    105a:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    105c:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1060:	bf54      	ite	pl
    1062:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1064:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1066:	2101      	movs	r1, #1
    1068:	4b20      	ldr	r3, [pc, #128]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    106a:	06d5      	lsls	r5, r2, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    106c:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    106e:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1070:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1072:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1076:	bf54      	ite	pl
    1078:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    107a:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    107c:	2101      	movs	r1, #1
    107e:	4b1b      	ldr	r3, [pc, #108]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1080:	0714      	lsls	r4, r2, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1082:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1084:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1086:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1088:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    108c:	bf54      	ite	pl
    108e:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1090:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1092:	2101      	movs	r1, #1
    1094:	4b15      	ldr	r3, [pc, #84]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         if (c & (1 << (7 - loop)))
    1096:	0750      	lsls	r0, r2, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1098:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    109a:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    109c:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    109e:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10a2:	bf54      	ite	pl
    10a4:	6059      	strpl	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10a6:	6019      	strmi	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10a8:	2101      	movs	r1, #1
         if (c & (1 << (7 - loop)))
    10aa:	f012 0f02 	tst.w	r2, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10ae:	f04f 0202 	mov.w	r2, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10b2:	4b0e      	ldr	r3, [pc, #56]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    10b4:	f04f 0003 	mov.w	r0, #3
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10b8:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10ba:	6059      	str	r1, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10bc:	6059      	str	r1, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10be:	f04f 0102 	mov.w	r1, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    10c2:	bf0c      	ite	eq
    10c4:	605a      	streq	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10c6:	601a      	strne	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10c8:	2201      	movs	r2, #1
    10ca:	4b08      	ldr	r3, [pc, #32]	; (10ec <CM3DS_MPS2_i2c_read+0x258>)
    10cc:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10ce:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10d0:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10d2:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10d4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10d6:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10d8:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10da:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10dc:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    10de:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    10e0:	681c      	ldr	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10e2:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10e4:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    10e6:	6019      	str	r1, [r3, #0]
    10e8:	e002      	b.n	10f0 <CM3DS_MPS2_i2c_read+0x25c>
    10ea:	bf00      	nop
    10ec:	40023000 	.word	0x40023000
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10f0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    10f2:	6018      	str	r0, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    10f4:	6819      	ldr	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10f6:	605a      	str	r2, [r3, #4]
     data         = 0;
    10f8:	f011 0f02 	tst.w	r1, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    10fc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    10fe:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1102:	f04f 0201 	mov.w	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1106:	6018      	str	r0, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1108:	681b      	ldr	r3, [r3, #0]
     data         = 0;
    110a:	bf14      	ite	ne
    110c:	2080      	movne	r0, #128	; 0x80
    110e:	2000      	moveq	r0, #0
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1110:	079b      	lsls	r3, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1112:	4b28      	ldr	r3, [pc, #160]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1114:	bf48      	it	mi
    1116:	3040      	addmi	r0, #64	; 0x40
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1118:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    111a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    111c:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    111e:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1120:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1122:	681b      	ldr	r3, [r3, #0]
    1124:	079e      	lsls	r6, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1126:	4b23      	ldr	r3, [pc, #140]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1128:	bf48      	it	mi
    112a:	3020      	addmi	r0, #32
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    112c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    112e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1130:	6019      	str	r1, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1132:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1134:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1136:	681b      	ldr	r3, [r3, #0]
    1138:	079d      	lsls	r5, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    113a:	4b1e      	ldr	r3, [pc, #120]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    113c:	bf48      	it	mi
    113e:	3010      	addmi	r0, #16
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1140:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1142:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1144:	2201      	movs	r2, #1
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1146:	6019      	str	r1, [r3, #0]
    1148:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    114a:	681b      	ldr	r3, [r3, #0]
    114c:	079c      	lsls	r4, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    114e:	4b19      	ldr	r3, [pc, #100]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1150:	bf48      	it	mi
    1152:	3008      	addmi	r0, #8
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1154:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1156:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1158:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    115a:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    115c:	2201      	movs	r2, #1
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);

     return rxdata;
 }
    115e:	bc70      	pop	{r4, r5, r6}
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1160:	0799      	lsls	r1, r3, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1162:	f04f 0103 	mov.w	r1, #3
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1166:	4b13      	ldr	r3, [pc, #76]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    1168:	bf48      	it	mi
    116a:	3004      	addmi	r0, #4
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    116c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    116e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1170:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1172:	681b      	ldr	r3, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1174:	2103      	movs	r1, #3
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1176:	079a      	lsls	r2, r3, #30
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1178:	f04f 0201 	mov.w	r2, #1
    117c:	4b0d      	ldr	r3, [pc, #52]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
             data += (1 << (7 - loop));
    117e:	bf48      	it	mi
    1180:	3002      	addmi	r0, #2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1182:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1184:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk | CM3DS_MPS2_I2C_SDA_Msk;
    1186:	6019      	str	r1, [r3, #0]
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    1188:	681b      	ldr	r3, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    118a:	2102      	movs	r1, #2
         if ((CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk))
    118c:	079b      	lsls	r3, r3, #30
             data += (1 << (7 - loop));
    118e:	bf48      	it	mi
    1190:	1880      	addmi	r0, r0, r2
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1192:	2201      	movs	r2, #1
    1194:	4b07      	ldr	r3, [pc, #28]	; (11b4 <CM3DS_MPS2_i2c_read+0x320>)
 }
    1196:	b2c0      	uxtb	r0, r0
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1198:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    119a:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    119c:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    119e:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11a0:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11a2:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11a4:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11a6:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11a8:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11aa:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11ac:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11ae:	6019      	str	r1, [r3, #0]
 }
    11b0:	4770      	bx	lr
    11b2:	bf00      	nop
    11b4:	40023000 	.word	0x40023000

000011b8 <CM3DS_MPS2_i2c_write>:

 // Write data stream and write one byte
 void CM3DS_MPS2_i2c_write(unsigned char reg_addr, unsigned char data_byte, unsigned char sadr)
 {
    11b8:	b430      	push	{r4, r5}
     // Start bit
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    11ba:	2503      	movs	r5, #3
    11bc:	4b91      	ldr	r3, [pc, #580]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11be:	2402      	movs	r4, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk | CM3DS_MPS2_I2C_SCL_Msk;
    11c0:	601d      	str	r5, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11c2:	2501      	movs	r5, #1
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11c4:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11c6:	605d      	str	r5, [r3, #4]
         if (c & (1 << (7 - loop)))
    11c8:	09d5      	lsrs	r5, r2, #7
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11ca:	bf0c      	ite	eq
    11cc:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11ce:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11d0:	2401      	movs	r4, #1
    11d2:	4b8c      	ldr	r3, [pc, #560]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    11d4:	0655      	lsls	r5, r2, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11d6:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11d8:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11da:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11dc:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11e0:	bf54      	ite	pl
    11e2:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11e4:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11e6:	2401      	movs	r4, #1
    11e8:	4b86      	ldr	r3, [pc, #536]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    11ea:	0695      	lsls	r5, r2, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11ec:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11ee:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    11f0:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11f2:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    11f6:	bf54      	ite	pl
    11f8:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    11fa:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    11fc:	2401      	movs	r4, #1
    11fe:	4b81      	ldr	r3, [pc, #516]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1200:	06d5      	lsls	r5, r2, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1202:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1204:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1206:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1208:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    120c:	bf54      	ite	pl
    120e:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1210:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1212:	2401      	movs	r4, #1
    1214:	4b7b      	ldr	r3, [pc, #492]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1216:	0715      	lsls	r5, r2, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1218:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    121a:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    121c:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    121e:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1222:	bf54      	ite	pl
    1224:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1226:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1228:	2401      	movs	r4, #1
    122a:	4b76      	ldr	r3, [pc, #472]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    122c:	0755      	lsls	r5, r2, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    122e:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1230:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1232:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1234:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1238:	bf54      	ite	pl
    123a:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    123c:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    123e:	2401      	movs	r4, #1
    1240:	4b70      	ldr	r3, [pc, #448]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1242:	0795      	lsls	r5, r2, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1244:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1246:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1248:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    124a:	f04f 0402 	mov.w	r4, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    124e:	bf54      	ite	pl
    1250:	605c      	strpl	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1252:	601c      	strmi	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1254:	2401      	movs	r4, #1
         if (c & (1 << (7 - loop)))
    1256:	f012 0f01 	tst.w	r2, #1
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    125a:	f04f 0202 	mov.w	r2, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    125e:	4b69      	ldr	r3, [pc, #420]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
    1260:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1262:	605c      	str	r4, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1264:	605c      	str	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1266:	bf14      	ite	ne
    1268:	601a      	strne	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    126a:	605a      	streq	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    126c:	2402      	movs	r4, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    126e:	2201      	movs	r2, #1
    1270:	4b64      	ldr	r3, [pc, #400]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
    1272:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1274:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1276:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1278:	601c      	str	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    127a:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    127c:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    127e:	681d      	ldr	r5, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1280:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1282:	601c      	str	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1284:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    1286:	09c2      	lsrs	r2, r0, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1288:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    128c:	bf0c      	ite	eq
    128e:	605c      	streq	r4, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1290:	601c      	strne	r4, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1292:	4b5c      	ldr	r3, [pc, #368]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1294:	0645      	lsls	r5, r0, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1296:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1298:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    129a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    129c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    12a0:	bf54      	ite	pl
    12a2:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12a4:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12a6:	2201      	movs	r2, #1
    12a8:	4b56      	ldr	r3, [pc, #344]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    12aa:	0684      	lsls	r4, r0, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12ac:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12ae:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12b0:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12b2:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    12b6:	bf54      	ite	pl
    12b8:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12ba:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12bc:	2201      	movs	r2, #1
    12be:	4b51      	ldr	r3, [pc, #324]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    12c0:	06c5      	lsls	r5, r0, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12c2:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12c4:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12c6:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12c8:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    12cc:	bf54      	ite	pl
    12ce:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12d0:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12d2:	2201      	movs	r2, #1
    12d4:	4b4b      	ldr	r3, [pc, #300]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    12d6:	0704      	lsls	r4, r0, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12d8:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12da:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12dc:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12de:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    12e2:	bf54      	ite	pl
    12e4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12e6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12e8:	2201      	movs	r2, #1
    12ea:	4b46      	ldr	r3, [pc, #280]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    12ec:	0745      	lsls	r5, r0, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12ee:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12f0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    12f2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12f4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    12f8:	bf54      	ite	pl
    12fa:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    12fc:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    12fe:	2201      	movs	r2, #1
    1300:	4b40      	ldr	r3, [pc, #256]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1302:	0784      	lsls	r4, r0, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1304:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1306:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1308:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    130a:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    130e:	bf54      	ite	pl
    1310:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1312:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1314:	2201      	movs	r2, #1
    1316:	4b3b      	ldr	r3, [pc, #236]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1318:	07c0      	lsls	r0, r0, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    131a:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    131c:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    131e:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1320:	f04f 0202 	mov.w	r2, #2
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1324:	f04f 0002 	mov.w	r0, #2
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1328:	bf4c      	ite	mi
    132a:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    132c:	605a      	strpl	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    132e:	2201      	movs	r2, #1
    1330:	4b34      	ldr	r3, [pc, #208]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
    1332:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1334:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1336:	6018      	str	r0, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1338:	6018      	str	r0, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    133a:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    133c:	601a      	str	r2, [r3, #0]
     nack = CM3DS_MPS2_I2C->CONTROL & CM3DS_MPS2_I2C_SDA_Msk;
    133e:	681c      	ldr	r4, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1340:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1342:	6018      	str	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1344:	605a      	str	r2, [r3, #4]
         if (c & (1 << (7 - loop)))
    1346:	09ca      	lsrs	r2, r1, #7
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1348:	f04f 0201 	mov.w	r2, #1
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    134c:	bf0c      	ite	eq
    134e:	6058      	streq	r0, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1350:	6018      	strne	r0, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1352:	4b2c      	ldr	r3, [pc, #176]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1354:	064d      	lsls	r5, r1, #25
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1356:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1358:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    135a:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    135c:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1360:	bf54      	ite	pl
    1362:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1364:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1366:	2201      	movs	r2, #1
    1368:	4b26      	ldr	r3, [pc, #152]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    136a:	068c      	lsls	r4, r1, #26
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    136c:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    136e:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1370:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1372:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    1376:	bf54      	ite	pl
    1378:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    137a:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    137c:	2201      	movs	r2, #1
    137e:	4b21      	ldr	r3, [pc, #132]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1380:	06c8      	lsls	r0, r1, #27
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1382:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1384:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    1386:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1388:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    138c:	bf54      	ite	pl
    138e:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1390:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1392:	2201      	movs	r2, #1
    1394:	4b1b      	ldr	r3, [pc, #108]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    1396:	070d      	lsls	r5, r1, #28
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    1398:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    139a:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    139c:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    139e:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13a2:	bf54      	ite	pl
    13a4:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13a6:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13a8:	2201      	movs	r2, #1
    13aa:	4b16      	ldr	r3, [pc, #88]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13ac:	074c      	lsls	r4, r1, #29
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13ae:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13b0:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13b2:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13b4:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13b8:	bf54      	ite	pl
    13ba:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13bc:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13be:	2201      	movs	r2, #1
    13c0:	4b10      	ldr	r3, [pc, #64]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13c2:	0788      	lsls	r0, r1, #30
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13c4:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13c6:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13c8:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13ca:	f04f 0202 	mov.w	r2, #2
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13ce:	bf54      	ite	pl
    13d0:	605a      	strpl	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13d2:	601a      	strmi	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13d4:	2201      	movs	r2, #1
    13d6:	4b0b      	ldr	r3, [pc, #44]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
         if (c & (1 << (7 - loop)))
    13d8:	07c9      	lsls	r1, r1, #31
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13da:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13dc:	605a      	str	r2, [r3, #4]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13de:	605a      	str	r2, [r3, #4]
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13e0:	f04f 0202 	mov.w	r2, #2
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
     // apSleepus(1);
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
     // apSleepus(1);
 }
    13e4:	bc30      	pop	{r4, r5}
             CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13e6:	bf4c      	ite	mi
    13e8:	601a      	strmi	r2, [r3, #0]
             CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13ea:	605a      	strpl	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13ec:	2102      	movs	r1, #2
         CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13ee:	2201      	movs	r2, #1
    13f0:	4b04      	ldr	r3, [pc, #16]	; (1404 <CM3DS_MPS2_i2c_write+0x24c>)
    13f2:	601a      	str	r2, [r3, #0]
         CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13f4:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    13f6:	6019      	str	r1, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13f8:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SCL_Msk;
    13fa:	605a      	str	r2, [r3, #4]
     CM3DS_MPS2_I2C->CONTROLC = CM3DS_MPS2_I2C_SDA_Msk;
    13fc:	6059      	str	r1, [r3, #4]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SCL_Msk;
    13fe:	601a      	str	r2, [r3, #0]
     CM3DS_MPS2_I2C->CONTROL = CM3DS_MPS2_I2C_SDA_Msk;
    1400:	6019      	str	r1, [r3, #0]
 }
    1402:	4770      	bx	lr
    1404:	40023000 	.word	0x40023000

00001408 <SystemCoreClockUpdate>:
    1408:	4b01      	ldr	r3, [pc, #4]	; (1410 <SystemCoreClockUpdate+0x8>)
    140a:	4a02      	ldr	r2, [pc, #8]	; (1414 <SystemCoreClockUpdate+0xc>)
    140c:	601a      	str	r2, [r3, #0]
    140e:	4770      	bx	lr
    1410:	20000000 	.word	0x20000000
    1414:	017d7840 	.word	0x017d7840

00001418 <SystemInit>:

#ifdef UNALIGNED_SUPPORT_DISABLE
  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif

  SystemCoreClock = __SYSTEM_CLOCK;
    1418:	4b01      	ldr	r3, [pc, #4]	; (1420 <SystemInit+0x8>)
    141a:	4a02      	ldr	r2, [pc, #8]	; (1424 <SystemInit+0xc>)
    141c:	601a      	str	r2, [r3, #0]

}
    141e:	4770      	bx	lr
    1420:	20000000 	.word	0x20000000
    1424:	017d7840 	.word	0x017d7840

00001428 <exit>:
    1428:	b508      	push	{r3, lr}
    142a:	4b07      	ldr	r3, [pc, #28]	; (1448 <exit+0x20>)
    142c:	4604      	mov	r4, r0
    142e:	b113      	cbz	r3, 1436 <exit+0xe>
    1430:	2100      	movs	r1, #0
    1432:	f3af 8000 	nop.w
    1436:	4b05      	ldr	r3, [pc, #20]	; (144c <exit+0x24>)
    1438:	6818      	ldr	r0, [r3, #0]
    143a:	6a83      	ldr	r3, [r0, #40]	; 0x28
    143c:	b103      	cbz	r3, 1440 <exit+0x18>
    143e:	4798      	blx	r3
    1440:	4620      	mov	r0, r4
    1442:	f001 f857 	bl	24f4 <_exit>
    1446:	bf00      	nop
    1448:	00000000 	.word	0x00000000
    144c:	000029ec 	.word	0x000029ec

00001450 <memset>:
    1450:	4603      	mov	r3, r0
    1452:	4402      	add	r2, r0
    1454:	4293      	cmp	r3, r2
    1456:	d100      	bne.n	145a <memset+0xa>
    1458:	4770      	bx	lr
    145a:	f803 1b01 	strb.w	r1, [r3], #1
    145e:	e7f9      	b.n	1454 <memset+0x4>

00001460 <iprintf>:
    1460:	b40f      	push	{r0, r1, r2, r3}
    1462:	4b0a      	ldr	r3, [pc, #40]	; (148c <iprintf+0x2c>)
    1464:	b513      	push	{r0, r1, r4, lr}
    1466:	681c      	ldr	r4, [r3, #0]
    1468:	b124      	cbz	r4, 1474 <iprintf+0x14>
    146a:	69a3      	ldr	r3, [r4, #24]
    146c:	b913      	cbnz	r3, 1474 <iprintf+0x14>
    146e:	4620      	mov	r0, r4
    1470:	f000 fa64 	bl	193c <__sinit>
    1474:	ab05      	add	r3, sp, #20
    1476:	4620      	mov	r0, r4
    1478:	9a04      	ldr	r2, [sp, #16]
    147a:	68a1      	ldr	r1, [r4, #8]
    147c:	9301      	str	r3, [sp, #4]
    147e:	f000 fc67 	bl	1d50 <_vfiprintf_r>
    1482:	b002      	add	sp, #8
    1484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1488:	b004      	add	sp, #16
    148a:	4770      	bx	lr
    148c:	20000004 	.word	0x20000004

00001490 <_puts_r>:
    1490:	b570      	push	{r4, r5, r6, lr}
    1492:	460e      	mov	r6, r1
    1494:	4605      	mov	r5, r0
    1496:	b118      	cbz	r0, 14a0 <_puts_r+0x10>
    1498:	6983      	ldr	r3, [r0, #24]
    149a:	b90b      	cbnz	r3, 14a0 <_puts_r+0x10>
    149c:	f000 fa4e 	bl	193c <__sinit>
    14a0:	69ab      	ldr	r3, [r5, #24]
    14a2:	68ac      	ldr	r4, [r5, #8]
    14a4:	b913      	cbnz	r3, 14ac <_puts_r+0x1c>
    14a6:	4628      	mov	r0, r5
    14a8:	f000 fa48 	bl	193c <__sinit>
    14ac:	4b2c      	ldr	r3, [pc, #176]	; (1560 <_puts_r+0xd0>)
    14ae:	429c      	cmp	r4, r3
    14b0:	d120      	bne.n	14f4 <_puts_r+0x64>
    14b2:	686c      	ldr	r4, [r5, #4]
    14b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
    14b6:	07db      	lsls	r3, r3, #31
    14b8:	d405      	bmi.n	14c6 <_puts_r+0x36>
    14ba:	89a3      	ldrh	r3, [r4, #12]
    14bc:	0598      	lsls	r0, r3, #22
    14be:	d402      	bmi.n	14c6 <_puts_r+0x36>
    14c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
    14c2:	f000 fad9 	bl	1a78 <__retarget_lock_acquire_recursive>
    14c6:	89a3      	ldrh	r3, [r4, #12]
    14c8:	0719      	lsls	r1, r3, #28
    14ca:	d51d      	bpl.n	1508 <_puts_r+0x78>
    14cc:	6923      	ldr	r3, [r4, #16]
    14ce:	b1db      	cbz	r3, 1508 <_puts_r+0x78>
    14d0:	3e01      	subs	r6, #1
    14d2:	68a3      	ldr	r3, [r4, #8]
    14d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    14d8:	3b01      	subs	r3, #1
    14da:	60a3      	str	r3, [r4, #8]
    14dc:	bb39      	cbnz	r1, 152e <_puts_r+0x9e>
    14de:	2b00      	cmp	r3, #0
    14e0:	da38      	bge.n	1554 <_puts_r+0xc4>
    14e2:	4622      	mov	r2, r4
    14e4:	210a      	movs	r1, #10
    14e6:	4628      	mov	r0, r5
    14e8:	f000 f852 	bl	1590 <__swbuf_r>
    14ec:	3001      	adds	r0, #1
    14ee:	d011      	beq.n	1514 <_puts_r+0x84>
    14f0:	250a      	movs	r5, #10
    14f2:	e011      	b.n	1518 <_puts_r+0x88>
    14f4:	4b1b      	ldr	r3, [pc, #108]	; (1564 <_puts_r+0xd4>)
    14f6:	429c      	cmp	r4, r3
    14f8:	d101      	bne.n	14fe <_puts_r+0x6e>
    14fa:	68ac      	ldr	r4, [r5, #8]
    14fc:	e7da      	b.n	14b4 <_puts_r+0x24>
    14fe:	4b1a      	ldr	r3, [pc, #104]	; (1568 <_puts_r+0xd8>)
    1500:	429c      	cmp	r4, r3
    1502:	bf08      	it	eq
    1504:	68ec      	ldreq	r4, [r5, #12]
    1506:	e7d5      	b.n	14b4 <_puts_r+0x24>
    1508:	4621      	mov	r1, r4
    150a:	4628      	mov	r0, r5
    150c:	f000 f892 	bl	1634 <__swsetup_r>
    1510:	2800      	cmp	r0, #0
    1512:	d0dd      	beq.n	14d0 <_puts_r+0x40>
    1514:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1518:	6e63      	ldr	r3, [r4, #100]	; 0x64
    151a:	07da      	lsls	r2, r3, #31
    151c:	d405      	bmi.n	152a <_puts_r+0x9a>
    151e:	89a3      	ldrh	r3, [r4, #12]
    1520:	059b      	lsls	r3, r3, #22
    1522:	d402      	bmi.n	152a <_puts_r+0x9a>
    1524:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1526:	f000 faa8 	bl	1a7a <__retarget_lock_release_recursive>
    152a:	4628      	mov	r0, r5
    152c:	bd70      	pop	{r4, r5, r6, pc}
    152e:	2b00      	cmp	r3, #0
    1530:	da04      	bge.n	153c <_puts_r+0xac>
    1532:	69a2      	ldr	r2, [r4, #24]
    1534:	429a      	cmp	r2, r3
    1536:	dc06      	bgt.n	1546 <_puts_r+0xb6>
    1538:	290a      	cmp	r1, #10
    153a:	d004      	beq.n	1546 <_puts_r+0xb6>
    153c:	6823      	ldr	r3, [r4, #0]
    153e:	1c5a      	adds	r2, r3, #1
    1540:	6022      	str	r2, [r4, #0]
    1542:	7019      	strb	r1, [r3, #0]
    1544:	e7c5      	b.n	14d2 <_puts_r+0x42>
    1546:	4622      	mov	r2, r4
    1548:	4628      	mov	r0, r5
    154a:	f000 f821 	bl	1590 <__swbuf_r>
    154e:	3001      	adds	r0, #1
    1550:	d1bf      	bne.n	14d2 <_puts_r+0x42>
    1552:	e7df      	b.n	1514 <_puts_r+0x84>
    1554:	250a      	movs	r5, #10
    1556:	6823      	ldr	r3, [r4, #0]
    1558:	1c5a      	adds	r2, r3, #1
    155a:	6022      	str	r2, [r4, #0]
    155c:	701d      	strb	r5, [r3, #0]
    155e:	e7db      	b.n	1518 <_puts_r+0x88>
    1560:	00002a10 	.word	0x00002a10
    1564:	00002a30 	.word	0x00002a30
    1568:	000029f0 	.word	0x000029f0

0000156c <puts>:
    156c:	4b02      	ldr	r3, [pc, #8]	; (1578 <puts+0xc>)
    156e:	4601      	mov	r1, r0
    1570:	6818      	ldr	r0, [r3, #0]
    1572:	f7ff bf8d 	b.w	1490 <_puts_r>
    1576:	bf00      	nop
    1578:	20000004 	.word	0x20000004

0000157c <strcmp>:
    157c:	f810 2b01 	ldrb.w	r2, [r0], #1
    1580:	f811 3b01 	ldrb.w	r3, [r1], #1
    1584:	2a01      	cmp	r2, #1
    1586:	bf28      	it	cs
    1588:	429a      	cmpcs	r2, r3
    158a:	d0f7      	beq.n	157c <strcmp>
    158c:	1ad0      	subs	r0, r2, r3
    158e:	4770      	bx	lr

00001590 <__swbuf_r>:
    1590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1592:	460e      	mov	r6, r1
    1594:	4614      	mov	r4, r2
    1596:	4605      	mov	r5, r0
    1598:	b118      	cbz	r0, 15a2 <__swbuf_r+0x12>
    159a:	6983      	ldr	r3, [r0, #24]
    159c:	b90b      	cbnz	r3, 15a2 <__swbuf_r+0x12>
    159e:	f000 f9cd 	bl	193c <__sinit>
    15a2:	4b21      	ldr	r3, [pc, #132]	; (1628 <__swbuf_r+0x98>)
    15a4:	429c      	cmp	r4, r3
    15a6:	d12b      	bne.n	1600 <__swbuf_r+0x70>
    15a8:	686c      	ldr	r4, [r5, #4]
    15aa:	69a3      	ldr	r3, [r4, #24]
    15ac:	60a3      	str	r3, [r4, #8]
    15ae:	89a3      	ldrh	r3, [r4, #12]
    15b0:	071a      	lsls	r2, r3, #28
    15b2:	d52f      	bpl.n	1614 <__swbuf_r+0x84>
    15b4:	6923      	ldr	r3, [r4, #16]
    15b6:	b36b      	cbz	r3, 1614 <__swbuf_r+0x84>
    15b8:	6923      	ldr	r3, [r4, #16]
    15ba:	6820      	ldr	r0, [r4, #0]
    15bc:	b2f6      	uxtb	r6, r6
    15be:	1ac0      	subs	r0, r0, r3
    15c0:	6963      	ldr	r3, [r4, #20]
    15c2:	4637      	mov	r7, r6
    15c4:	4283      	cmp	r3, r0
    15c6:	dc04      	bgt.n	15d2 <__swbuf_r+0x42>
    15c8:	4621      	mov	r1, r4
    15ca:	4628      	mov	r0, r5
    15cc:	f000 f922 	bl	1814 <_fflush_r>
    15d0:	bb30      	cbnz	r0, 1620 <__swbuf_r+0x90>
    15d2:	68a3      	ldr	r3, [r4, #8]
    15d4:	3001      	adds	r0, #1
    15d6:	3b01      	subs	r3, #1
    15d8:	60a3      	str	r3, [r4, #8]
    15da:	6823      	ldr	r3, [r4, #0]
    15dc:	1c5a      	adds	r2, r3, #1
    15de:	6022      	str	r2, [r4, #0]
    15e0:	701e      	strb	r6, [r3, #0]
    15e2:	6963      	ldr	r3, [r4, #20]
    15e4:	4283      	cmp	r3, r0
    15e6:	d004      	beq.n	15f2 <__swbuf_r+0x62>
    15e8:	89a3      	ldrh	r3, [r4, #12]
    15ea:	07db      	lsls	r3, r3, #31
    15ec:	d506      	bpl.n	15fc <__swbuf_r+0x6c>
    15ee:	2e0a      	cmp	r6, #10
    15f0:	d104      	bne.n	15fc <__swbuf_r+0x6c>
    15f2:	4621      	mov	r1, r4
    15f4:	4628      	mov	r0, r5
    15f6:	f000 f90d 	bl	1814 <_fflush_r>
    15fa:	b988      	cbnz	r0, 1620 <__swbuf_r+0x90>
    15fc:	4638      	mov	r0, r7
    15fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1600:	4b0a      	ldr	r3, [pc, #40]	; (162c <__swbuf_r+0x9c>)
    1602:	429c      	cmp	r4, r3
    1604:	d101      	bne.n	160a <__swbuf_r+0x7a>
    1606:	68ac      	ldr	r4, [r5, #8]
    1608:	e7cf      	b.n	15aa <__swbuf_r+0x1a>
    160a:	4b09      	ldr	r3, [pc, #36]	; (1630 <__swbuf_r+0xa0>)
    160c:	429c      	cmp	r4, r3
    160e:	bf08      	it	eq
    1610:	68ec      	ldreq	r4, [r5, #12]
    1612:	e7ca      	b.n	15aa <__swbuf_r+0x1a>
    1614:	4621      	mov	r1, r4
    1616:	4628      	mov	r0, r5
    1618:	f000 f80c 	bl	1634 <__swsetup_r>
    161c:	2800      	cmp	r0, #0
    161e:	d0cb      	beq.n	15b8 <__swbuf_r+0x28>
    1620:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    1624:	e7ea      	b.n	15fc <__swbuf_r+0x6c>
    1626:	bf00      	nop
    1628:	00002a10 	.word	0x00002a10
    162c:	00002a30 	.word	0x00002a30
    1630:	000029f0 	.word	0x000029f0

00001634 <__swsetup_r>:
    1634:	4b32      	ldr	r3, [pc, #200]	; (1700 <__swsetup_r+0xcc>)
    1636:	b570      	push	{r4, r5, r6, lr}
    1638:	681d      	ldr	r5, [r3, #0]
    163a:	4606      	mov	r6, r0
    163c:	460c      	mov	r4, r1
    163e:	b125      	cbz	r5, 164a <__swsetup_r+0x16>
    1640:	69ab      	ldr	r3, [r5, #24]
    1642:	b913      	cbnz	r3, 164a <__swsetup_r+0x16>
    1644:	4628      	mov	r0, r5
    1646:	f000 f979 	bl	193c <__sinit>
    164a:	4b2e      	ldr	r3, [pc, #184]	; (1704 <__swsetup_r+0xd0>)
    164c:	429c      	cmp	r4, r3
    164e:	d10f      	bne.n	1670 <__swsetup_r+0x3c>
    1650:	686c      	ldr	r4, [r5, #4]
    1652:	89a3      	ldrh	r3, [r4, #12]
    1654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    1658:	0719      	lsls	r1, r3, #28
    165a:	d42c      	bmi.n	16b6 <__swsetup_r+0x82>
    165c:	06dd      	lsls	r5, r3, #27
    165e:	d411      	bmi.n	1684 <__swsetup_r+0x50>
    1660:	2309      	movs	r3, #9
    1662:	6033      	str	r3, [r6, #0]
    1664:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    1668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    166c:	81a3      	strh	r3, [r4, #12]
    166e:	e03e      	b.n	16ee <__swsetup_r+0xba>
    1670:	4b25      	ldr	r3, [pc, #148]	; (1708 <__swsetup_r+0xd4>)
    1672:	429c      	cmp	r4, r3
    1674:	d101      	bne.n	167a <__swsetup_r+0x46>
    1676:	68ac      	ldr	r4, [r5, #8]
    1678:	e7eb      	b.n	1652 <__swsetup_r+0x1e>
    167a:	4b24      	ldr	r3, [pc, #144]	; (170c <__swsetup_r+0xd8>)
    167c:	429c      	cmp	r4, r3
    167e:	bf08      	it	eq
    1680:	68ec      	ldreq	r4, [r5, #12]
    1682:	e7e6      	b.n	1652 <__swsetup_r+0x1e>
    1684:	0758      	lsls	r0, r3, #29
    1686:	d512      	bpl.n	16ae <__swsetup_r+0x7a>
    1688:	6b61      	ldr	r1, [r4, #52]	; 0x34
    168a:	b141      	cbz	r1, 169e <__swsetup_r+0x6a>
    168c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1690:	4299      	cmp	r1, r3
    1692:	d002      	beq.n	169a <__swsetup_r+0x66>
    1694:	4630      	mov	r0, r6
    1696:	f000 fa57 	bl	1b48 <_free_r>
    169a:	2300      	movs	r3, #0
    169c:	6363      	str	r3, [r4, #52]	; 0x34
    169e:	89a3      	ldrh	r3, [r4, #12]
    16a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    16a4:	81a3      	strh	r3, [r4, #12]
    16a6:	2300      	movs	r3, #0
    16a8:	6063      	str	r3, [r4, #4]
    16aa:	6923      	ldr	r3, [r4, #16]
    16ac:	6023      	str	r3, [r4, #0]
    16ae:	89a3      	ldrh	r3, [r4, #12]
    16b0:	f043 0308 	orr.w	r3, r3, #8
    16b4:	81a3      	strh	r3, [r4, #12]
    16b6:	6923      	ldr	r3, [r4, #16]
    16b8:	b94b      	cbnz	r3, 16ce <__swsetup_r+0x9a>
    16ba:	89a3      	ldrh	r3, [r4, #12]
    16bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
    16c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    16c4:	d003      	beq.n	16ce <__swsetup_r+0x9a>
    16c6:	4621      	mov	r1, r4
    16c8:	4630      	mov	r0, r6
    16ca:	f000 f9fd 	bl	1ac8 <__smakebuf_r>
    16ce:	89a0      	ldrh	r0, [r4, #12]
    16d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    16d4:	f010 0301 	ands.w	r3, r0, #1
    16d8:	d00a      	beq.n	16f0 <__swsetup_r+0xbc>
    16da:	2300      	movs	r3, #0
    16dc:	60a3      	str	r3, [r4, #8]
    16de:	6963      	ldr	r3, [r4, #20]
    16e0:	425b      	negs	r3, r3
    16e2:	61a3      	str	r3, [r4, #24]
    16e4:	6923      	ldr	r3, [r4, #16]
    16e6:	b943      	cbnz	r3, 16fa <__swsetup_r+0xc6>
    16e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    16ec:	d1ba      	bne.n	1664 <__swsetup_r+0x30>
    16ee:	bd70      	pop	{r4, r5, r6, pc}
    16f0:	0781      	lsls	r1, r0, #30
    16f2:	bf58      	it	pl
    16f4:	6963      	ldrpl	r3, [r4, #20]
    16f6:	60a3      	str	r3, [r4, #8]
    16f8:	e7f4      	b.n	16e4 <__swsetup_r+0xb0>
    16fa:	2000      	movs	r0, #0
    16fc:	e7f7      	b.n	16ee <__swsetup_r+0xba>
    16fe:	bf00      	nop
    1700:	20000004 	.word	0x20000004
    1704:	00002a10 	.word	0x00002a10
    1708:	00002a30 	.word	0x00002a30
    170c:	000029f0 	.word	0x000029f0

00001710 <__sflush_r>:
    1710:	898a      	ldrh	r2, [r1, #12]
    1712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1714:	4605      	mov	r5, r0
    1716:	0710      	lsls	r0, r2, #28
    1718:	460c      	mov	r4, r1
    171a:	d457      	bmi.n	17cc <__sflush_r+0xbc>
    171c:	684b      	ldr	r3, [r1, #4]
    171e:	2b00      	cmp	r3, #0
    1720:	dc04      	bgt.n	172c <__sflush_r+0x1c>
    1722:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    1724:	2b00      	cmp	r3, #0
    1726:	dc01      	bgt.n	172c <__sflush_r+0x1c>
    1728:	2000      	movs	r0, #0
    172a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    172c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    172e:	2e00      	cmp	r6, #0
    1730:	d0fa      	beq.n	1728 <__sflush_r+0x18>
    1732:	2300      	movs	r3, #0
    1734:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    1738:	682f      	ldr	r7, [r5, #0]
    173a:	602b      	str	r3, [r5, #0]
    173c:	d032      	beq.n	17a4 <__sflush_r+0x94>
    173e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    1740:	89a3      	ldrh	r3, [r4, #12]
    1742:	075a      	lsls	r2, r3, #29
    1744:	d505      	bpl.n	1752 <__sflush_r+0x42>
    1746:	6863      	ldr	r3, [r4, #4]
    1748:	1ac0      	subs	r0, r0, r3
    174a:	6b63      	ldr	r3, [r4, #52]	; 0x34
    174c:	b10b      	cbz	r3, 1752 <__sflush_r+0x42>
    174e:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1750:	1ac0      	subs	r0, r0, r3
    1752:	2300      	movs	r3, #0
    1754:	4602      	mov	r2, r0
    1756:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    1758:	4628      	mov	r0, r5
    175a:	6a21      	ldr	r1, [r4, #32]
    175c:	47b0      	blx	r6
    175e:	1c43      	adds	r3, r0, #1
    1760:	89a3      	ldrh	r3, [r4, #12]
    1762:	d106      	bne.n	1772 <__sflush_r+0x62>
    1764:	6829      	ldr	r1, [r5, #0]
    1766:	291d      	cmp	r1, #29
    1768:	d82c      	bhi.n	17c4 <__sflush_r+0xb4>
    176a:	4a29      	ldr	r2, [pc, #164]	; (1810 <__sflush_r+0x100>)
    176c:	40ca      	lsrs	r2, r1
    176e:	07d6      	lsls	r6, r2, #31
    1770:	d528      	bpl.n	17c4 <__sflush_r+0xb4>
    1772:	2200      	movs	r2, #0
    1774:	6062      	str	r2, [r4, #4]
    1776:	6922      	ldr	r2, [r4, #16]
    1778:	04d9      	lsls	r1, r3, #19
    177a:	6022      	str	r2, [r4, #0]
    177c:	d504      	bpl.n	1788 <__sflush_r+0x78>
    177e:	1c42      	adds	r2, r0, #1
    1780:	d101      	bne.n	1786 <__sflush_r+0x76>
    1782:	682b      	ldr	r3, [r5, #0]
    1784:	b903      	cbnz	r3, 1788 <__sflush_r+0x78>
    1786:	6560      	str	r0, [r4, #84]	; 0x54
    1788:	6b61      	ldr	r1, [r4, #52]	; 0x34
    178a:	602f      	str	r7, [r5, #0]
    178c:	2900      	cmp	r1, #0
    178e:	d0cb      	beq.n	1728 <__sflush_r+0x18>
    1790:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1794:	4299      	cmp	r1, r3
    1796:	d002      	beq.n	179e <__sflush_r+0x8e>
    1798:	4628      	mov	r0, r5
    179a:	f000 f9d5 	bl	1b48 <_free_r>
    179e:	2000      	movs	r0, #0
    17a0:	6360      	str	r0, [r4, #52]	; 0x34
    17a2:	e7c2      	b.n	172a <__sflush_r+0x1a>
    17a4:	6a21      	ldr	r1, [r4, #32]
    17a6:	2301      	movs	r3, #1
    17a8:	4628      	mov	r0, r5
    17aa:	47b0      	blx	r6
    17ac:	1c41      	adds	r1, r0, #1
    17ae:	d1c7      	bne.n	1740 <__sflush_r+0x30>
    17b0:	682b      	ldr	r3, [r5, #0]
    17b2:	2b00      	cmp	r3, #0
    17b4:	d0c4      	beq.n	1740 <__sflush_r+0x30>
    17b6:	2b1d      	cmp	r3, #29
    17b8:	d001      	beq.n	17be <__sflush_r+0xae>
    17ba:	2b16      	cmp	r3, #22
    17bc:	d101      	bne.n	17c2 <__sflush_r+0xb2>
    17be:	602f      	str	r7, [r5, #0]
    17c0:	e7b2      	b.n	1728 <__sflush_r+0x18>
    17c2:	89a3      	ldrh	r3, [r4, #12]
    17c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    17c8:	81a3      	strh	r3, [r4, #12]
    17ca:	e7ae      	b.n	172a <__sflush_r+0x1a>
    17cc:	690f      	ldr	r7, [r1, #16]
    17ce:	2f00      	cmp	r7, #0
    17d0:	d0aa      	beq.n	1728 <__sflush_r+0x18>
    17d2:	0793      	lsls	r3, r2, #30
    17d4:	bf18      	it	ne
    17d6:	2300      	movne	r3, #0
    17d8:	680e      	ldr	r6, [r1, #0]
    17da:	bf08      	it	eq
    17dc:	694b      	ldreq	r3, [r1, #20]
    17de:	1bf6      	subs	r6, r6, r7
    17e0:	600f      	str	r7, [r1, #0]
    17e2:	608b      	str	r3, [r1, #8]
    17e4:	2e00      	cmp	r6, #0
    17e6:	dd9f      	ble.n	1728 <__sflush_r+0x18>
    17e8:	4633      	mov	r3, r6
    17ea:	463a      	mov	r2, r7
    17ec:	4628      	mov	r0, r5
    17ee:	6a21      	ldr	r1, [r4, #32]
    17f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
    17f4:	47e0      	blx	ip
    17f6:	2800      	cmp	r0, #0
    17f8:	dc06      	bgt.n	1808 <__sflush_r+0xf8>
    17fa:	89a3      	ldrh	r3, [r4, #12]
    17fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1800:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1804:	81a3      	strh	r3, [r4, #12]
    1806:	e790      	b.n	172a <__sflush_r+0x1a>
    1808:	4407      	add	r7, r0
    180a:	1a36      	subs	r6, r6, r0
    180c:	e7ea      	b.n	17e4 <__sflush_r+0xd4>
    180e:	bf00      	nop
    1810:	20400001 	.word	0x20400001

00001814 <_fflush_r>:
    1814:	b538      	push	{r3, r4, r5, lr}
    1816:	690b      	ldr	r3, [r1, #16]
    1818:	4605      	mov	r5, r0
    181a:	460c      	mov	r4, r1
    181c:	b913      	cbnz	r3, 1824 <_fflush_r+0x10>
    181e:	2500      	movs	r5, #0
    1820:	4628      	mov	r0, r5
    1822:	bd38      	pop	{r3, r4, r5, pc}
    1824:	b118      	cbz	r0, 182e <_fflush_r+0x1a>
    1826:	6983      	ldr	r3, [r0, #24]
    1828:	b90b      	cbnz	r3, 182e <_fflush_r+0x1a>
    182a:	f000 f887 	bl	193c <__sinit>
    182e:	4b14      	ldr	r3, [pc, #80]	; (1880 <_fflush_r+0x6c>)
    1830:	429c      	cmp	r4, r3
    1832:	d11b      	bne.n	186c <_fflush_r+0x58>
    1834:	686c      	ldr	r4, [r5, #4]
    1836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    183a:	2b00      	cmp	r3, #0
    183c:	d0ef      	beq.n	181e <_fflush_r+0xa>
    183e:	6e62      	ldr	r2, [r4, #100]	; 0x64
    1840:	07d0      	lsls	r0, r2, #31
    1842:	d404      	bmi.n	184e <_fflush_r+0x3a>
    1844:	0599      	lsls	r1, r3, #22
    1846:	d402      	bmi.n	184e <_fflush_r+0x3a>
    1848:	6da0      	ldr	r0, [r4, #88]	; 0x58
    184a:	f000 f915 	bl	1a78 <__retarget_lock_acquire_recursive>
    184e:	4628      	mov	r0, r5
    1850:	4621      	mov	r1, r4
    1852:	f7ff ff5d 	bl	1710 <__sflush_r>
    1856:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1858:	4605      	mov	r5, r0
    185a:	07da      	lsls	r2, r3, #31
    185c:	d4e0      	bmi.n	1820 <_fflush_r+0xc>
    185e:	89a3      	ldrh	r3, [r4, #12]
    1860:	059b      	lsls	r3, r3, #22
    1862:	d4dd      	bmi.n	1820 <_fflush_r+0xc>
    1864:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1866:	f000 f908 	bl	1a7a <__retarget_lock_release_recursive>
    186a:	e7d9      	b.n	1820 <_fflush_r+0xc>
    186c:	4b05      	ldr	r3, [pc, #20]	; (1884 <_fflush_r+0x70>)
    186e:	429c      	cmp	r4, r3
    1870:	d101      	bne.n	1876 <_fflush_r+0x62>
    1872:	68ac      	ldr	r4, [r5, #8]
    1874:	e7df      	b.n	1836 <_fflush_r+0x22>
    1876:	4b04      	ldr	r3, [pc, #16]	; (1888 <_fflush_r+0x74>)
    1878:	429c      	cmp	r4, r3
    187a:	bf08      	it	eq
    187c:	68ec      	ldreq	r4, [r5, #12]
    187e:	e7da      	b.n	1836 <_fflush_r+0x22>
    1880:	00002a10 	.word	0x00002a10
    1884:	00002a30 	.word	0x00002a30
    1888:	000029f0 	.word	0x000029f0

0000188c <std>:
    188c:	2300      	movs	r3, #0
    188e:	b510      	push	{r4, lr}
    1890:	4604      	mov	r4, r0
    1892:	e9c0 3300 	strd	r3, r3, [r0]
    1896:	e9c0 3304 	strd	r3, r3, [r0, #16]
    189a:	6083      	str	r3, [r0, #8]
    189c:	8181      	strh	r1, [r0, #12]
    189e:	6643      	str	r3, [r0, #100]	; 0x64
    18a0:	81c2      	strh	r2, [r0, #14]
    18a2:	6183      	str	r3, [r0, #24]
    18a4:	4619      	mov	r1, r3
    18a6:	2208      	movs	r2, #8
    18a8:	305c      	adds	r0, #92	; 0x5c
    18aa:	f7ff fdd1 	bl	1450 <memset>
    18ae:	4b05      	ldr	r3, [pc, #20]	; (18c4 <std+0x38>)
    18b0:	6224      	str	r4, [r4, #32]
    18b2:	6263      	str	r3, [r4, #36]	; 0x24
    18b4:	4b04      	ldr	r3, [pc, #16]	; (18c8 <std+0x3c>)
    18b6:	62a3      	str	r3, [r4, #40]	; 0x28
    18b8:	4b04      	ldr	r3, [pc, #16]	; (18cc <std+0x40>)
    18ba:	62e3      	str	r3, [r4, #44]	; 0x2c
    18bc:	4b04      	ldr	r3, [pc, #16]	; (18d0 <std+0x44>)
    18be:	6323      	str	r3, [r4, #48]	; 0x30
    18c0:	bd10      	pop	{r4, pc}
    18c2:	bf00      	nop
    18c4:	000022fd 	.word	0x000022fd
    18c8:	0000231f 	.word	0x0000231f
    18cc:	00002357 	.word	0x00002357
    18d0:	0000237b 	.word	0x0000237b

000018d4 <_cleanup_r>:
    18d4:	4901      	ldr	r1, [pc, #4]	; (18dc <_cleanup_r+0x8>)
    18d6:	f000 b8af 	b.w	1a38 <_fwalk_reent>
    18da:	bf00      	nop
    18dc:	00001815 	.word	0x00001815

000018e0 <__sfmoreglue>:
    18e0:	2268      	movs	r2, #104	; 0x68
    18e2:	b570      	push	{r4, r5, r6, lr}
    18e4:	1e4d      	subs	r5, r1, #1
    18e6:	4355      	muls	r5, r2
    18e8:	460e      	mov	r6, r1
    18ea:	f105 0174 	add.w	r1, r5, #116	; 0x74
    18ee:	f000 f993 	bl	1c18 <_malloc_r>
    18f2:	4604      	mov	r4, r0
    18f4:	b140      	cbz	r0, 1908 <__sfmoreglue+0x28>
    18f6:	2100      	movs	r1, #0
    18f8:	e9c0 1600 	strd	r1, r6, [r0]
    18fc:	300c      	adds	r0, #12
    18fe:	60a0      	str	r0, [r4, #8]
    1900:	f105 0268 	add.w	r2, r5, #104	; 0x68
    1904:	f7ff fda4 	bl	1450 <memset>
    1908:	4620      	mov	r0, r4
    190a:	bd70      	pop	{r4, r5, r6, pc}

0000190c <__sfp_lock_acquire>:
    190c:	4801      	ldr	r0, [pc, #4]	; (1914 <__sfp_lock_acquire+0x8>)
    190e:	f000 b8b3 	b.w	1a78 <__retarget_lock_acquire_recursive>
    1912:	bf00      	nop
    1914:	20000081 	.word	0x20000081

00001918 <__sfp_lock_release>:
    1918:	4801      	ldr	r0, [pc, #4]	; (1920 <__sfp_lock_release+0x8>)
    191a:	f000 b8ae 	b.w	1a7a <__retarget_lock_release_recursive>
    191e:	bf00      	nop
    1920:	20000081 	.word	0x20000081

00001924 <__sinit_lock_acquire>:
    1924:	4801      	ldr	r0, [pc, #4]	; (192c <__sinit_lock_acquire+0x8>)
    1926:	f000 b8a7 	b.w	1a78 <__retarget_lock_acquire_recursive>
    192a:	bf00      	nop
    192c:	20000082 	.word	0x20000082

00001930 <__sinit_lock_release>:
    1930:	4801      	ldr	r0, [pc, #4]	; (1938 <__sinit_lock_release+0x8>)
    1932:	f000 b8a2 	b.w	1a7a <__retarget_lock_release_recursive>
    1936:	bf00      	nop
    1938:	20000082 	.word	0x20000082

0000193c <__sinit>:
    193c:	b510      	push	{r4, lr}
    193e:	4604      	mov	r4, r0
    1940:	f7ff fff0 	bl	1924 <__sinit_lock_acquire>
    1944:	69a3      	ldr	r3, [r4, #24]
    1946:	b11b      	cbz	r3, 1950 <__sinit+0x14>
    1948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    194c:	f7ff bff0 	b.w	1930 <__sinit_lock_release>
    1950:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    1954:	6523      	str	r3, [r4, #80]	; 0x50
    1956:	4b13      	ldr	r3, [pc, #76]	; (19a4 <__sinit+0x68>)
    1958:	4a13      	ldr	r2, [pc, #76]	; (19a8 <__sinit+0x6c>)
    195a:	681b      	ldr	r3, [r3, #0]
    195c:	62a2      	str	r2, [r4, #40]	; 0x28
    195e:	42a3      	cmp	r3, r4
    1960:	bf08      	it	eq
    1962:	2301      	moveq	r3, #1
    1964:	4620      	mov	r0, r4
    1966:	bf08      	it	eq
    1968:	61a3      	streq	r3, [r4, #24]
    196a:	f000 f81f 	bl	19ac <__sfp>
    196e:	6060      	str	r0, [r4, #4]
    1970:	4620      	mov	r0, r4
    1972:	f000 f81b 	bl	19ac <__sfp>
    1976:	60a0      	str	r0, [r4, #8]
    1978:	4620      	mov	r0, r4
    197a:	f000 f817 	bl	19ac <__sfp>
    197e:	2200      	movs	r2, #0
    1980:	2104      	movs	r1, #4
    1982:	60e0      	str	r0, [r4, #12]
    1984:	6860      	ldr	r0, [r4, #4]
    1986:	f7ff ff81 	bl	188c <std>
    198a:	2201      	movs	r2, #1
    198c:	2109      	movs	r1, #9
    198e:	68a0      	ldr	r0, [r4, #8]
    1990:	f7ff ff7c 	bl	188c <std>
    1994:	2202      	movs	r2, #2
    1996:	2112      	movs	r1, #18
    1998:	68e0      	ldr	r0, [r4, #12]
    199a:	f7ff ff77 	bl	188c <std>
    199e:	2301      	movs	r3, #1
    19a0:	61a3      	str	r3, [r4, #24]
    19a2:	e7d1      	b.n	1948 <__sinit+0xc>
    19a4:	000029ec 	.word	0x000029ec
    19a8:	000018d5 	.word	0x000018d5

000019ac <__sfp>:
    19ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    19ae:	4607      	mov	r7, r0
    19b0:	f7ff ffac 	bl	190c <__sfp_lock_acquire>
    19b4:	4b1e      	ldr	r3, [pc, #120]	; (1a30 <__sfp+0x84>)
    19b6:	681e      	ldr	r6, [r3, #0]
    19b8:	69b3      	ldr	r3, [r6, #24]
    19ba:	b913      	cbnz	r3, 19c2 <__sfp+0x16>
    19bc:	4630      	mov	r0, r6
    19be:	f7ff ffbd 	bl	193c <__sinit>
    19c2:	3648      	adds	r6, #72	; 0x48
    19c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    19c8:	3b01      	subs	r3, #1
    19ca:	d503      	bpl.n	19d4 <__sfp+0x28>
    19cc:	6833      	ldr	r3, [r6, #0]
    19ce:	b30b      	cbz	r3, 1a14 <__sfp+0x68>
    19d0:	6836      	ldr	r6, [r6, #0]
    19d2:	e7f7      	b.n	19c4 <__sfp+0x18>
    19d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    19d8:	b9d5      	cbnz	r5, 1a10 <__sfp+0x64>
    19da:	4b16      	ldr	r3, [pc, #88]	; (1a34 <__sfp+0x88>)
    19dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
    19e0:	60e3      	str	r3, [r4, #12]
    19e2:	6665      	str	r5, [r4, #100]	; 0x64
    19e4:	f000 f847 	bl	1a76 <__retarget_lock_init_recursive>
    19e8:	f7ff ff96 	bl	1918 <__sfp_lock_release>
    19ec:	2208      	movs	r2, #8
    19ee:	4629      	mov	r1, r5
    19f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
    19f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
    19f8:	6025      	str	r5, [r4, #0]
    19fa:	61a5      	str	r5, [r4, #24]
    19fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    1a00:	f7ff fd26 	bl	1450 <memset>
    1a04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    1a08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    1a0c:	4620      	mov	r0, r4
    1a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a10:	3468      	adds	r4, #104	; 0x68
    1a12:	e7d9      	b.n	19c8 <__sfp+0x1c>
    1a14:	2104      	movs	r1, #4
    1a16:	4638      	mov	r0, r7
    1a18:	f7ff ff62 	bl	18e0 <__sfmoreglue>
    1a1c:	4604      	mov	r4, r0
    1a1e:	6030      	str	r0, [r6, #0]
    1a20:	2800      	cmp	r0, #0
    1a22:	d1d5      	bne.n	19d0 <__sfp+0x24>
    1a24:	f7ff ff78 	bl	1918 <__sfp_lock_release>
    1a28:	230c      	movs	r3, #12
    1a2a:	603b      	str	r3, [r7, #0]
    1a2c:	e7ee      	b.n	1a0c <__sfp+0x60>
    1a2e:	bf00      	nop
    1a30:	000029ec 	.word	0x000029ec
    1a34:	ffff0001 	.word	0xffff0001

00001a38 <_fwalk_reent>:
    1a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1a3c:	4606      	mov	r6, r0
    1a3e:	4688      	mov	r8, r1
    1a40:	2700      	movs	r7, #0
    1a42:	f100 0448 	add.w	r4, r0, #72	; 0x48
    1a46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
    1a4a:	f1b9 0901 	subs.w	r9, r9, #1
    1a4e:	d505      	bpl.n	1a5c <_fwalk_reent+0x24>
    1a50:	6824      	ldr	r4, [r4, #0]
    1a52:	2c00      	cmp	r4, #0
    1a54:	d1f7      	bne.n	1a46 <_fwalk_reent+0xe>
    1a56:	4638      	mov	r0, r7
    1a58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1a5c:	89ab      	ldrh	r3, [r5, #12]
    1a5e:	2b01      	cmp	r3, #1
    1a60:	d907      	bls.n	1a72 <_fwalk_reent+0x3a>
    1a62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    1a66:	3301      	adds	r3, #1
    1a68:	d003      	beq.n	1a72 <_fwalk_reent+0x3a>
    1a6a:	4629      	mov	r1, r5
    1a6c:	4630      	mov	r0, r6
    1a6e:	47c0      	blx	r8
    1a70:	4307      	orrs	r7, r0
    1a72:	3568      	adds	r5, #104	; 0x68
    1a74:	e7e9      	b.n	1a4a <_fwalk_reent+0x12>

00001a76 <__retarget_lock_init_recursive>:
    1a76:	4770      	bx	lr

00001a78 <__retarget_lock_acquire_recursive>:
    1a78:	4770      	bx	lr

00001a7a <__retarget_lock_release_recursive>:
    1a7a:	4770      	bx	lr

00001a7c <__swhatbuf_r>:
    1a7c:	b570      	push	{r4, r5, r6, lr}
    1a7e:	460e      	mov	r6, r1
    1a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    1a84:	4614      	mov	r4, r2
    1a86:	2900      	cmp	r1, #0
    1a88:	461d      	mov	r5, r3
    1a8a:	b096      	sub	sp, #88	; 0x58
    1a8c:	da08      	bge.n	1aa0 <__swhatbuf_r+0x24>
    1a8e:	2200      	movs	r2, #0
    1a90:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
    1a94:	602a      	str	r2, [r5, #0]
    1a96:	061a      	lsls	r2, r3, #24
    1a98:	d410      	bmi.n	1abc <__swhatbuf_r+0x40>
    1a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1a9e:	e00e      	b.n	1abe <__swhatbuf_r+0x42>
    1aa0:	466a      	mov	r2, sp
    1aa2:	f000 fc91 	bl	23c8 <_fstat_r>
    1aa6:	2800      	cmp	r0, #0
    1aa8:	dbf1      	blt.n	1a8e <__swhatbuf_r+0x12>
    1aaa:	9a01      	ldr	r2, [sp, #4]
    1aac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    1ab0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    1ab4:	425a      	negs	r2, r3
    1ab6:	415a      	adcs	r2, r3
    1ab8:	602a      	str	r2, [r5, #0]
    1aba:	e7ee      	b.n	1a9a <__swhatbuf_r+0x1e>
    1abc:	2340      	movs	r3, #64	; 0x40
    1abe:	2000      	movs	r0, #0
    1ac0:	6023      	str	r3, [r4, #0]
    1ac2:	b016      	add	sp, #88	; 0x58
    1ac4:	bd70      	pop	{r4, r5, r6, pc}
	...

00001ac8 <__smakebuf_r>:
    1ac8:	898b      	ldrh	r3, [r1, #12]
    1aca:	b573      	push	{r0, r1, r4, r5, r6, lr}
    1acc:	079d      	lsls	r5, r3, #30
    1ace:	4606      	mov	r6, r0
    1ad0:	460c      	mov	r4, r1
    1ad2:	d507      	bpl.n	1ae4 <__smakebuf_r+0x1c>
    1ad4:	f104 0347 	add.w	r3, r4, #71	; 0x47
    1ad8:	6023      	str	r3, [r4, #0]
    1ada:	6123      	str	r3, [r4, #16]
    1adc:	2301      	movs	r3, #1
    1ade:	6163      	str	r3, [r4, #20]
    1ae0:	b002      	add	sp, #8
    1ae2:	bd70      	pop	{r4, r5, r6, pc}
    1ae4:	466a      	mov	r2, sp
    1ae6:	ab01      	add	r3, sp, #4
    1ae8:	f7ff ffc8 	bl	1a7c <__swhatbuf_r>
    1aec:	9900      	ldr	r1, [sp, #0]
    1aee:	4605      	mov	r5, r0
    1af0:	4630      	mov	r0, r6
    1af2:	f000 f891 	bl	1c18 <_malloc_r>
    1af6:	b948      	cbnz	r0, 1b0c <__smakebuf_r+0x44>
    1af8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1afc:	059a      	lsls	r2, r3, #22
    1afe:	d4ef      	bmi.n	1ae0 <__smakebuf_r+0x18>
    1b00:	f023 0303 	bic.w	r3, r3, #3
    1b04:	f043 0302 	orr.w	r3, r3, #2
    1b08:	81a3      	strh	r3, [r4, #12]
    1b0a:	e7e3      	b.n	1ad4 <__smakebuf_r+0xc>
    1b0c:	4b0d      	ldr	r3, [pc, #52]	; (1b44 <__smakebuf_r+0x7c>)
    1b0e:	62b3      	str	r3, [r6, #40]	; 0x28
    1b10:	89a3      	ldrh	r3, [r4, #12]
    1b12:	6020      	str	r0, [r4, #0]
    1b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1b18:	81a3      	strh	r3, [r4, #12]
    1b1a:	9b00      	ldr	r3, [sp, #0]
    1b1c:	6120      	str	r0, [r4, #16]
    1b1e:	6163      	str	r3, [r4, #20]
    1b20:	9b01      	ldr	r3, [sp, #4]
    1b22:	b15b      	cbz	r3, 1b3c <__smakebuf_r+0x74>
    1b24:	4630      	mov	r0, r6
    1b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    1b2a:	f000 fc5f 	bl	23ec <_isatty_r>
    1b2e:	b128      	cbz	r0, 1b3c <__smakebuf_r+0x74>
    1b30:	89a3      	ldrh	r3, [r4, #12]
    1b32:	f023 0303 	bic.w	r3, r3, #3
    1b36:	f043 0301 	orr.w	r3, r3, #1
    1b3a:	81a3      	strh	r3, [r4, #12]
    1b3c:	89a0      	ldrh	r0, [r4, #12]
    1b3e:	4305      	orrs	r5, r0
    1b40:	81a5      	strh	r5, [r4, #12]
    1b42:	e7cd      	b.n	1ae0 <__smakebuf_r+0x18>
    1b44:	000018d5 	.word	0x000018d5

00001b48 <_free_r>:
    1b48:	b538      	push	{r3, r4, r5, lr}
    1b4a:	4605      	mov	r5, r0
    1b4c:	2900      	cmp	r1, #0
    1b4e:	d040      	beq.n	1bd2 <_free_r+0x8a>
    1b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
    1b54:	1f0c      	subs	r4, r1, #4
    1b56:	2b00      	cmp	r3, #0
    1b58:	bfb8      	it	lt
    1b5a:	18e4      	addlt	r4, r4, r3
    1b5c:	f000 fc76 	bl	244c <__malloc_lock>
    1b60:	4a1c      	ldr	r2, [pc, #112]	; (1bd4 <_free_r+0x8c>)
    1b62:	6813      	ldr	r3, [r2, #0]
    1b64:	b933      	cbnz	r3, 1b74 <_free_r+0x2c>
    1b66:	6063      	str	r3, [r4, #4]
    1b68:	6014      	str	r4, [r2, #0]
    1b6a:	4628      	mov	r0, r5
    1b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    1b70:	f000 bc72 	b.w	2458 <__malloc_unlock>
    1b74:	42a3      	cmp	r3, r4
    1b76:	d908      	bls.n	1b8a <_free_r+0x42>
    1b78:	6820      	ldr	r0, [r4, #0]
    1b7a:	1821      	adds	r1, r4, r0
    1b7c:	428b      	cmp	r3, r1
    1b7e:	bf01      	itttt	eq
    1b80:	6819      	ldreq	r1, [r3, #0]
    1b82:	685b      	ldreq	r3, [r3, #4]
    1b84:	1809      	addeq	r1, r1, r0
    1b86:	6021      	streq	r1, [r4, #0]
    1b88:	e7ed      	b.n	1b66 <_free_r+0x1e>
    1b8a:	461a      	mov	r2, r3
    1b8c:	685b      	ldr	r3, [r3, #4]
    1b8e:	b10b      	cbz	r3, 1b94 <_free_r+0x4c>
    1b90:	42a3      	cmp	r3, r4
    1b92:	d9fa      	bls.n	1b8a <_free_r+0x42>
    1b94:	6811      	ldr	r1, [r2, #0]
    1b96:	1850      	adds	r0, r2, r1
    1b98:	42a0      	cmp	r0, r4
    1b9a:	d10b      	bne.n	1bb4 <_free_r+0x6c>
    1b9c:	6820      	ldr	r0, [r4, #0]
    1b9e:	4401      	add	r1, r0
    1ba0:	1850      	adds	r0, r2, r1
    1ba2:	4283      	cmp	r3, r0
    1ba4:	6011      	str	r1, [r2, #0]
    1ba6:	d1e0      	bne.n	1b6a <_free_r+0x22>
    1ba8:	6818      	ldr	r0, [r3, #0]
    1baa:	685b      	ldr	r3, [r3, #4]
    1bac:	4401      	add	r1, r0
    1bae:	6011      	str	r1, [r2, #0]
    1bb0:	6053      	str	r3, [r2, #4]
    1bb2:	e7da      	b.n	1b6a <_free_r+0x22>
    1bb4:	d902      	bls.n	1bbc <_free_r+0x74>
    1bb6:	230c      	movs	r3, #12
    1bb8:	602b      	str	r3, [r5, #0]
    1bba:	e7d6      	b.n	1b6a <_free_r+0x22>
    1bbc:	6820      	ldr	r0, [r4, #0]
    1bbe:	1821      	adds	r1, r4, r0
    1bc0:	428b      	cmp	r3, r1
    1bc2:	bf01      	itttt	eq
    1bc4:	6819      	ldreq	r1, [r3, #0]
    1bc6:	685b      	ldreq	r3, [r3, #4]
    1bc8:	1809      	addeq	r1, r1, r0
    1bca:	6021      	streq	r1, [r4, #0]
    1bcc:	6063      	str	r3, [r4, #4]
    1bce:	6054      	str	r4, [r2, #4]
    1bd0:	e7cb      	b.n	1b6a <_free_r+0x22>
    1bd2:	bd38      	pop	{r3, r4, r5, pc}
    1bd4:	20000084 	.word	0x20000084

00001bd8 <sbrk_aligned>:
    1bd8:	b570      	push	{r4, r5, r6, lr}
    1bda:	4e0e      	ldr	r6, [pc, #56]	; (1c14 <sbrk_aligned+0x3c>)
    1bdc:	460c      	mov	r4, r1
    1bde:	6831      	ldr	r1, [r6, #0]
    1be0:	4605      	mov	r5, r0
    1be2:	b911      	cbnz	r1, 1bea <sbrk_aligned+0x12>
    1be4:	f000 fb7a 	bl	22dc <_sbrk_r>
    1be8:	6030      	str	r0, [r6, #0]
    1bea:	4621      	mov	r1, r4
    1bec:	4628      	mov	r0, r5
    1bee:	f000 fb75 	bl	22dc <_sbrk_r>
    1bf2:	1c43      	adds	r3, r0, #1
    1bf4:	d00a      	beq.n	1c0c <sbrk_aligned+0x34>
    1bf6:	1cc4      	adds	r4, r0, #3
    1bf8:	f024 0403 	bic.w	r4, r4, #3
    1bfc:	42a0      	cmp	r0, r4
    1bfe:	d007      	beq.n	1c10 <sbrk_aligned+0x38>
    1c00:	1a21      	subs	r1, r4, r0
    1c02:	4628      	mov	r0, r5
    1c04:	f000 fb6a 	bl	22dc <_sbrk_r>
    1c08:	3001      	adds	r0, #1
    1c0a:	d101      	bne.n	1c10 <sbrk_aligned+0x38>
    1c0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    1c10:	4620      	mov	r0, r4
    1c12:	bd70      	pop	{r4, r5, r6, pc}
    1c14:	20000088 	.word	0x20000088

00001c18 <_malloc_r>:
    1c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1c1c:	1ccd      	adds	r5, r1, #3
    1c1e:	f025 0503 	bic.w	r5, r5, #3
    1c22:	3508      	adds	r5, #8
    1c24:	2d0c      	cmp	r5, #12
    1c26:	bf38      	it	cc
    1c28:	250c      	movcc	r5, #12
    1c2a:	2d00      	cmp	r5, #0
    1c2c:	4607      	mov	r7, r0
    1c2e:	db01      	blt.n	1c34 <_malloc_r+0x1c>
    1c30:	42a9      	cmp	r1, r5
    1c32:	d905      	bls.n	1c40 <_malloc_r+0x28>
    1c34:	230c      	movs	r3, #12
    1c36:	2600      	movs	r6, #0
    1c38:	603b      	str	r3, [r7, #0]
    1c3a:	4630      	mov	r0, r6
    1c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1c40:	4e2e      	ldr	r6, [pc, #184]	; (1cfc <_malloc_r+0xe4>)
    1c42:	f000 fc03 	bl	244c <__malloc_lock>
    1c46:	6833      	ldr	r3, [r6, #0]
    1c48:	461c      	mov	r4, r3
    1c4a:	bb34      	cbnz	r4, 1c9a <_malloc_r+0x82>
    1c4c:	4629      	mov	r1, r5
    1c4e:	4638      	mov	r0, r7
    1c50:	f7ff ffc2 	bl	1bd8 <sbrk_aligned>
    1c54:	1c43      	adds	r3, r0, #1
    1c56:	4604      	mov	r4, r0
    1c58:	d14d      	bne.n	1cf6 <_malloc_r+0xde>
    1c5a:	6834      	ldr	r4, [r6, #0]
    1c5c:	4626      	mov	r6, r4
    1c5e:	2e00      	cmp	r6, #0
    1c60:	d140      	bne.n	1ce4 <_malloc_r+0xcc>
    1c62:	6823      	ldr	r3, [r4, #0]
    1c64:	4631      	mov	r1, r6
    1c66:	4638      	mov	r0, r7
    1c68:	eb04 0803 	add.w	r8, r4, r3
    1c6c:	f000 fb36 	bl	22dc <_sbrk_r>
    1c70:	4580      	cmp	r8, r0
    1c72:	d13a      	bne.n	1cea <_malloc_r+0xd2>
    1c74:	6821      	ldr	r1, [r4, #0]
    1c76:	3503      	adds	r5, #3
    1c78:	1a6d      	subs	r5, r5, r1
    1c7a:	f025 0503 	bic.w	r5, r5, #3
    1c7e:	3508      	adds	r5, #8
    1c80:	2d0c      	cmp	r5, #12
    1c82:	bf38      	it	cc
    1c84:	250c      	movcc	r5, #12
    1c86:	4638      	mov	r0, r7
    1c88:	4629      	mov	r1, r5
    1c8a:	f7ff ffa5 	bl	1bd8 <sbrk_aligned>
    1c8e:	3001      	adds	r0, #1
    1c90:	d02b      	beq.n	1cea <_malloc_r+0xd2>
    1c92:	6823      	ldr	r3, [r4, #0]
    1c94:	442b      	add	r3, r5
    1c96:	6023      	str	r3, [r4, #0]
    1c98:	e00e      	b.n	1cb8 <_malloc_r+0xa0>
    1c9a:	6822      	ldr	r2, [r4, #0]
    1c9c:	1b52      	subs	r2, r2, r5
    1c9e:	d41e      	bmi.n	1cde <_malloc_r+0xc6>
    1ca0:	2a0b      	cmp	r2, #11
    1ca2:	d916      	bls.n	1cd2 <_malloc_r+0xba>
    1ca4:	1961      	adds	r1, r4, r5
    1ca6:	42a3      	cmp	r3, r4
    1ca8:	6025      	str	r5, [r4, #0]
    1caa:	bf18      	it	ne
    1cac:	6059      	strne	r1, [r3, #4]
    1cae:	6863      	ldr	r3, [r4, #4]
    1cb0:	bf08      	it	eq
    1cb2:	6031      	streq	r1, [r6, #0]
    1cb4:	5162      	str	r2, [r4, r5]
    1cb6:	604b      	str	r3, [r1, #4]
    1cb8:	4638      	mov	r0, r7
    1cba:	f104 060b 	add.w	r6, r4, #11
    1cbe:	f000 fbcb 	bl	2458 <__malloc_unlock>
    1cc2:	f026 0607 	bic.w	r6, r6, #7
    1cc6:	1d23      	adds	r3, r4, #4
    1cc8:	1af2      	subs	r2, r6, r3
    1cca:	d0b6      	beq.n	1c3a <_malloc_r+0x22>
    1ccc:	1b9b      	subs	r3, r3, r6
    1cce:	50a3      	str	r3, [r4, r2]
    1cd0:	e7b3      	b.n	1c3a <_malloc_r+0x22>
    1cd2:	6862      	ldr	r2, [r4, #4]
    1cd4:	42a3      	cmp	r3, r4
    1cd6:	bf0c      	ite	eq
    1cd8:	6032      	streq	r2, [r6, #0]
    1cda:	605a      	strne	r2, [r3, #4]
    1cdc:	e7ec      	b.n	1cb8 <_malloc_r+0xa0>
    1cde:	4623      	mov	r3, r4
    1ce0:	6864      	ldr	r4, [r4, #4]
    1ce2:	e7b2      	b.n	1c4a <_malloc_r+0x32>
    1ce4:	4634      	mov	r4, r6
    1ce6:	6876      	ldr	r6, [r6, #4]
    1ce8:	e7b9      	b.n	1c5e <_malloc_r+0x46>
    1cea:	230c      	movs	r3, #12
    1cec:	4638      	mov	r0, r7
    1cee:	603b      	str	r3, [r7, #0]
    1cf0:	f000 fbb2 	bl	2458 <__malloc_unlock>
    1cf4:	e7a1      	b.n	1c3a <_malloc_r+0x22>
    1cf6:	6025      	str	r5, [r4, #0]
    1cf8:	e7de      	b.n	1cb8 <_malloc_r+0xa0>
    1cfa:	bf00      	nop
    1cfc:	20000084 	.word	0x20000084

00001d00 <__sfputc_r>:
    1d00:	6893      	ldr	r3, [r2, #8]
    1d02:	b410      	push	{r4}
    1d04:	3b01      	subs	r3, #1
    1d06:	2b00      	cmp	r3, #0
    1d08:	6093      	str	r3, [r2, #8]
    1d0a:	da07      	bge.n	1d1c <__sfputc_r+0x1c>
    1d0c:	6994      	ldr	r4, [r2, #24]
    1d0e:	42a3      	cmp	r3, r4
    1d10:	db01      	blt.n	1d16 <__sfputc_r+0x16>
    1d12:	290a      	cmp	r1, #10
    1d14:	d102      	bne.n	1d1c <__sfputc_r+0x1c>
    1d16:	bc10      	pop	{r4}
    1d18:	f7ff bc3a 	b.w	1590 <__swbuf_r>
    1d1c:	6813      	ldr	r3, [r2, #0]
    1d1e:	1c58      	adds	r0, r3, #1
    1d20:	6010      	str	r0, [r2, #0]
    1d22:	7019      	strb	r1, [r3, #0]
    1d24:	4608      	mov	r0, r1
    1d26:	bc10      	pop	{r4}
    1d28:	4770      	bx	lr

00001d2a <__sfputs_r>:
    1d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d2c:	4606      	mov	r6, r0
    1d2e:	460f      	mov	r7, r1
    1d30:	4614      	mov	r4, r2
    1d32:	18d5      	adds	r5, r2, r3
    1d34:	42ac      	cmp	r4, r5
    1d36:	d101      	bne.n	1d3c <__sfputs_r+0x12>
    1d38:	2000      	movs	r0, #0
    1d3a:	e007      	b.n	1d4c <__sfputs_r+0x22>
    1d3c:	463a      	mov	r2, r7
    1d3e:	4630      	mov	r0, r6
    1d40:	f814 1b01 	ldrb.w	r1, [r4], #1
    1d44:	f7ff ffdc 	bl	1d00 <__sfputc_r>
    1d48:	1c43      	adds	r3, r0, #1
    1d4a:	d1f3      	bne.n	1d34 <__sfputs_r+0xa>
    1d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00001d50 <_vfiprintf_r>:
    1d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1d54:	460d      	mov	r5, r1
    1d56:	4614      	mov	r4, r2
    1d58:	4698      	mov	r8, r3
    1d5a:	4606      	mov	r6, r0
    1d5c:	b09d      	sub	sp, #116	; 0x74
    1d5e:	b118      	cbz	r0, 1d68 <_vfiprintf_r+0x18>
    1d60:	6983      	ldr	r3, [r0, #24]
    1d62:	b90b      	cbnz	r3, 1d68 <_vfiprintf_r+0x18>
    1d64:	f7ff fdea 	bl	193c <__sinit>
    1d68:	4b89      	ldr	r3, [pc, #548]	; (1f90 <_vfiprintf_r+0x240>)
    1d6a:	429d      	cmp	r5, r3
    1d6c:	d11b      	bne.n	1da6 <_vfiprintf_r+0x56>
    1d6e:	6875      	ldr	r5, [r6, #4]
    1d70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    1d72:	07d9      	lsls	r1, r3, #31
    1d74:	d405      	bmi.n	1d82 <_vfiprintf_r+0x32>
    1d76:	89ab      	ldrh	r3, [r5, #12]
    1d78:	059a      	lsls	r2, r3, #22
    1d7a:	d402      	bmi.n	1d82 <_vfiprintf_r+0x32>
    1d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
    1d7e:	f7ff fe7b 	bl	1a78 <__retarget_lock_acquire_recursive>
    1d82:	89ab      	ldrh	r3, [r5, #12]
    1d84:	071b      	lsls	r3, r3, #28
    1d86:	d501      	bpl.n	1d8c <_vfiprintf_r+0x3c>
    1d88:	692b      	ldr	r3, [r5, #16]
    1d8a:	b9eb      	cbnz	r3, 1dc8 <_vfiprintf_r+0x78>
    1d8c:	4629      	mov	r1, r5
    1d8e:	4630      	mov	r0, r6
    1d90:	f7ff fc50 	bl	1634 <__swsetup_r>
    1d94:	b1c0      	cbz	r0, 1dc8 <_vfiprintf_r+0x78>
    1d96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    1d98:	07dc      	lsls	r4, r3, #31
    1d9a:	d50e      	bpl.n	1dba <_vfiprintf_r+0x6a>
    1d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1da0:	b01d      	add	sp, #116	; 0x74
    1da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1da6:	4b7b      	ldr	r3, [pc, #492]	; (1f94 <_vfiprintf_r+0x244>)
    1da8:	429d      	cmp	r5, r3
    1daa:	d101      	bne.n	1db0 <_vfiprintf_r+0x60>
    1dac:	68b5      	ldr	r5, [r6, #8]
    1dae:	e7df      	b.n	1d70 <_vfiprintf_r+0x20>
    1db0:	4b79      	ldr	r3, [pc, #484]	; (1f98 <_vfiprintf_r+0x248>)
    1db2:	429d      	cmp	r5, r3
    1db4:	bf08      	it	eq
    1db6:	68f5      	ldreq	r5, [r6, #12]
    1db8:	e7da      	b.n	1d70 <_vfiprintf_r+0x20>
    1dba:	89ab      	ldrh	r3, [r5, #12]
    1dbc:	0598      	lsls	r0, r3, #22
    1dbe:	d4ed      	bmi.n	1d9c <_vfiprintf_r+0x4c>
    1dc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
    1dc2:	f7ff fe5a 	bl	1a7a <__retarget_lock_release_recursive>
    1dc6:	e7e9      	b.n	1d9c <_vfiprintf_r+0x4c>
    1dc8:	2300      	movs	r3, #0
    1dca:	9309      	str	r3, [sp, #36]	; 0x24
    1dcc:	2320      	movs	r3, #32
    1dce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    1dd2:	2330      	movs	r3, #48	; 0x30
    1dd4:	f04f 0901 	mov.w	r9, #1
    1dd8:	f8cd 800c 	str.w	r8, [sp, #12]
    1ddc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 1f9c <_vfiprintf_r+0x24c>
    1de0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    1de4:	4623      	mov	r3, r4
    1de6:	469a      	mov	sl, r3
    1de8:	f813 2b01 	ldrb.w	r2, [r3], #1
    1dec:	b10a      	cbz	r2, 1df2 <_vfiprintf_r+0xa2>
    1dee:	2a25      	cmp	r2, #37	; 0x25
    1df0:	d1f9      	bne.n	1de6 <_vfiprintf_r+0x96>
    1df2:	ebba 0b04 	subs.w	fp, sl, r4
    1df6:	d00b      	beq.n	1e10 <_vfiprintf_r+0xc0>
    1df8:	465b      	mov	r3, fp
    1dfa:	4622      	mov	r2, r4
    1dfc:	4629      	mov	r1, r5
    1dfe:	4630      	mov	r0, r6
    1e00:	f7ff ff93 	bl	1d2a <__sfputs_r>
    1e04:	3001      	adds	r0, #1
    1e06:	f000 80aa 	beq.w	1f5e <_vfiprintf_r+0x20e>
    1e0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1e0c:	445a      	add	r2, fp
    1e0e:	9209      	str	r2, [sp, #36]	; 0x24
    1e10:	f89a 3000 	ldrb.w	r3, [sl]
    1e14:	2b00      	cmp	r3, #0
    1e16:	f000 80a2 	beq.w	1f5e <_vfiprintf_r+0x20e>
    1e1a:	2300      	movs	r3, #0
    1e1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1e20:	e9cd 2305 	strd	r2, r3, [sp, #20]
    1e24:	f10a 0a01 	add.w	sl, sl, #1
    1e28:	9304      	str	r3, [sp, #16]
    1e2a:	9307      	str	r3, [sp, #28]
    1e2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    1e30:	931a      	str	r3, [sp, #104]	; 0x68
    1e32:	4654      	mov	r4, sl
    1e34:	2205      	movs	r2, #5
    1e36:	f814 1b01 	ldrb.w	r1, [r4], #1
    1e3a:	4858      	ldr	r0, [pc, #352]	; (1f9c <_vfiprintf_r+0x24c>)
    1e3c:	f000 faf8 	bl	2430 <memchr>
    1e40:	9a04      	ldr	r2, [sp, #16]
    1e42:	b9d8      	cbnz	r0, 1e7c <_vfiprintf_r+0x12c>
    1e44:	06d1      	lsls	r1, r2, #27
    1e46:	bf44      	itt	mi
    1e48:	2320      	movmi	r3, #32
    1e4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    1e4e:	0713      	lsls	r3, r2, #28
    1e50:	bf44      	itt	mi
    1e52:	232b      	movmi	r3, #43	; 0x2b
    1e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    1e58:	f89a 3000 	ldrb.w	r3, [sl]
    1e5c:	2b2a      	cmp	r3, #42	; 0x2a
    1e5e:	d015      	beq.n	1e8c <_vfiprintf_r+0x13c>
    1e60:	4654      	mov	r4, sl
    1e62:	2000      	movs	r0, #0
    1e64:	f04f 0c0a 	mov.w	ip, #10
    1e68:	9a07      	ldr	r2, [sp, #28]
    1e6a:	4621      	mov	r1, r4
    1e6c:	f811 3b01 	ldrb.w	r3, [r1], #1
    1e70:	3b30      	subs	r3, #48	; 0x30
    1e72:	2b09      	cmp	r3, #9
    1e74:	d94e      	bls.n	1f14 <_vfiprintf_r+0x1c4>
    1e76:	b1b0      	cbz	r0, 1ea6 <_vfiprintf_r+0x156>
    1e78:	9207      	str	r2, [sp, #28]
    1e7a:	e014      	b.n	1ea6 <_vfiprintf_r+0x156>
    1e7c:	eba0 0308 	sub.w	r3, r0, r8
    1e80:	fa09 f303 	lsl.w	r3, r9, r3
    1e84:	4313      	orrs	r3, r2
    1e86:	46a2      	mov	sl, r4
    1e88:	9304      	str	r3, [sp, #16]
    1e8a:	e7d2      	b.n	1e32 <_vfiprintf_r+0xe2>
    1e8c:	9b03      	ldr	r3, [sp, #12]
    1e8e:	1d19      	adds	r1, r3, #4
    1e90:	681b      	ldr	r3, [r3, #0]
    1e92:	9103      	str	r1, [sp, #12]
    1e94:	2b00      	cmp	r3, #0
    1e96:	bfbb      	ittet	lt
    1e98:	425b      	neglt	r3, r3
    1e9a:	f042 0202 	orrlt.w	r2, r2, #2
    1e9e:	9307      	strge	r3, [sp, #28]
    1ea0:	9307      	strlt	r3, [sp, #28]
    1ea2:	bfb8      	it	lt
    1ea4:	9204      	strlt	r2, [sp, #16]
    1ea6:	7823      	ldrb	r3, [r4, #0]
    1ea8:	2b2e      	cmp	r3, #46	; 0x2e
    1eaa:	d10c      	bne.n	1ec6 <_vfiprintf_r+0x176>
    1eac:	7863      	ldrb	r3, [r4, #1]
    1eae:	2b2a      	cmp	r3, #42	; 0x2a
    1eb0:	d135      	bne.n	1f1e <_vfiprintf_r+0x1ce>
    1eb2:	9b03      	ldr	r3, [sp, #12]
    1eb4:	3402      	adds	r4, #2
    1eb6:	1d1a      	adds	r2, r3, #4
    1eb8:	681b      	ldr	r3, [r3, #0]
    1eba:	9203      	str	r2, [sp, #12]
    1ebc:	2b00      	cmp	r3, #0
    1ebe:	bfb8      	it	lt
    1ec0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
    1ec4:	9305      	str	r3, [sp, #20]
    1ec6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 1fa0 <_vfiprintf_r+0x250>
    1eca:	2203      	movs	r2, #3
    1ecc:	4650      	mov	r0, sl
    1ece:	7821      	ldrb	r1, [r4, #0]
    1ed0:	f000 faae 	bl	2430 <memchr>
    1ed4:	b140      	cbz	r0, 1ee8 <_vfiprintf_r+0x198>
    1ed6:	2340      	movs	r3, #64	; 0x40
    1ed8:	eba0 000a 	sub.w	r0, r0, sl
    1edc:	fa03 f000 	lsl.w	r0, r3, r0
    1ee0:	9b04      	ldr	r3, [sp, #16]
    1ee2:	3401      	adds	r4, #1
    1ee4:	4303      	orrs	r3, r0
    1ee6:	9304      	str	r3, [sp, #16]
    1ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
    1eec:	2206      	movs	r2, #6
    1eee:	482d      	ldr	r0, [pc, #180]	; (1fa4 <_vfiprintf_r+0x254>)
    1ef0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    1ef4:	f000 fa9c 	bl	2430 <memchr>
    1ef8:	2800      	cmp	r0, #0
    1efa:	d03f      	beq.n	1f7c <_vfiprintf_r+0x22c>
    1efc:	4b2a      	ldr	r3, [pc, #168]	; (1fa8 <_vfiprintf_r+0x258>)
    1efe:	bb1b      	cbnz	r3, 1f48 <_vfiprintf_r+0x1f8>
    1f00:	9b03      	ldr	r3, [sp, #12]
    1f02:	3307      	adds	r3, #7
    1f04:	f023 0307 	bic.w	r3, r3, #7
    1f08:	3308      	adds	r3, #8
    1f0a:	9303      	str	r3, [sp, #12]
    1f0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1f0e:	443b      	add	r3, r7
    1f10:	9309      	str	r3, [sp, #36]	; 0x24
    1f12:	e767      	b.n	1de4 <_vfiprintf_r+0x94>
    1f14:	460c      	mov	r4, r1
    1f16:	2001      	movs	r0, #1
    1f18:	fb0c 3202 	mla	r2, ip, r2, r3
    1f1c:	e7a5      	b.n	1e6a <_vfiprintf_r+0x11a>
    1f1e:	2300      	movs	r3, #0
    1f20:	f04f 0c0a 	mov.w	ip, #10
    1f24:	4619      	mov	r1, r3
    1f26:	3401      	adds	r4, #1
    1f28:	9305      	str	r3, [sp, #20]
    1f2a:	4620      	mov	r0, r4
    1f2c:	f810 2b01 	ldrb.w	r2, [r0], #1
    1f30:	3a30      	subs	r2, #48	; 0x30
    1f32:	2a09      	cmp	r2, #9
    1f34:	d903      	bls.n	1f3e <_vfiprintf_r+0x1ee>
    1f36:	2b00      	cmp	r3, #0
    1f38:	d0c5      	beq.n	1ec6 <_vfiprintf_r+0x176>
    1f3a:	9105      	str	r1, [sp, #20]
    1f3c:	e7c3      	b.n	1ec6 <_vfiprintf_r+0x176>
    1f3e:	4604      	mov	r4, r0
    1f40:	2301      	movs	r3, #1
    1f42:	fb0c 2101 	mla	r1, ip, r1, r2
    1f46:	e7f0      	b.n	1f2a <_vfiprintf_r+0x1da>
    1f48:	ab03      	add	r3, sp, #12
    1f4a:	9300      	str	r3, [sp, #0]
    1f4c:	462a      	mov	r2, r5
    1f4e:	4630      	mov	r0, r6
    1f50:	4b16      	ldr	r3, [pc, #88]	; (1fac <_vfiprintf_r+0x25c>)
    1f52:	a904      	add	r1, sp, #16
    1f54:	f3af 8000 	nop.w
    1f58:	4607      	mov	r7, r0
    1f5a:	1c78      	adds	r0, r7, #1
    1f5c:	d1d6      	bne.n	1f0c <_vfiprintf_r+0x1bc>
    1f5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    1f60:	07d9      	lsls	r1, r3, #31
    1f62:	d405      	bmi.n	1f70 <_vfiprintf_r+0x220>
    1f64:	89ab      	ldrh	r3, [r5, #12]
    1f66:	059a      	lsls	r2, r3, #22
    1f68:	d402      	bmi.n	1f70 <_vfiprintf_r+0x220>
    1f6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
    1f6c:	f7ff fd85 	bl	1a7a <__retarget_lock_release_recursive>
    1f70:	89ab      	ldrh	r3, [r5, #12]
    1f72:	065b      	lsls	r3, r3, #25
    1f74:	f53f af12 	bmi.w	1d9c <_vfiprintf_r+0x4c>
    1f78:	9809      	ldr	r0, [sp, #36]	; 0x24
    1f7a:	e711      	b.n	1da0 <_vfiprintf_r+0x50>
    1f7c:	ab03      	add	r3, sp, #12
    1f7e:	9300      	str	r3, [sp, #0]
    1f80:	462a      	mov	r2, r5
    1f82:	4630      	mov	r0, r6
    1f84:	4b09      	ldr	r3, [pc, #36]	; (1fac <_vfiprintf_r+0x25c>)
    1f86:	a904      	add	r1, sp, #16
    1f88:	f000 f882 	bl	2090 <_printf_i>
    1f8c:	e7e4      	b.n	1f58 <_vfiprintf_r+0x208>
    1f8e:	bf00      	nop
    1f90:	00002a10 	.word	0x00002a10
    1f94:	00002a30 	.word	0x00002a30
    1f98:	000029f0 	.word	0x000029f0
    1f9c:	00002a50 	.word	0x00002a50
    1fa0:	00002a56 	.word	0x00002a56
    1fa4:	00002a5a 	.word	0x00002a5a
    1fa8:	00000000 	.word	0x00000000
    1fac:	00001d2b 	.word	0x00001d2b

00001fb0 <_printf_common>:
    1fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1fb4:	4616      	mov	r6, r2
    1fb6:	4699      	mov	r9, r3
    1fb8:	688a      	ldr	r2, [r1, #8]
    1fba:	690b      	ldr	r3, [r1, #16]
    1fbc:	4607      	mov	r7, r0
    1fbe:	4293      	cmp	r3, r2
    1fc0:	bfb8      	it	lt
    1fc2:	4613      	movlt	r3, r2
    1fc4:	6033      	str	r3, [r6, #0]
    1fc6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    1fca:	460c      	mov	r4, r1
    1fcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
    1fd0:	b10a      	cbz	r2, 1fd6 <_printf_common+0x26>
    1fd2:	3301      	adds	r3, #1
    1fd4:	6033      	str	r3, [r6, #0]
    1fd6:	6823      	ldr	r3, [r4, #0]
    1fd8:	0699      	lsls	r1, r3, #26
    1fda:	bf42      	ittt	mi
    1fdc:	6833      	ldrmi	r3, [r6, #0]
    1fde:	3302      	addmi	r3, #2
    1fe0:	6033      	strmi	r3, [r6, #0]
    1fe2:	6825      	ldr	r5, [r4, #0]
    1fe4:	f015 0506 	ands.w	r5, r5, #6
    1fe8:	d106      	bne.n	1ff8 <_printf_common+0x48>
    1fea:	f104 0a19 	add.w	sl, r4, #25
    1fee:	68e3      	ldr	r3, [r4, #12]
    1ff0:	6832      	ldr	r2, [r6, #0]
    1ff2:	1a9b      	subs	r3, r3, r2
    1ff4:	42ab      	cmp	r3, r5
    1ff6:	dc28      	bgt.n	204a <_printf_common+0x9a>
    1ff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
    1ffc:	1e13      	subs	r3, r2, #0
    1ffe:	6822      	ldr	r2, [r4, #0]
    2000:	bf18      	it	ne
    2002:	2301      	movne	r3, #1
    2004:	0692      	lsls	r2, r2, #26
    2006:	d42d      	bmi.n	2064 <_printf_common+0xb4>
    2008:	4649      	mov	r1, r9
    200a:	4638      	mov	r0, r7
    200c:	f104 0243 	add.w	r2, r4, #67	; 0x43
    2010:	47c0      	blx	r8
    2012:	3001      	adds	r0, #1
    2014:	d020      	beq.n	2058 <_printf_common+0xa8>
    2016:	6823      	ldr	r3, [r4, #0]
    2018:	68e5      	ldr	r5, [r4, #12]
    201a:	f003 0306 	and.w	r3, r3, #6
    201e:	2b04      	cmp	r3, #4
    2020:	bf18      	it	ne
    2022:	2500      	movne	r5, #0
    2024:	6832      	ldr	r2, [r6, #0]
    2026:	f04f 0600 	mov.w	r6, #0
    202a:	68a3      	ldr	r3, [r4, #8]
    202c:	bf08      	it	eq
    202e:	1aad      	subeq	r5, r5, r2
    2030:	6922      	ldr	r2, [r4, #16]
    2032:	bf08      	it	eq
    2034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    2038:	4293      	cmp	r3, r2
    203a:	bfc4      	itt	gt
    203c:	1a9b      	subgt	r3, r3, r2
    203e:	18ed      	addgt	r5, r5, r3
    2040:	341a      	adds	r4, #26
    2042:	42b5      	cmp	r5, r6
    2044:	d11a      	bne.n	207c <_printf_common+0xcc>
    2046:	2000      	movs	r0, #0
    2048:	e008      	b.n	205c <_printf_common+0xac>
    204a:	2301      	movs	r3, #1
    204c:	4652      	mov	r2, sl
    204e:	4649      	mov	r1, r9
    2050:	4638      	mov	r0, r7
    2052:	47c0      	blx	r8
    2054:	3001      	adds	r0, #1
    2056:	d103      	bne.n	2060 <_printf_common+0xb0>
    2058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    205c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2060:	3501      	adds	r5, #1
    2062:	e7c4      	b.n	1fee <_printf_common+0x3e>
    2064:	2030      	movs	r0, #48	; 0x30
    2066:	18e1      	adds	r1, r4, r3
    2068:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    206c:	1c5a      	adds	r2, r3, #1
    206e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    2072:	4422      	add	r2, r4
    2074:	3302      	adds	r3, #2
    2076:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    207a:	e7c5      	b.n	2008 <_printf_common+0x58>
    207c:	2301      	movs	r3, #1
    207e:	4622      	mov	r2, r4
    2080:	4649      	mov	r1, r9
    2082:	4638      	mov	r0, r7
    2084:	47c0      	blx	r8
    2086:	3001      	adds	r0, #1
    2088:	d0e6      	beq.n	2058 <_printf_common+0xa8>
    208a:	3601      	adds	r6, #1
    208c:	e7d9      	b.n	2042 <_printf_common+0x92>
	...

00002090 <_printf_i>:
    2090:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    2094:	7e0f      	ldrb	r7, [r1, #24]
    2096:	4691      	mov	r9, r2
    2098:	2f78      	cmp	r7, #120	; 0x78
    209a:	4680      	mov	r8, r0
    209c:	460c      	mov	r4, r1
    209e:	469a      	mov	sl, r3
    20a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    20a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
    20a6:	d807      	bhi.n	20b8 <_printf_i+0x28>
    20a8:	2f62      	cmp	r7, #98	; 0x62
    20aa:	d80a      	bhi.n	20c2 <_printf_i+0x32>
    20ac:	2f00      	cmp	r7, #0
    20ae:	f000 80d9 	beq.w	2264 <_printf_i+0x1d4>
    20b2:	2f58      	cmp	r7, #88	; 0x58
    20b4:	f000 80a4 	beq.w	2200 <_printf_i+0x170>
    20b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
    20bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    20c0:	e03a      	b.n	2138 <_printf_i+0xa8>
    20c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    20c6:	2b15      	cmp	r3, #21
    20c8:	d8f6      	bhi.n	20b8 <_printf_i+0x28>
    20ca:	a101      	add	r1, pc, #4	; (adr r1, 20d0 <_printf_i+0x40>)
    20cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    20d0:	00002129 	.word	0x00002129
    20d4:	0000213d 	.word	0x0000213d
    20d8:	000020b9 	.word	0x000020b9
    20dc:	000020b9 	.word	0x000020b9
    20e0:	000020b9 	.word	0x000020b9
    20e4:	000020b9 	.word	0x000020b9
    20e8:	0000213d 	.word	0x0000213d
    20ec:	000020b9 	.word	0x000020b9
    20f0:	000020b9 	.word	0x000020b9
    20f4:	000020b9 	.word	0x000020b9
    20f8:	000020b9 	.word	0x000020b9
    20fc:	0000224b 	.word	0x0000224b
    2100:	0000216d 	.word	0x0000216d
    2104:	0000222d 	.word	0x0000222d
    2108:	000020b9 	.word	0x000020b9
    210c:	000020b9 	.word	0x000020b9
    2110:	0000226d 	.word	0x0000226d
    2114:	000020b9 	.word	0x000020b9
    2118:	0000216d 	.word	0x0000216d
    211c:	000020b9 	.word	0x000020b9
    2120:	000020b9 	.word	0x000020b9
    2124:	00002235 	.word	0x00002235
    2128:	682b      	ldr	r3, [r5, #0]
    212a:	1d1a      	adds	r2, r3, #4
    212c:	681b      	ldr	r3, [r3, #0]
    212e:	602a      	str	r2, [r5, #0]
    2130:	f104 0542 	add.w	r5, r4, #66	; 0x42
    2134:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    2138:	2301      	movs	r3, #1
    213a:	e0a4      	b.n	2286 <_printf_i+0x1f6>
    213c:	6820      	ldr	r0, [r4, #0]
    213e:	6829      	ldr	r1, [r5, #0]
    2140:	0606      	lsls	r6, r0, #24
    2142:	f101 0304 	add.w	r3, r1, #4
    2146:	d50a      	bpl.n	215e <_printf_i+0xce>
    2148:	680e      	ldr	r6, [r1, #0]
    214a:	602b      	str	r3, [r5, #0]
    214c:	2e00      	cmp	r6, #0
    214e:	da03      	bge.n	2158 <_printf_i+0xc8>
    2150:	232d      	movs	r3, #45	; 0x2d
    2152:	4276      	negs	r6, r6
    2154:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    2158:	230a      	movs	r3, #10
    215a:	485e      	ldr	r0, [pc, #376]	; (22d4 <_printf_i+0x244>)
    215c:	e019      	b.n	2192 <_printf_i+0x102>
    215e:	680e      	ldr	r6, [r1, #0]
    2160:	f010 0f40 	tst.w	r0, #64	; 0x40
    2164:	602b      	str	r3, [r5, #0]
    2166:	bf18      	it	ne
    2168:	b236      	sxthne	r6, r6
    216a:	e7ef      	b.n	214c <_printf_i+0xbc>
    216c:	682b      	ldr	r3, [r5, #0]
    216e:	6820      	ldr	r0, [r4, #0]
    2170:	1d19      	adds	r1, r3, #4
    2172:	6029      	str	r1, [r5, #0]
    2174:	0601      	lsls	r1, r0, #24
    2176:	d501      	bpl.n	217c <_printf_i+0xec>
    2178:	681e      	ldr	r6, [r3, #0]
    217a:	e002      	b.n	2182 <_printf_i+0xf2>
    217c:	0646      	lsls	r6, r0, #25
    217e:	d5fb      	bpl.n	2178 <_printf_i+0xe8>
    2180:	881e      	ldrh	r6, [r3, #0]
    2182:	2f6f      	cmp	r7, #111	; 0x6f
    2184:	bf0c      	ite	eq
    2186:	2308      	moveq	r3, #8
    2188:	230a      	movne	r3, #10
    218a:	4852      	ldr	r0, [pc, #328]	; (22d4 <_printf_i+0x244>)
    218c:	2100      	movs	r1, #0
    218e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    2192:	6865      	ldr	r5, [r4, #4]
    2194:	2d00      	cmp	r5, #0
    2196:	bfa8      	it	ge
    2198:	6821      	ldrge	r1, [r4, #0]
    219a:	60a5      	str	r5, [r4, #8]
    219c:	bfa4      	itt	ge
    219e:	f021 0104 	bicge.w	r1, r1, #4
    21a2:	6021      	strge	r1, [r4, #0]
    21a4:	b90e      	cbnz	r6, 21aa <_printf_i+0x11a>
    21a6:	2d00      	cmp	r5, #0
    21a8:	d04d      	beq.n	2246 <_printf_i+0x1b6>
    21aa:	4615      	mov	r5, r2
    21ac:	fbb6 f1f3 	udiv	r1, r6, r3
    21b0:	fb03 6711 	mls	r7, r3, r1, r6
    21b4:	5dc7      	ldrb	r7, [r0, r7]
    21b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
    21ba:	4637      	mov	r7, r6
    21bc:	42bb      	cmp	r3, r7
    21be:	460e      	mov	r6, r1
    21c0:	d9f4      	bls.n	21ac <_printf_i+0x11c>
    21c2:	2b08      	cmp	r3, #8
    21c4:	d10b      	bne.n	21de <_printf_i+0x14e>
    21c6:	6823      	ldr	r3, [r4, #0]
    21c8:	07de      	lsls	r6, r3, #31
    21ca:	d508      	bpl.n	21de <_printf_i+0x14e>
    21cc:	6923      	ldr	r3, [r4, #16]
    21ce:	6861      	ldr	r1, [r4, #4]
    21d0:	4299      	cmp	r1, r3
    21d2:	bfde      	ittt	le
    21d4:	2330      	movle	r3, #48	; 0x30
    21d6:	f805 3c01 	strble.w	r3, [r5, #-1]
    21da:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
    21de:	1b52      	subs	r2, r2, r5
    21e0:	6122      	str	r2, [r4, #16]
    21e2:	464b      	mov	r3, r9
    21e4:	4621      	mov	r1, r4
    21e6:	4640      	mov	r0, r8
    21e8:	f8cd a000 	str.w	sl, [sp]
    21ec:	aa03      	add	r2, sp, #12
    21ee:	f7ff fedf 	bl	1fb0 <_printf_common>
    21f2:	3001      	adds	r0, #1
    21f4:	d14c      	bne.n	2290 <_printf_i+0x200>
    21f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    21fa:	b004      	add	sp, #16
    21fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2200:	4834      	ldr	r0, [pc, #208]	; (22d4 <_printf_i+0x244>)
    2202:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
    2206:	6829      	ldr	r1, [r5, #0]
    2208:	6823      	ldr	r3, [r4, #0]
    220a:	f851 6b04 	ldr.w	r6, [r1], #4
    220e:	6029      	str	r1, [r5, #0]
    2210:	061d      	lsls	r5, r3, #24
    2212:	d514      	bpl.n	223e <_printf_i+0x1ae>
    2214:	07df      	lsls	r7, r3, #31
    2216:	bf44      	itt	mi
    2218:	f043 0320 	orrmi.w	r3, r3, #32
    221c:	6023      	strmi	r3, [r4, #0]
    221e:	b91e      	cbnz	r6, 2228 <_printf_i+0x198>
    2220:	6823      	ldr	r3, [r4, #0]
    2222:	f023 0320 	bic.w	r3, r3, #32
    2226:	6023      	str	r3, [r4, #0]
    2228:	2310      	movs	r3, #16
    222a:	e7af      	b.n	218c <_printf_i+0xfc>
    222c:	6823      	ldr	r3, [r4, #0]
    222e:	f043 0320 	orr.w	r3, r3, #32
    2232:	6023      	str	r3, [r4, #0]
    2234:	2378      	movs	r3, #120	; 0x78
    2236:	4828      	ldr	r0, [pc, #160]	; (22d8 <_printf_i+0x248>)
    2238:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    223c:	e7e3      	b.n	2206 <_printf_i+0x176>
    223e:	0659      	lsls	r1, r3, #25
    2240:	bf48      	it	mi
    2242:	b2b6      	uxthmi	r6, r6
    2244:	e7e6      	b.n	2214 <_printf_i+0x184>
    2246:	4615      	mov	r5, r2
    2248:	e7bb      	b.n	21c2 <_printf_i+0x132>
    224a:	682b      	ldr	r3, [r5, #0]
    224c:	6826      	ldr	r6, [r4, #0]
    224e:	1d18      	adds	r0, r3, #4
    2250:	6961      	ldr	r1, [r4, #20]
    2252:	6028      	str	r0, [r5, #0]
    2254:	0635      	lsls	r5, r6, #24
    2256:	681b      	ldr	r3, [r3, #0]
    2258:	d501      	bpl.n	225e <_printf_i+0x1ce>
    225a:	6019      	str	r1, [r3, #0]
    225c:	e002      	b.n	2264 <_printf_i+0x1d4>
    225e:	0670      	lsls	r0, r6, #25
    2260:	d5fb      	bpl.n	225a <_printf_i+0x1ca>
    2262:	8019      	strh	r1, [r3, #0]
    2264:	2300      	movs	r3, #0
    2266:	4615      	mov	r5, r2
    2268:	6123      	str	r3, [r4, #16]
    226a:	e7ba      	b.n	21e2 <_printf_i+0x152>
    226c:	682b      	ldr	r3, [r5, #0]
    226e:	2100      	movs	r1, #0
    2270:	1d1a      	adds	r2, r3, #4
    2272:	602a      	str	r2, [r5, #0]
    2274:	681d      	ldr	r5, [r3, #0]
    2276:	6862      	ldr	r2, [r4, #4]
    2278:	4628      	mov	r0, r5
    227a:	f000 f8d9 	bl	2430 <memchr>
    227e:	b108      	cbz	r0, 2284 <_printf_i+0x1f4>
    2280:	1b40      	subs	r0, r0, r5
    2282:	6060      	str	r0, [r4, #4]
    2284:	6863      	ldr	r3, [r4, #4]
    2286:	6123      	str	r3, [r4, #16]
    2288:	2300      	movs	r3, #0
    228a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    228e:	e7a8      	b.n	21e2 <_printf_i+0x152>
    2290:	462a      	mov	r2, r5
    2292:	4649      	mov	r1, r9
    2294:	4640      	mov	r0, r8
    2296:	6923      	ldr	r3, [r4, #16]
    2298:	47d0      	blx	sl
    229a:	3001      	adds	r0, #1
    229c:	d0ab      	beq.n	21f6 <_printf_i+0x166>
    229e:	6823      	ldr	r3, [r4, #0]
    22a0:	079b      	lsls	r3, r3, #30
    22a2:	d413      	bmi.n	22cc <_printf_i+0x23c>
    22a4:	68e0      	ldr	r0, [r4, #12]
    22a6:	9b03      	ldr	r3, [sp, #12]
    22a8:	4298      	cmp	r0, r3
    22aa:	bfb8      	it	lt
    22ac:	4618      	movlt	r0, r3
    22ae:	e7a4      	b.n	21fa <_printf_i+0x16a>
    22b0:	2301      	movs	r3, #1
    22b2:	4632      	mov	r2, r6
    22b4:	4649      	mov	r1, r9
    22b6:	4640      	mov	r0, r8
    22b8:	47d0      	blx	sl
    22ba:	3001      	adds	r0, #1
    22bc:	d09b      	beq.n	21f6 <_printf_i+0x166>
    22be:	3501      	adds	r5, #1
    22c0:	68e3      	ldr	r3, [r4, #12]
    22c2:	9903      	ldr	r1, [sp, #12]
    22c4:	1a5b      	subs	r3, r3, r1
    22c6:	42ab      	cmp	r3, r5
    22c8:	dcf2      	bgt.n	22b0 <_printf_i+0x220>
    22ca:	e7eb      	b.n	22a4 <_printf_i+0x214>
    22cc:	2500      	movs	r5, #0
    22ce:	f104 0619 	add.w	r6, r4, #25
    22d2:	e7f5      	b.n	22c0 <_printf_i+0x230>
    22d4:	00002a61 	.word	0x00002a61
    22d8:	00002a72 	.word	0x00002a72

000022dc <_sbrk_r>:
    22dc:	b538      	push	{r3, r4, r5, lr}
    22de:	2300      	movs	r3, #0
    22e0:	4d05      	ldr	r5, [pc, #20]	; (22f8 <_sbrk_r+0x1c>)
    22e2:	4604      	mov	r4, r0
    22e4:	4608      	mov	r0, r1
    22e6:	602b      	str	r3, [r5, #0]
    22e8:	f000 f8f6 	bl	24d8 <_sbrk>
    22ec:	1c43      	adds	r3, r0, #1
    22ee:	d102      	bne.n	22f6 <_sbrk_r+0x1a>
    22f0:	682b      	ldr	r3, [r5, #0]
    22f2:	b103      	cbz	r3, 22f6 <_sbrk_r+0x1a>
    22f4:	6023      	str	r3, [r4, #0]
    22f6:	bd38      	pop	{r3, r4, r5, pc}
    22f8:	2000008c 	.word	0x2000008c

000022fc <__sread>:
    22fc:	b510      	push	{r4, lr}
    22fe:	460c      	mov	r4, r1
    2300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2304:	f000 f8ae 	bl	2464 <_read_r>
    2308:	2800      	cmp	r0, #0
    230a:	bfab      	itete	ge
    230c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    230e:	89a3      	ldrhlt	r3, [r4, #12]
    2310:	181b      	addge	r3, r3, r0
    2312:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    2316:	bfac      	ite	ge
    2318:	6563      	strge	r3, [r4, #84]	; 0x54
    231a:	81a3      	strhlt	r3, [r4, #12]
    231c:	bd10      	pop	{r4, pc}

0000231e <__swrite>:
    231e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2322:	461f      	mov	r7, r3
    2324:	898b      	ldrh	r3, [r1, #12]
    2326:	4605      	mov	r5, r0
    2328:	05db      	lsls	r3, r3, #23
    232a:	460c      	mov	r4, r1
    232c:	4616      	mov	r6, r2
    232e:	d505      	bpl.n	233c <__swrite+0x1e>
    2330:	2302      	movs	r3, #2
    2332:	2200      	movs	r2, #0
    2334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2338:	f000 f868 	bl	240c <_lseek_r>
    233c:	89a3      	ldrh	r3, [r4, #12]
    233e:	4632      	mov	r2, r6
    2340:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    2344:	81a3      	strh	r3, [r4, #12]
    2346:	4628      	mov	r0, r5
    2348:	463b      	mov	r3, r7
    234a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    234e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    2352:	f000 b817 	b.w	2384 <_write_r>

00002356 <__sseek>:
    2356:	b510      	push	{r4, lr}
    2358:	460c      	mov	r4, r1
    235a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    235e:	f000 f855 	bl	240c <_lseek_r>
    2362:	1c43      	adds	r3, r0, #1
    2364:	89a3      	ldrh	r3, [r4, #12]
    2366:	bf15      	itete	ne
    2368:	6560      	strne	r0, [r4, #84]	; 0x54
    236a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    236e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    2372:	81a3      	strheq	r3, [r4, #12]
    2374:	bf18      	it	ne
    2376:	81a3      	strhne	r3, [r4, #12]
    2378:	bd10      	pop	{r4, pc}

0000237a <__sclose>:
    237a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    237e:	f000 b813 	b.w	23a8 <_close_r>
	...

00002384 <_write_r>:
    2384:	b538      	push	{r3, r4, r5, lr}
    2386:	4604      	mov	r4, r0
    2388:	4608      	mov	r0, r1
    238a:	4611      	mov	r1, r2
    238c:	2200      	movs	r2, #0
    238e:	4d05      	ldr	r5, [pc, #20]	; (23a4 <_write_r+0x20>)
    2390:	602a      	str	r2, [r5, #0]
    2392:	461a      	mov	r2, r3
    2394:	f7fe fb14 	bl	9c0 <_write>
    2398:	1c43      	adds	r3, r0, #1
    239a:	d102      	bne.n	23a2 <_write_r+0x1e>
    239c:	682b      	ldr	r3, [r5, #0]
    239e:	b103      	cbz	r3, 23a2 <_write_r+0x1e>
    23a0:	6023      	str	r3, [r4, #0]
    23a2:	bd38      	pop	{r3, r4, r5, pc}
    23a4:	2000008c 	.word	0x2000008c

000023a8 <_close_r>:
    23a8:	b538      	push	{r3, r4, r5, lr}
    23aa:	2300      	movs	r3, #0
    23ac:	4d05      	ldr	r5, [pc, #20]	; (23c4 <_close_r+0x1c>)
    23ae:	4604      	mov	r4, r0
    23b0:	4608      	mov	r0, r1
    23b2:	602b      	str	r3, [r5, #0]
    23b4:	f000 f868 	bl	2488 <_close>
    23b8:	1c43      	adds	r3, r0, #1
    23ba:	d102      	bne.n	23c2 <_close_r+0x1a>
    23bc:	682b      	ldr	r3, [r5, #0]
    23be:	b103      	cbz	r3, 23c2 <_close_r+0x1a>
    23c0:	6023      	str	r3, [r4, #0]
    23c2:	bd38      	pop	{r3, r4, r5, pc}
    23c4:	2000008c 	.word	0x2000008c

000023c8 <_fstat_r>:
    23c8:	b538      	push	{r3, r4, r5, lr}
    23ca:	2300      	movs	r3, #0
    23cc:	4d06      	ldr	r5, [pc, #24]	; (23e8 <_fstat_r+0x20>)
    23ce:	4604      	mov	r4, r0
    23d0:	4608      	mov	r0, r1
    23d2:	4611      	mov	r1, r2
    23d4:	602b      	str	r3, [r5, #0]
    23d6:	f000 f85f 	bl	2498 <_fstat>
    23da:	1c43      	adds	r3, r0, #1
    23dc:	d102      	bne.n	23e4 <_fstat_r+0x1c>
    23de:	682b      	ldr	r3, [r5, #0]
    23e0:	b103      	cbz	r3, 23e4 <_fstat_r+0x1c>
    23e2:	6023      	str	r3, [r4, #0]
    23e4:	bd38      	pop	{r3, r4, r5, pc}
    23e6:	bf00      	nop
    23e8:	2000008c 	.word	0x2000008c

000023ec <_isatty_r>:
    23ec:	b538      	push	{r3, r4, r5, lr}
    23ee:	2300      	movs	r3, #0
    23f0:	4d05      	ldr	r5, [pc, #20]	; (2408 <_isatty_r+0x1c>)
    23f2:	4604      	mov	r4, r0
    23f4:	4608      	mov	r0, r1
    23f6:	602b      	str	r3, [r5, #0]
    23f8:	f000 f856 	bl	24a8 <_isatty>
    23fc:	1c43      	adds	r3, r0, #1
    23fe:	d102      	bne.n	2406 <_isatty_r+0x1a>
    2400:	682b      	ldr	r3, [r5, #0]
    2402:	b103      	cbz	r3, 2406 <_isatty_r+0x1a>
    2404:	6023      	str	r3, [r4, #0]
    2406:	bd38      	pop	{r3, r4, r5, pc}
    2408:	2000008c 	.word	0x2000008c

0000240c <_lseek_r>:
    240c:	b538      	push	{r3, r4, r5, lr}
    240e:	4604      	mov	r4, r0
    2410:	4608      	mov	r0, r1
    2412:	4611      	mov	r1, r2
    2414:	2200      	movs	r2, #0
    2416:	4d05      	ldr	r5, [pc, #20]	; (242c <_lseek_r+0x20>)
    2418:	602a      	str	r2, [r5, #0]
    241a:	461a      	mov	r2, r3
    241c:	f000 f84c 	bl	24b8 <_lseek>
    2420:	1c43      	adds	r3, r0, #1
    2422:	d102      	bne.n	242a <_lseek_r+0x1e>
    2424:	682b      	ldr	r3, [r5, #0]
    2426:	b103      	cbz	r3, 242a <_lseek_r+0x1e>
    2428:	6023      	str	r3, [r4, #0]
    242a:	bd38      	pop	{r3, r4, r5, pc}
    242c:	2000008c 	.word	0x2000008c

00002430 <memchr>:
    2430:	4603      	mov	r3, r0
    2432:	b510      	push	{r4, lr}
    2434:	b2c9      	uxtb	r1, r1
    2436:	4402      	add	r2, r0
    2438:	4293      	cmp	r3, r2
    243a:	4618      	mov	r0, r3
    243c:	d101      	bne.n	2442 <memchr+0x12>
    243e:	2000      	movs	r0, #0
    2440:	e003      	b.n	244a <memchr+0x1a>
    2442:	7804      	ldrb	r4, [r0, #0]
    2444:	3301      	adds	r3, #1
    2446:	428c      	cmp	r4, r1
    2448:	d1f6      	bne.n	2438 <memchr+0x8>
    244a:	bd10      	pop	{r4, pc}

0000244c <__malloc_lock>:
    244c:	4801      	ldr	r0, [pc, #4]	; (2454 <__malloc_lock+0x8>)
    244e:	f7ff bb13 	b.w	1a78 <__retarget_lock_acquire_recursive>
    2452:	bf00      	nop
    2454:	20000080 	.word	0x20000080

00002458 <__malloc_unlock>:
    2458:	4801      	ldr	r0, [pc, #4]	; (2460 <__malloc_unlock+0x8>)
    245a:	f7ff bb0e 	b.w	1a7a <__retarget_lock_release_recursive>
    245e:	bf00      	nop
    2460:	20000080 	.word	0x20000080

00002464 <_read_r>:
    2464:	b538      	push	{r3, r4, r5, lr}
    2466:	4604      	mov	r4, r0
    2468:	4608      	mov	r0, r1
    246a:	4611      	mov	r1, r2
    246c:	2200      	movs	r2, #0
    246e:	4d05      	ldr	r5, [pc, #20]	; (2484 <_read_r+0x20>)
    2470:	602a      	str	r2, [r5, #0]
    2472:	461a      	mov	r2, r3
    2474:	f000 f828 	bl	24c8 <_read>
    2478:	1c43      	adds	r3, r0, #1
    247a:	d102      	bne.n	2482 <_read_r+0x1e>
    247c:	682b      	ldr	r3, [r5, #0]
    247e:	b103      	cbz	r3, 2482 <_read_r+0x1e>
    2480:	6023      	str	r3, [r4, #0]
    2482:	bd38      	pop	{r3, r4, r5, pc}
    2484:	2000008c 	.word	0x2000008c

00002488 <_close>:
    2488:	2258      	movs	r2, #88	; 0x58
    248a:	4b02      	ldr	r3, [pc, #8]	; (2494 <_close+0xc>)
    248c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2490:	601a      	str	r2, [r3, #0]
    2492:	4770      	bx	lr
    2494:	2000008c 	.word	0x2000008c

00002498 <_fstat>:
    2498:	2258      	movs	r2, #88	; 0x58
    249a:	4b02      	ldr	r3, [pc, #8]	; (24a4 <_fstat+0xc>)
    249c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    24a0:	601a      	str	r2, [r3, #0]
    24a2:	4770      	bx	lr
    24a4:	2000008c 	.word	0x2000008c

000024a8 <_isatty>:
    24a8:	2258      	movs	r2, #88	; 0x58
    24aa:	4b02      	ldr	r3, [pc, #8]	; (24b4 <_isatty+0xc>)
    24ac:	2000      	movs	r0, #0
    24ae:	601a      	str	r2, [r3, #0]
    24b0:	4770      	bx	lr
    24b2:	bf00      	nop
    24b4:	2000008c 	.word	0x2000008c

000024b8 <_lseek>:
    24b8:	2258      	movs	r2, #88	; 0x58
    24ba:	4b02      	ldr	r3, [pc, #8]	; (24c4 <_lseek+0xc>)
    24bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    24c0:	601a      	str	r2, [r3, #0]
    24c2:	4770      	bx	lr
    24c4:	2000008c 	.word	0x2000008c

000024c8 <_read>:
    24c8:	2258      	movs	r2, #88	; 0x58
    24ca:	4b02      	ldr	r3, [pc, #8]	; (24d4 <_read+0xc>)
    24cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    24d0:	601a      	str	r2, [r3, #0]
    24d2:	4770      	bx	lr
    24d4:	2000008c 	.word	0x2000008c

000024d8 <_sbrk>:
    24d8:	4a04      	ldr	r2, [pc, #16]	; (24ec <_sbrk+0x14>)
    24da:	4905      	ldr	r1, [pc, #20]	; (24f0 <_sbrk+0x18>)
    24dc:	6813      	ldr	r3, [r2, #0]
    24de:	2b00      	cmp	r3, #0
    24e0:	bf08      	it	eq
    24e2:	460b      	moveq	r3, r1
    24e4:	4418      	add	r0, r3
    24e6:	6010      	str	r0, [r2, #0]
    24e8:	4618      	mov	r0, r3
    24ea:	4770      	bx	lr
    24ec:	20000090 	.word	0x20000090
    24f0:	20000098 	.word	0x20000098

000024f4 <_exit>:
    24f4:	e7fe      	b.n	24f4 <_exit>
    24f6:	bf00      	nop

000024f8 <_init>:
    24f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24fa:	bf00      	nop

000024fc <_fini>:
    24fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    24fe:	bf00      	nop
    2500:	6174530a 	.word	0x6174530a
    2504:	31206567 	.word	0x31206567
    2508:	52415520 	.word	0x52415520
    250c:	6e492054 	.word	0x6e492054
    2510:	61697469 	.word	0x61697469
    2514:	617a696c 	.word	0x617a696c
    2518:	6e6f6974 	.word	0x6e6f6974
    251c:	0000000a 	.word	0x0000000a
    2520:	54524155 	.word	0x54524155
    2524:	6e492032 	.word	0x6e492032
    2528:	61697469 	.word	0x61697469
    252c:	6573696c 	.word	0x6573696c
    2530:	75532064 	.word	0x75532064
    2534:	73656363 	.word	0x73656363
    2538:	6c756673 	.word	0x6c756673
    253c:	2820796c 	.word	0x2820796c
    2540:	64756142 	.word	0x64756142
    2544:	76694420 	.word	0x76694420
    2548:	72656469 	.word	0x72656469
    254c:	3a666f20 	.word	0x3a666f20
    2550:	29642520 	.word	0x29642520
    2554:	0000000a 	.word	0x0000000a
    2558:	54524155 	.word	0x54524155
    255c:	6e492032 	.word	0x6e492032
    2560:	61697469 	.word	0x61697469
    2564:	617a696c 	.word	0x617a696c
    2568:	6e6f6974 	.word	0x6e6f6974
    256c:	69614620 	.word	0x69614620
    2570:	0a64656c 	.word	0x0a64656c
    2574:	00000000 	.word	0x00000000
    2578:	54524155 	.word	0x54524155
    257c:	6e492033 	.word	0x6e492033
    2580:	61697469 	.word	0x61697469
    2584:	6573696c 	.word	0x6573696c
    2588:	75532064 	.word	0x75532064
    258c:	73656363 	.word	0x73656363
    2590:	6c756673 	.word	0x6c756673
    2594:	2820796c 	.word	0x2820796c
    2598:	64756142 	.word	0x64756142
    259c:	76694420 	.word	0x76694420
    25a0:	72656469 	.word	0x72656469
    25a4:	3a666f20 	.word	0x3a666f20
    25a8:	29642520 	.word	0x29642520
    25ac:	0000000a 	.word	0x0000000a
    25b0:	54524155 	.word	0x54524155
    25b4:	6e492033 	.word	0x6e492033
    25b8:	61697469 	.word	0x61697469
    25bc:	617a696c 	.word	0x617a696c
    25c0:	6e6f6974 	.word	0x6e6f6974
    25c4:	69614620 	.word	0x69614620
    25c8:	0a64656c 	.word	0x0a64656c
    25cc:	00000000 	.word	0x00000000
    25d0:	6174530a 	.word	0x6174530a
    25d4:	32206567 	.word	0x32206567
    25d8:	6d695320 	.word	0x6d695320
    25dc:	20656c70 	.word	0x20656c70
    25e0:	6e617254 	.word	0x6e617254
    25e4:	73696d73 	.word	0x73696d73
    25e8:	6e6f6973 	.word	0x6e6f6973
    25ec:	54202d20 	.word	0x54202d20
    25f0:	6e612058 	.word	0x6e612058
    25f4:	58522064 	.word	0x58522064
    25f8:	73655420 	.word	0x73655420
    25fc:	00000a74 	.word	0x00000a74
    2600:	42205854 	.word	0x42205854
    2604:	65666675 	.word	0x65666675
    2608:	75462072 	.word	0x75462072
    260c:	2e206c6c 	.word	0x2e206c6c
    2610:	65722e2e 	.word	0x65722e2e
    2614:	72617473 	.word	0x72617473
    2618:	676e6974 	.word	0x676e6974
    261c:	61727420 	.word	0x61727420
    2620:	696d736e 	.word	0x696d736e
    2624:	6f697373 	.word	0x6f697373
    2628:	0000006e 	.word	0x0000006e
    262c:	54202a2a 	.word	0x54202a2a
    2630:	20545345 	.word	0x20545345
    2634:	4c494146 	.word	0x4c494146
    2638:	2a204445 	.word	0x2a204445
    263c:	45202c2a 	.word	0x45202c2a
    2640:	726f7272 	.word	0x726f7272
    2644:	646f4320 	.word	0x646f4320
    2648:	28203a65 	.word	0x28203a65
    264c:	78257830 	.word	0x78257830
    2650:	00000029 	.word	0x00000029
    2654:	42205852 	.word	0x42205852
    2658:	65666675 	.word	0x65666675
    265c:	75462072 	.word	0x75462072
    2660:	2e206c6c 	.word	0x2e206c6c
    2664:	65722e2e 	.word	0x65722e2e
    2668:	76696563 	.word	0x76696563
    266c:	20676e69 	.word	0x20676e69
    2670:	61746164 	.word	0x61746164
    2674:	202e2e2e 	.word	0x202e2e2e
    2678:	000a6325 	.word	0x000a6325
    267c:	6168430a 	.word	0x6168430a
    2680:	74636172 	.word	0x74636172
    2684:	20737265 	.word	0x20737265
    2688:	65636572 	.word	0x65636572
    268c:	64657669 	.word	0x64657669
    2690:	7325203a 	.word	0x7325203a
    2694:	0000000a 	.word	0x0000000a
    2698:	54202a2a 	.word	0x54202a2a
    269c:	20545345 	.word	0x20545345
    26a0:	4c494146 	.word	0x4c494146
    26a4:	2a204445 	.word	0x2a204445
    26a8:	45202c2a 	.word	0x45202c2a
    26ac:	726f7272 	.word	0x726f7272
    26b0:	53203a20 	.word	0x53203a20
    26b4:	6e697274 	.word	0x6e697274
    26b8:	44207367 	.word	0x44207367
    26bc:	6f4e204f 	.word	0x6f4e204f
    26c0:	614d2074 	.word	0x614d2074
    26c4:	21686374 	.word	0x21686374
    26c8:	00000000 	.word	0x00000000
    26cc:	6c6c6568 	.word	0x6c6c6568
    26d0:	6f77206f 	.word	0x6f77206f
    26d4:	00646c72 	.word	0x00646c72
    26d8:	6174530a 	.word	0x6174530a
    26dc:	33206567 	.word	0x33206567
    26e0:	6c6f5020 	.word	0x6c6f5020
    26e4:	676e696c 	.word	0x676e696c
    26e8:	00000000 	.word	0x00000000
    26ec:	53202d0a 	.word	0x53202d0a
    26f0:	65676174 	.word	0x65676174
    26f4:	20613320 	.word	0x20613320
    26f8:	7265764f 	.word	0x7265764f
    26fc:	206e7572 	.word	0x206e7572
    2700:	6c6c6f50 	.word	0x6c6c6f50
    2704:	0a676e69 	.word	0x0a676e69
    2708:	00000000 	.word	0x00000000
    270c:	42205854 	.word	0x42205854
    2710:	65666675 	.word	0x65666675
    2714:	764f2072 	.word	0x764f2072
    2718:	75727265 	.word	0x75727265
    271c:	634f206e 	.word	0x634f206e
    2720:	72727563 	.word	0x72727563
    2724:	00006465 	.word	0x00006465
    2728:	42205852 	.word	0x42205852
    272c:	65666675 	.word	0x65666675
    2730:	764f2072 	.word	0x764f2072
    2734:	75727265 	.word	0x75727265
    2738:	634f206e 	.word	0x634f206e
    273c:	72727563 	.word	0x72727563
    2740:	00006465 	.word	0x00006465
    2744:	53202d0a 	.word	0x53202d0a
    2748:	65676174 	.word	0x65676174
    274c:	20623320 	.word	0x20623320
    2750:	26205854 	.word	0x26205854
    2754:	20585220 	.word	0x20585220
    2758:	20515249 	.word	0x20515249
    275c:	6c6c6f50 	.word	0x6c6c6f50
    2760:	0a676e69 	.word	0x0a676e69
    2764:	00000000 	.word	0x00000000
    2768:	49205854 	.word	0x49205854
    276c:	53205152 	.word	0x53205152
    2770:	75746174 	.word	0x75746174
    2774:	25203a73 	.word	0x25203a73
    2778:	00000a64 	.word	0x00000a64
    277c:	49205852 	.word	0x49205852
    2780:	53205152 	.word	0x53205152
    2784:	75746174 	.word	0x75746174
    2788:	25203a73 	.word	0x25203a73
    278c:	00000a64 	.word	0x00000a64
    2790:	54202a2a 	.word	0x54202a2a
    2794:	20545345 	.word	0x20545345
    2798:	4c494146 	.word	0x4c494146
    279c:	2a204445 	.word	0x2a204445
    27a0:	50202c2a 	.word	0x50202c2a
    27a4:	696c6c6f 	.word	0x696c6c6f
    27a8:	5420676e 	.word	0x5420676e
    27ac:	20747365 	.word	0x20747365
    27b0:	6f727245 	.word	0x6f727245
    27b4:	6f432072 	.word	0x6f432072
    27b8:	203a6564 	.word	0x203a6564
    27bc:	25783028 	.word	0x25783028
    27c0:	00002978 	.word	0x00002978
    27c4:	6c6c6f50 	.word	0x6c6c6f50
    27c8:	20676e69 	.word	0x20676e69
    27cc:	74736554 	.word	0x74736554
    27d0:	73615020 	.word	0x73615020
    27d4:	00646573 	.word	0x00646573
    27d8:	6174530a 	.word	0x6174530a
    27dc:	34206567 	.word	0x34206567
    27e0:	51524920 	.word	0x51524920
    27e4:	0000000a 	.word	0x0000000a
    27e8:	7453202d 	.word	0x7453202d
    27ec:	20656761 	.word	0x20656761
    27f0:	4f206134 	.word	0x4f206134
    27f4:	72726576 	.word	0x72726576
    27f8:	49206e75 	.word	0x49206e75
    27fc:	000a5152 	.word	0x000a5152
    2800:	54524155 	.word	0x54524155
    2804:	20585420 	.word	0x20585420
    2808:	7265764f 	.word	0x7265764f
    280c:	206e7572 	.word	0x206e7572
    2810:	00515249 	.word	0x00515249
    2814:	54524155 	.word	0x54524155
    2818:	20585220 	.word	0x20585220
    281c:	7265764f 	.word	0x7265764f
    2820:	206e7572 	.word	0x206e7572
    2824:	00515249 	.word	0x00515249
    2828:	54202a2a 	.word	0x54202a2a
    282c:	20545345 	.word	0x20545345
    2830:	4c494146 	.word	0x4c494146
    2834:	2a204445 	.word	0x2a204445
    2838:	4155202a 	.word	0x4155202a
    283c:	52205452 	.word	0x52205452
    2840:	764f2058 	.word	0x764f2058
    2844:	75727265 	.word	0x75727265
    2848:	7245206e 	.word	0x7245206e
    284c:	2c726f72 	.word	0x2c726f72
    2850:	72724520 	.word	0x72724520
    2854:	4320726f 	.word	0x4320726f
    2858:	3a65646f 	.word	0x3a65646f
    285c:	78302820 	.word	0x78302820
    2860:	00297825 	.word	0x00297825
    2864:	54524155 	.word	0x54524155
    2868:	20585220 	.word	0x20585220
    286c:	7265764f 	.word	0x7265764f
    2870:	206e7572 	.word	0x206e7572
    2874:	73736150 	.word	0x73736150
    2878:	00006465 	.word	0x00006465
    287c:	53202d0a 	.word	0x53202d0a
    2880:	65676174 	.word	0x65676174
    2884:	20623420 	.word	0x20623420
    2888:	522f5854 	.word	0x522f5854
    288c:	52492058 	.word	0x52492058
    2890:	00000a51 	.word	0x00000a51
    2894:	54524155 	.word	0x54524155
    2898:	20585420 	.word	0x20585420
    289c:	20515249 	.word	0x20515249
    28a0:	2e2e2e2e 	.word	0x2e2e2e2e
    28a4:	61746164 	.word	0x61746164
    28a8:	6e657320 	.word	0x6e657320
    28ac:	00000074 	.word	0x00000074
    28b0:	54524155 	.word	0x54524155
    28b4:	20585220 	.word	0x20585220
    28b8:	20515249 	.word	0x20515249
    28bc:	2e2e2e2e 	.word	0x2e2e2e2e
    28c0:	61746164 	.word	0x61746164
    28c4:	63657220 	.word	0x63657220
    28c8:	65766965 	.word	0x65766965
    28cc:	2e2e2e64 	.word	0x2e2e2e64
    28d0:	0000202e 	.word	0x0000202e
    28d4:	7274530a 	.word	0x7274530a
    28d8:	20676e69 	.word	0x20676e69
    28dc:	65636572 	.word	0x65636572
    28e0:	64657669 	.word	0x64657669
    28e4:	7325203a 	.word	0x7325203a
    28e8:	00000a0a 	.word	0x00000a0a
    28ec:	54202a2a 	.word	0x54202a2a
    28f0:	20545345 	.word	0x20545345
    28f4:	4c494146 	.word	0x4c494146
    28f8:	2a204445 	.word	0x2a204445
    28fc:	7453202a 	.word	0x7453202a
    2900:	676e6972 	.word	0x676e6972
    2904:	6f442073 	.word	0x6f442073
    2908:	746f4e20 	.word	0x746f4e20
    290c:	74614d20 	.word	0x74614d20
    2910:	00216863 	.word	0x00216863
    2914:	726f430a 	.word	0x726f430a
    2918:	2d786574 	.word	0x2d786574
    291c:	4420334d 	.word	0x4420334d
    2920:	67697365 	.word	0x67697365
    2924:	6174536e 	.word	0x6174536e
    2928:	2d207472 	.word	0x2d207472
    292c:	52415520 	.word	0x52415520
    2930:	72442054 	.word	0x72442054
    2934:	72657669 	.word	0x72657669
    2938:	73655420 	.word	0x73655420
    293c:	202d2074 	.word	0x202d2074
    2940:	69766572 	.word	0x69766572
    2944:	6e6f6973 	.word	0x6e6f6973
    2948:	65522420 	.word	0x65522420
    294c:	69736976 	.word	0x69736976
    2950:	203a6e6f 	.word	0x203a6e6f
    2954:	34323432 	.word	0x34323432
    2958:	24203438 	.word	0x24203438
    295c:	0000000a 	.word	0x0000000a
    2960:	54202a2a 	.word	0x54202a2a
    2964:	20545345 	.word	0x20545345
    2968:	50494b53 	.word	0x50494b53
    296c:	20444550 	.word	0x20444550
    2970:	55202a2a 	.word	0x55202a2a
    2974:	20545241 	.word	0x20545241
    2978:	202f2032 	.word	0x202f2032
    297c:	54524155 	.word	0x54524155
    2980:	2f203320 	.word	0x2f203320
    2984:	49504720 	.word	0x49504720
    2988:	2030204f 	.word	0x2030204f
    298c:	5047202f 	.word	0x5047202f
    2990:	31204f49 	.word	0x31204f49
    2994:	746f6e20 	.word	0x746f6e20
    2998:	61766120 	.word	0x61766120
    299c:	62616c69 	.word	0x62616c69
    29a0:	0000656c 	.word	0x0000656c
    29a4:	54202a2a 	.word	0x54202a2a
    29a8:	20545345 	.word	0x20545345
    29ac:	53534150 	.word	0x53534150
    29b0:	2a204445 	.word	0x2a204445
    29b4:	00000a2a 	.word	0x00000a2a
    29b8:	54202a2a 	.word	0x54202a2a
    29bc:	20545345 	.word	0x20545345
    29c0:	4c494146 	.word	0x4c494146
    29c4:	2a204445 	.word	0x2a204445
    29c8:	45202c2a 	.word	0x45202c2a
    29cc:	726f7272 	.word	0x726f7272
    29d0:	646f6320 	.word	0x646f6320
    29d4:	28203a65 	.word	0x28203a65
    29d8:	78257830 	.word	0x78257830
    29dc:	00000a29 	.word	0x00000a29
	...

000029ec <_global_impure_ptr>:
    29ec:	20000008                                ... 

000029f0 <__sf_fake_stderr>:
	...

00002a10 <__sf_fake_stdin>:
	...

00002a30 <__sf_fake_stdout>:
	...
    2a50:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    2a60:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    2a70:	31300046 35343332 39383736 64636261     F.0123456789abcd
    2a80:	                                         ef.
