{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669290820155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669290820155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 14:53:40 2024 " "Processing started: Thu Nov 24 14:53:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669290820155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290820155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_2s -c lab_2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_2s -c lab_2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290820155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669290820548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669290820548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_2s_tb " "Found entity 1: lab_2s_tb" {  } { { "lab_2s_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/lab_2s_tb.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829685 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_tb " "Found entity 1: MUX_tb" {  } { { "MUX/MUX_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/MUX/MUX_tb.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829685 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM/FSM_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/FSM/FSM_tb.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829685 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829685 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX/MUX.sv " "Entity \"MUX\" obtained from \"MUX/MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX/MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/MUX/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1669290829693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX/MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/MUX/MUX.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829693 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(16) " "Verilog HDL information at FSM.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "FSM/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/FSM/FSM.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM/FSM.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/FSM/FSM.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829695 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cnt_div.sv(17) " "Verilog HDL information at cnt_div.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "../lab_1s/cnt_div/cnt_div.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_1s/cnt_div/cnt_div.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/verilog_sv/lab_1s/cnt_div/cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/verilog_sv/lab_1s/cnt_div/cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "../lab_1s/cnt_div/cnt_div.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_1s/cnt_div/cnt_div.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829695 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/verilog_sv/lab_1s/rst_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/verilog_sv/lab_1s/rst_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_reg " "Found entity 1: rst_reg" {  } { { "../lab_1s/rst_reg.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_1s/rst_reg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829695 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_2s " "Found entity 1: lab_2s" {  } { { "lab_2s.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/lab_2s.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829695 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829703 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/dig_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829705 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_rg.sv(13) " "Verilog HDL information at d_rg.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "d_rg.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/d_rg.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669290829705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/d_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829705 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/b2ss.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829705 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669290829705 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290829705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_2s " "Elaborating entity \"lab_2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669290829746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:ss_cntr " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:ss_cntr\"" {  } { { "lab_2s.sv" "ss_cntr" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/lab_2s.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_reg ss_cntr:ss_cntr\|rst_reg:reset_rg " "Elaborating entity \"rst_reg\" for hierarchy \"ss_cntr:ss_cntr\|rst_reg:reset_rg\"" {  } { { "ss_cntr.sv" "reset_rg" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:ss_cntr\|cnt_div:counter_div " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:ss_cntr\|cnt_div:counter_div\"" {  } { { "ss_cntr.sv" "counter_div" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:ss_cntr\|d_rg:data_reg " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:ss_cntr\|d_rg:data_reg\"" {  } { { "ss_cntr.sv" "data_reg" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:ss_cntr\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:ss_cntr\|FSM:fsm\"" {  } { { "ss_cntr.sv" "fsm" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ss_cntr:ss_cntr\|MUX:mux2 " "Elaborating entity \"MUX\" for hierarchy \"ss_cntr:ss_cntr\|MUX:mux2\"" {  } { { "ss_cntr.sv" "mux2" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:ss_cntr\|b2ss:binTo7Seg " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:ss_cntr\|b2ss:binTo7Seg\"" {  } { { "ss_cntr.sv" "binTo7Seg" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829775 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.data_a 0 b2ss.sv(5) " "Net \"seg_arr.data_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669290829775 "|lab_2s|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.waddr_a 0 b2ss.sv(5) " "Net \"seg_arr.waddr_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669290829775 "|lab_2s|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.we_a 0 b2ss.sv(5) " "Net \"seg_arr.we_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1669290829775 "|lab_2s|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:ss_cntr\|ss_rg:seg_reg " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:ss_cntr\|ss_rg:seg_reg\"" {  } { { "ss_cntr.sv" "seg_reg" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:ss_cntr\|dig_rg:dig_reg " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:ss_cntr\|dig_rg:dig_reg\"" {  } { { "ss_cntr.sv" "dig_reg" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/ss_cntr.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290829777 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1669290829952 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1669290829952 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:ss_cntr\|b2ss:binTo7Seg\|seg_arr " "RAM logic \"ss_cntr:ss_cntr\|b2ss:binTo7Seg\|seg_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "seg_arr" { Text "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/b2ss.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669290829983 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669290829983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669290830319 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669290830709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/output_files/lab_2s.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/output_files/lab_2s.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290830727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669290830805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669290830805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669290830827 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669290830827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669290830827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669290830827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669290830843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 14:53:50 2024 " "Processing ended: Thu Nov 24 14:53:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669290830843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669290830843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669290830843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669290830843 ""}
