WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2504367 heartbeat IPC: 3.993 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 18 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 20000002 cycles: 5008307 heartbeat IPC: 3.994 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6258836 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6258836 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9174067 heartbeat IPC: 2.401 cumulative IPC: 1.715 (Simulation time: 00 hr 01 min 02 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 16033131 heartbeat IPC: 1.458 cumulative IPC: 1.535 (Simulation time: 00 hr 01 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000000 cycles: 22032247 heartbeat IPC: 1.667 cumulative IPC: 1.585 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 28841832 heartbeat IPC: 1.469 cumulative IPC: 1.55 (Simulation time: 00 hr 02 min 39 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 35591610 heartbeat IPC: 1.482 cumulative IPC: 1.534 (Simulation time: 00 hr 03 min 12 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000000 cycles: 41666391 heartbeat IPC: 1.646 cumulative IPC: 1.553 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 48510745 heartbeat IPC: 1.461 cumulative IPC: 1.538 (Simulation time: 00 hr 04 min 18 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 55139395 heartbeat IPC: 1.509 cumulative IPC: 1.534 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 61334483 heartbeat IPC: 1.614 cumulative IPC: 1.543 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 68179052 heartbeat IPC: 1.461 cumulative IPC: 1.534 (Simulation time: 00 hr 05 min 56 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 64862181 cumulative IPC: 1.542 (Simulation time: 00 hr 06 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 64862181 cumulative IPC: 1.542 (Simulation time: 00 hr 06 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_284.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.542 instructions: 100000000 cycles: 64862181
CPU 0 Branch Prediction Accuracy: 78.48% MPKI: 30.51 Average ROB Occupancy at Mispredict: 9.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 11.7
BRANCH_CONDITIONAL: 18.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00292
BRANCH_RETURN: 0.00014

L1D TOTAL        ACCESS:   20786369 HIT:   18086148 MISS:    2700221
L1D LOAD         ACCESS:   14129397 HIT:   12386696 MISS:    1742701
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6656972 HIT:    5699452 MISS:     957520
L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 1.548 cycles
L1I TOTAL        ACCESS:      27338 HIT:      24555 MISS:       2783
L1I LOAD         ACCESS:      27338 HIT:      24555 MISS:       2783
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 19.62 cycles
L2C TOTAL        ACCESS:     437737 HIT:     207334 MISS:     230403
L2C LOAD         ACCESS:     216523 HIT:     102594 MISS:     113929
L2C RFO          ACCESS:     109458 HIT:       3727 MISS:     105731
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     111756 HIT:     101013 MISS:      10743
L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 19.15 cycles
LLC TOTAL        ACCESS:     327261 HIT:     327261 MISS:          0
LLC LOAD         ACCESS:     113929 HIT:     113929 MISS:          0
LLC RFO          ACCESS:     105731 HIT:     105731 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     107601 HIT:     107601 MISS:          0
LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: -nan cycles
cpu0_DTLB TOTAL        ACCESS:   19043436 HIT:   19020647 MISS:      22789
cpu0_DTLB LOAD         ACCESS:   19043436 HIT:   19020647 MISS:      22789
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0.7626 cycles
cpu0_ITLB TOTAL        ACCESS:      24029 HIT:      23157 MISS:        872
cpu0_ITLB LOAD         ACCESS:      24029 HIT:      23157 MISS:        872
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.494 cycles
cpu0_STLB TOTAL        ACCESS:       5407 HIT:       5407 MISS:          0
cpu0_STLB LOAD         ACCESS:       5407 HIT:       5407 MISS:          0
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
