@ARTICLE{7339689, 
author={R. Muralidhar and I. Lauer and J. Cai and D. J. Frank and P. Oldiges}, 
journal={IEEE Transactions on Electron Devices}, 
title={Toward Ultimate Scaling of MOSFET}, 
year={2016}, 
volume={63}, 
number={1}, 
pages={524-526}, 
keywords={MOSFET;electrostatics;fine-pitch technology;FinFET;MOSFET;electrostatics;gate insulator scaling;planar bulk devices;size 12 nm to 14 nm;size 22 nm;size 30 nm to 40 nm;size 5 nm;size 6 nm;size 7 nm;Capacitance;Doping;Electrostatics;FinFETs;Logic gates;Performance evaluation;FinFETs;planar bulk recessed channel;technology computer-aided design (TCAD);technology computer-aided design (TCAD).}, 
doi={10.1109/TED.2015.2500582}, 
ISSN={0018-9383}, 
month={Jan},}

@ARTICLE{7078860, 
author={D. Yakimets and G. Eneman and P. Schuddinck and T. H. Bao and M. G. Bardon and P. Raghavan and A. Veloso and N. Collaert and A. Mercha and D. Verkest and A. V. Y. Thean and K. De Meyer}, 
journal={IEEE Transactions on Electron Devices}, 
title={Vertical GAAFETs for the Ultimate CMOS Scaling}, 
year={2015}, 
volume={62}, 
number={5}, 
pages={1433-1439}, 
keywords={CMOS analogue integrated circuits;MOSFET;integrated circuit interconnections;oscillators;power consumption;semiconductor device models;CMOS;FinFET;VFET;lateral devices;lateral gate-all-around FET;power consumption;ring oscillator;size 5 nm;vertical GAAFET;Capacitance;Electrodes;FinFETs;Layout;Logic gates;Performance evaluation;Resistance;Design technology cooptimization;FinFET;nanowire (NW);scaling;vertical gate-all-around FET (VFET);vertical gate-all-around FET (VFET).}, 
doi={10.1109/TED.2015.2414924}, 
ISSN={0018-9383}, 
month={May},}

@INPROCEEDINGS{7175588, 
author={S. Mittal and A. S. Shekhawat and U. Ganguly}, 
booktitle={Device Research Conference (DRC), 2015 73rd Annual}, 
title={FinFET scaling rule based On variability considerations}, 
year={2015}, 
pages={127-128}, 
keywords={MOSFET;electrostatics;FinFET;electrostatics;fin width;gate edge roughness;line edge roughness;FinFETs;Thumb}, 
doi={10.1109/DRC.2015.7175588}, 
month={June},}

@INPROCEEDINGS{7153333, 
author={J. Hoentschel and A. Wei}, 
booktitle={Semiconductor Technology International Conference (CSTIC), 2015 China}, 
title={From the present to the future: Scaling of planar VLSI-CMOS devices towards 3D-FinFETs and beyond 10nm CMOS technologies; manufacturing challenges and future technology concepts}, 
year={2015}, 
pages={1-4}, 
keywords={CMOS integrated circuits;MOSFET;VLSI;3D-FinFETs;HKMG;Jan Hoentschel;planar VLSI-CMOS devices;strain engineering;CMOS integrated circuits;CMOS technology;Capacitance;Lithography;Silicon;System-on-chip;3D-FinFET;CMOS scaling;CMOS technology concepts;VLSI technology}, 
doi={10.1109/CSTIC.2015.7153333}, 
ISSN={2158-2297}, 
month={March},}