var struct_r_c_c___periph_c_l_k_init_type_def =
[
    [ "Adc12ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a752c9c2ac133cac0e156bfb124652626", null ],
    [ "I2c1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a554df8ffb13c305a365c1e0ffc071b0d", null ],
    [ "I2c2ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a3ea6471d70d1fbeae5eacf995bde6beb", null ],
    [ "I2c3ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#af6fdfa189c236541a450df2453b24e97", null ],
    [ "I2sClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#af9daac16c85d39bc2da62faa266bc5f4", null ],
    [ "Lptim1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3", null ],
    [ "Lpuart1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55", null ],
    [ "PeriphClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2", null ],
    [ "RngClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#ad2ddb2fbd0dbfc86cc5ae6dfab26b195", null ],
    [ "RTCClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720", null ],
    [ "Sai1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a7123ff32cc22d9aef2ba9824d27c54ce", null ],
    [ "Usart1ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a324fed138e6de514e7ebf932f762c0c3", null ],
    [ "Usart2ClockSelection", "struct_r_c_c___periph_c_l_k_init_type_def.html#a4946a635381e80f574ed922223894e4c", null ]
];