INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w16_d32/sim/sfifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d4k/sim/sfifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w144_d256/sim/sfifo_ft_w144_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w144_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w128_d2k/sim/sram_w128_d2k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w128_d2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w16_d32/sim/sfifo_ft_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sram_w16_d512/sim/sram_w16_d512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_w16_d512
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w14_d1024/sim/sfifo_ft_w14_d1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w14_d1024
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_ft_w128_d256/sim/sfifo_ft_w128_d256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_ft_w128_d256
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/sfifo_w8_d16k/sim/sfifo_w8_d16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sfifo_w8_d16k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w16_d32/sim/afifo_w16_d32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w16_d32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.gen/sources_1/ip/afifo_w8_d4k/sim/afifo_w8_d4k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afifo_w8_d4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/frame_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_process
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/interface_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/multi_user_fq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_user_fq
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/port_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module port_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_project/switch_32/switch_32.srcs/sources_1/new/switch_post_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_post_top
