// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/02/2021 21:33:24"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Computer (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	LEDR);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[17:0] LEDR;

// Design Ports Information
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \SW[0]~input_o ;
wire \micro_instr|micro~0_combout ;
wire \KEY[0]~input_o ;
wire \micro_instr|micro~1_combout ;
wire \micro_instr|micro[1]~2_combout ;
wire \control_logic|control_mem|content~3_combout ;
wire \micro_instr|Equal0~0_combout ;
wire \control_logic|control_mem|content~26_combout ;
wire \control_logic|control_mem|content~27_combout ;
wire \control_logic|control_mem|content~28_combout ;
wire \control_logic|control_mem|content~29_combout ;
wire \control_logic|control_mem|content~30_combout ;
wire \control_logic|control_mem|content~31_combout ;
wire \control_logic|control_mem|content~34_combout ;
wire \control_logic|control_mem|content~35_combout ;
wire \control_logic|control_mem|content~32_combout ;
wire \control_logic|control_mem|content~33_combout ;
wire \control_logic|control_mem|content~36_combout ;
wire \out_mux|Selector3~7_combout ;
wire \control_logic|control_mem|content~51_combout ;
wire \control_logic|control_mem|content~37_combout ;
wire \control_logic|control_mem|content~52_combout ;
wire \control_logic|control_mem|content~53_combout ;
wire \SW[5]~input_o ;
wire \control_logic|control_mem|content~46_combout ;
wire \control_logic|control_mem|content~20_combout ;
wire \control_logic|control_mem|content~18_combout ;
wire \control_logic|control_mem|content~47_combout ;
wire \control_logic|control_mem|content~48_combout ;
wire \out_mux|Selector3~6_combout ;
wire \out_mux|Selector6~9_combout ;
wire \ProgramCounter|PC[1]~feeder_combout ;
wire \out_mux|Selector7~7_combout ;
wire \out_mux|Selector5~14_combout ;
wire \control_logic|control_mem|content~54_combout ;
wire \control_logic|control_mem|content~55_combout ;
wire \control_logic|control_mem|content~21_combout ;
wire \control_logic|control_mem|content~56_combout ;
wire \SW[14]~input_o ;
wire \memory|mux_addr|out[0]~2_combout ;
wire \out_mux|Selector5~13_combout ;
wire \ProgramCounter|PC[2]~feeder_combout ;
wire \ProgramCounter|Add0~3 ;
wire \ProgramCounter|Add0~4_combout ;
wire \out_mux|Selector4~9_combout ;
wire \SW[9]~input_o ;
wire \memory|mux_val|out[3]~9_combout ;
wire \memory|mem_array~51feeder_combout ;
wire \SW[17]~input_o ;
wire \memory|mux_addr|out[3]~1_combout ;
wire \memory|mem_array~218_combout ;
wire \KEY[2]~input_o ;
wire \memory|mux_write|sel_WE~0_combout ;
wire \memory|mem_array~219_combout ;
wire \memory|mem_array~51_q ;
wire \memory|mem_array~226_combout ;
wire \memory|mem_array~227_combout ;
wire \memory|mem_array~35_q ;
wire \memory|mem_array~190_combout ;
wire \memory|mem_array~232_combout ;
wire \memory|mem_array~233_combout ;
wire \memory|mem_array~59_q ;
wire \memory|mem_array~43feeder_combout ;
wire \memory|mem_array~208_combout ;
wire \memory|mem_array~209_combout ;
wire \memory|mem_array~43_q ;
wire \memory|mem_array~191_combout ;
wire \memory|mem_array~19feeder_combout ;
wire \memory|mem_array~220_combout ;
wire \memory|mem_array~221_combout ;
wire \memory|mem_array~19_q ;
wire \memory|mem_array~236_combout ;
wire \memory|mem_array~237_combout ;
wire \memory|mem_array~27_q ;
wire \memory|mem_array~258_combout ;
wire \memory|mem_array~228_combout ;
wire \memory|mem_array~229_combout ;
wire \memory|mem_array~3_q ;
wire \memory|mem_array~257_combout ;
wire \memory|mem_array~212_combout ;
wire \memory|mem_array~213_combout ;
wire \memory|mem_array~11_q ;
wire \memory|mem_array~192_combout ;
wire \memory|mem_array~193_combout ;
wire \memory|mem_array~194_combout ;
wire \memory|mem_array~83feeder_combout ;
wire \memory|mem_array~216_combout ;
wire \memory|mem_array~217_combout ;
wire \memory|mem_array~83_q ;
wire \memory|mem_array~234_combout ;
wire \memory|mem_array~235_combout ;
wire \memory|mem_array~91_q ;
wire \memory|mem_array~75feeder_combout ;
wire \memory|mem_array~210_combout ;
wire \memory|mem_array~211_combout ;
wire \memory|mem_array~75_q ;
wire \memory|mem_array~224_combout ;
wire \memory|mem_array~225_combout ;
wire \memory|mem_array~67_q ;
wire \memory|mem_array~188_combout ;
wire \memory|mem_array~189_combout ;
wire \memory|mem_array~238_combout ;
wire \memory|mem_array~239_combout ;
wire \memory|mem_array~123_q ;
wire \memory|mem_array~107feeder_combout ;
wire \memory|mem_array~214_combout ;
wire \memory|mem_array~215_combout ;
wire \memory|mem_array~107_q ;
wire \memory|mem_array~230_combout ;
wire \memory|mem_array~231_combout ;
wire \memory|mem_array~99_q ;
wire \memory|mem_array~115feeder_combout ;
wire \memory|mem_array~222_combout ;
wire \memory|mem_array~223_combout ;
wire \memory|mem_array~115_q ;
wire \memory|mem_array~195_combout ;
wire \memory|mem_array~196_combout ;
wire \memory|mem_array~197_combout ;
wire \out_mux|Selector4~4_combout ;
wire \out_mux|Selector3~8_combout ;
wire \control_logic|control_mem|content~57_combout ;
wire \control_logic|control_mem|content~58_combout ;
wire \out_mux|Selector4~5_combout ;
wire \out_mux|Selector4~10_combout ;
wire \control_logic|control_mem|content~24_combout ;
wire \control_logic|control_mem|content~25_combout ;
wire \ALU_Register|ALU|Add0~12_combout ;
wire \ALU_Register|ALU|Add0~13_combout ;
wire \ALU_Register|ALU|Add0~5_combout ;
wire \ALU_Register|ALU|Add0~0_combout ;
wire \ALU_Register|ALU|Add0~2_cout ;
wire \ALU_Register|ALU|Add0~4 ;
wire \ALU_Register|ALU|Add0~7 ;
wire \ALU_Register|ALU|Add0~15 ;
wire \ALU_Register|ALU|Add0~16_combout ;
wire \out_mux|Selector4~6_combout ;
wire \out_mux|Selector4~7_combout ;
wire \out_mux|Selector4~8_combout ;
wire \ProgramCounter|PC[3]~0_combout ;
wire \ProgramCounter|PC[3]~feeder_combout ;
wire \ProgramCounter|Add0~5 ;
wire \ProgramCounter|Add0~6_combout ;
wire \control_logic|control_mem|content~59_combout ;
wire \ALU_Register|register_array|registerA|data_reg[7]~feeder_combout ;
wire \ALU_Register|ALU|Add0~8_combout ;
wire \ALU_Register|ALU|Add0~9_combout ;
wire \ALU_Register|ALU|Add0~10_combout ;
wire \ALU_Register|ALU|Add0~11_combout ;
wire \ALU_Register|ALU|Add0~17 ;
wire \ALU_Register|ALU|Add0~19 ;
wire \ALU_Register|ALU|Add0~21 ;
wire \ALU_Register|ALU|Add0~23 ;
wire \ALU_Register|ALU|Add0~25 ;
wire \ALU_Register|ALU|Add0~26_combout ;
wire \flag_reg|FC~q ;
wire \control_logic|control_mem|content~49_combout ;
wire \ProgramCounter|PC[7]~5_combout ;
wire \ALU_Register|ALU|Add0~22_combout ;
wire \ALU_Register|ALU|Add0~20_combout ;
wire \ALU_Register|ALU|Add0~18_combout ;
wire \ALU_Register|ALU|ZERO~0_combout ;
wire \ALU_Register|ALU|Add0~24_combout ;
wire \ALU_Register|ALU|Add0~3_combout ;
wire \ALU_Register|ALU|Add0~6_combout ;
wire \ALU_Register|ALU|Add0~14_combout ;
wire \ALU_Register|ALU|ZERO~1_combout ;
wire \ALU_Register|ALU|ZERO~combout ;
wire \flag_reg|FZ~q ;
wire \control_logic|control_mem|content~50_combout ;
wire \ProgramCounter|PC[7]~6_combout ;
wire \ProgramCounter|PC[7]~7_combout ;
wire \ProgramCounter|LessThan0~0_combout ;
wire \ProgramCounter|Add0~7 ;
wire \ProgramCounter|Add0~8_combout ;
wire \ProgramCounter|PC~11_combout ;
wire \ProgramCounter|Add0~9 ;
wire \ProgramCounter|Add0~10_combout ;
wire \ProgramCounter|PC~10_combout ;
wire \ProgramCounter|Add0~11 ;
wire \ProgramCounter|Add0~12_combout ;
wire \ProgramCounter|PC~9_combout ;
wire \ProgramCounter|Add0~13 ;
wire \ProgramCounter|Add0~14_combout ;
wire \ProgramCounter|PC~8_combout ;
wire \ProgramCounter|LessThan0~1_combout ;
wire \ProgramCounter|PC[3]~4_combout ;
wire \SW[8]~input_o ;
wire \memory|mux_val|out[2]~10_combout ;
wire \memory|mem_array~122_q ;
wire \memory|mem_array~90feeder_combout ;
wire \memory|mem_array~90_q ;
wire \memory|mem_array~259_combout ;
wire \memory|mem_array~26_q ;
wire \memory|mem_array~58_q ;
wire \memory|mem_array~205_combout ;
wire \memory|mem_array~206_combout ;
wire \memory|mem_array~50feeder_combout ;
wire \memory|mem_array~50_q ;
wire \memory|mem_array~114_q ;
wire \memory|mem_array~82feeder_combout ;
wire \memory|mem_array~82_q ;
wire \memory|mem_array~18_q ;
wire \memory|mem_array~198_combout ;
wire \memory|mem_array~199_combout ;
wire \memory|mem_array~66feeder_combout ;
wire \memory|mem_array~66_q ;
wire \memory|mem_array~2_q ;
wire \memory|mem_array~202_combout ;
wire \memory|mem_array~98_q ;
wire \memory|mem_array~34feeder_combout ;
wire \memory|mem_array~34_q ;
wire \memory|mem_array~203_combout ;
wire \memory|mem_array~74feeder_combout ;
wire \memory|mem_array~74_q ;
wire \memory|mem_array~106_q ;
wire \memory|mem_array~42feeder_combout ;
wire \memory|mem_array~42_q ;
wire \memory|mem_array~10_q ;
wire \memory|mem_array~200_combout ;
wire \memory|mem_array~201_combout ;
wire \memory|mem_array~204_combout ;
wire \memory|mem_array~207_combout ;
wire \out_mux|Selector5~8_combout ;
wire \out_mux|Selector5~9_combout ;
wire \out_mux|Selector5~15_combout ;
wire \out_mux|Selector5~10_combout ;
wire \out_mux|Selector5~11_combout ;
wire \out_mux|Selector5~12_combout ;
wire \ProgramCounter|PC[2]~1_combout ;
wire \SW[16]~input_o ;
wire \memory|mux_addr|out[2]~0_combout ;
wire \SW[6]~input_o ;
wire \memory|mux_val|out[0]~0_combout ;
wire \memory|mem_array~40feeder_combout ;
wire \memory|mem_array~40_q ;
wire \memory|mem_array~104_q ;
wire \memory|mem_array~72feeder_combout ;
wire \memory|mem_array~72_q ;
wire \memory|mem_array~8_q ;
wire \memory|mem_array~128_combout ;
wire \memory|mem_array~129_combout ;
wire \memory|mem_array~120_q ;
wire \memory|mem_array~56_q ;
wire \memory|mem_array~241_combout ;
wire \memory|mem_array~24_q ;
wire \memory|mem_array~88_q ;
wire \memory|mem_array~135_combout ;
wire \memory|mem_array~136_combout ;
wire \memory|mem_array~80feeder_combout ;
wire \memory|mem_array~80_q ;
wire \memory|mem_array~112_q ;
wire \memory|mem_array~48feeder_combout ;
wire \memory|mem_array~48_q ;
wire \memory|mem_array~16_q ;
wire \memory|mem_array~130_combout ;
wire \memory|mem_array~131_combout ;
wire \memory|mem_array~64feeder_combout ;
wire \memory|mem_array~64_q ;
wire \memory|mem_array~96_q ;
wire \memory|mem_array~240_combout ;
wire \memory|mem_array~32_q ;
wire \memory|mem_array~0_q ;
wire \memory|mem_array~132_combout ;
wire \memory|mem_array~133_combout ;
wire \memory|mem_array~134_combout ;
wire \memory|mem_array~137_combout ;
wire \out_mux|Selector7~2_combout ;
wire \out_mux|Selector7~3_combout ;
wire \out_mux|Selector7~8_combout ;
wire \out_mux|Selector7~4_combout ;
wire \out_mux|Selector7~5_combout ;
wire \out_mux|Selector7~6_combout ;
wire \ProgramCounter|PC[0]~3_combout ;
wire \ProgramCounter|PC[0]~feeder_combout ;
wire \ProgramCounter|Add0~0_combout ;
wire \ProgramCounter|Add0~1 ;
wire \ProgramCounter|Add0~2_combout ;
wire \SW[7]~input_o ;
wire \memory|mux_val|out[1]~1_combout ;
wire \memory|mem_array~17feeder_combout ;
wire \memory|mem_array~17_q ;
wire \memory|mem_array~1_q ;
wire \memory|mem_array~142_combout ;
wire \memory|mem_array~9feeder_combout ;
wire \memory|mem_array~9_q ;
wire \memory|mem_array~25_q ;
wire \memory|mem_array~143_combout ;
wire \memory|mem_array~73feeder_combout ;
wire \memory|mem_array~73_q ;
wire \memory|mem_array~89_q ;
wire \memory|mem_array~242_combout ;
wire \memory|mem_array~65_q ;
wire \memory|mem_array~81_q ;
wire \memory|mem_array~140_combout ;
wire \memory|mem_array~141_combout ;
wire \memory|mem_array~144_combout ;
wire \memory|mem_array~97_q ;
wire \memory|mem_array~105feeder_combout ;
wire \memory|mem_array~105_q ;
wire \memory|mem_array~145_combout ;
wire \memory|mem_array~113_q ;
wire \memory|mem_array~121_q ;
wire \memory|mem_array~146_combout ;
wire \memory|mem_array~49feeder_combout ;
wire \memory|mem_array~49_q ;
wire \memory|mem_array~57_q ;
wire \memory|mem_array~41feeder_combout ;
wire \memory|mem_array~41_q ;
wire \memory|mem_array~33_q ;
wire \memory|mem_array~138_combout ;
wire \memory|mem_array~139_combout ;
wire \memory|mem_array~147_combout ;
wire \out_mux|Selector6~4_combout ;
wire \out_mux|Selector6~5_combout ;
wire \out_mux|Selector6~10_combout ;
wire \out_mux|Selector6~6_combout ;
wire \out_mux|Selector6~7_combout ;
wire \out_mux|Selector6~8_combout ;
wire \ProgramCounter|PC[1]~2_combout ;
wire \SW[15]~input_o ;
wire \memory|mux_addr|out[1]~3_combout ;
wire \SW[11]~input_o ;
wire \out_mux|Selector2~4_combout ;
wire \memory|mux_val|out[5]~6_combout ;
wire \memory|mux_val|out[5]~7_combout ;
wire \memory|mem_array~253_combout ;
wire \memory|mem_array~29_q ;
wire \memory|mem_array~61_q ;
wire \memory|mem_array~175_combout ;
wire \memory|mem_array~93_q ;
wire \memory|mem_array~125_q ;
wire \memory|mem_array~176_combout ;
wire \memory|mem_array~252_combout ;
wire \memory|mem_array~37_q ;
wire \memory|mem_array~101_q ;
wire \memory|mem_array~69feeder_combout ;
wire \memory|mem_array~69_q ;
wire \memory|mem_array~5_q ;
wire \memory|mem_array~172_combout ;
wire \memory|mem_array~173_combout ;
wire \memory|mem_array~77feeder_combout ;
wire \memory|mem_array~77_q ;
wire \memory|mem_array~251_combout ;
wire \memory|mem_array~13_q ;
wire \memory|mem_array~250_combout ;
wire \memory|mem_array~45_q ;
wire \memory|mem_array~170_combout ;
wire \memory|mem_array~109_q ;
wire \memory|mem_array~171_combout ;
wire \memory|mem_array~174_combout ;
wire \memory|mem_array~249_combout ;
wire \memory|mem_array~21_q ;
wire \memory|mem_array~85_q ;
wire \memory|mem_array~168_combout ;
wire \memory|mem_array~53feeder_combout ;
wire \memory|mem_array~53_q ;
wire \memory|mem_array~117_q ;
wire \memory|mem_array~169_combout ;
wire \memory|mem_array~177_combout ;
wire \out_mux|Selector2~5_combout ;
wire \out_mux|Selector2~6_combout ;
wire \out_mux|Selector2~10_combout ;
wire \out_mux|Selector2~7_combout ;
wire \out_mux|Selector2~8_combout ;
wire \out_mux|Selector2~9_combout ;
wire \control_logic|control_mem|content~23_combout ;
wire \out_mux|Selector3~4_combout ;
wire \out_mux|Selector3~5_combout ;
wire \out_mux|Selector0~4_combout ;
wire \SW[13]~input_o ;
wire \memory|mux_val|out[7]~2_combout ;
wire \memory|mux_val|out[7]~3_combout ;
wire \memory|mem_array~243_combout ;
wire \memory|mem_array~47_q ;
wire \memory|mem_array~111_q ;
wire \memory|mem_array~79feeder_combout ;
wire \memory|mem_array~79_q ;
wire \memory|mem_array~15_q ;
wire \memory|mem_array~148_combout ;
wire \memory|mem_array~149_combout ;
wire \memory|mem_array~244_combout ;
wire \memory|mem_array~23_q ;
wire \memory|mem_array~55_q ;
wire \memory|mem_array~150_combout ;
wire \memory|mem_array~119_q ;
wire \memory|mem_array~87feeder_combout ;
wire \memory|mem_array~87_q ;
wire \memory|mem_array~151_combout ;
wire \memory|mem_array~71feeder_combout ;
wire \memory|mem_array~71_q ;
wire \memory|mem_array~103_q ;
wire \memory|mem_array~39feeder_combout ;
wire \memory|mem_array~39_q ;
wire \memory|mem_array~7_q ;
wire \memory|mem_array~152_combout ;
wire \memory|mem_array~153_combout ;
wire \memory|mem_array~154_combout ;
wire \memory|mem_array~127_q ;
wire \memory|mem_array~63_q ;
wire \memory|mem_array~31_q ;
wire \memory|mem_array~95feeder_combout ;
wire \memory|mem_array~95_q ;
wire \memory|mem_array~155_combout ;
wire \memory|mem_array~156_combout ;
wire \memory|mem_array~157_combout ;
wire \out_mux|Selector0~5_combout ;
wire \out_mux|Selector0~6_combout ;
wire \out_mux|Selector0~10_combout ;
wire \out_mux|Selector0~7_combout ;
wire \out_mux|Selector0~8_combout ;
wire \out_mux|Selector0~9_combout ;
wire \InstructionReg|instr[7]~feeder_combout ;
wire \control_logic|control_mem|content~42_combout ;
wire \control_logic|control_mem|content~38_combout ;
wire \control_logic|control_mem|content~39_combout ;
wire \control_logic|control_mem|content~40_combout ;
wire \control_logic|control_mem|content~41_combout ;
wire \control_logic|control_mem|content~43_combout ;
wire \out_mux|Selector1~4_combout ;
wire \SW[12]~input_o ;
wire \memory|mux_val|out[6]~4_combout ;
wire \memory|mux_val|out[6]~5_combout ;
wire \memory|mem_array~246_combout ;
wire \memory|mem_array~38_q ;
wire \memory|mem_array~245_combout ;
wire \memory|mem_array~46_q ;
wire \memory|mem_array~158_combout ;
wire \memory|mem_array~62_q ;
wire \memory|mem_array~54feeder_combout ;
wire \memory|mem_array~54_q ;
wire \memory|mem_array~159_combout ;
wire \memory|mem_array~110feeder_combout ;
wire \memory|mem_array~110_q ;
wire \memory|mem_array~102_q ;
wire \memory|mem_array~165_combout ;
wire \memory|mem_array~118_q ;
wire \memory|mem_array~126_q ;
wire \memory|mem_array~166_combout ;
wire \memory|mem_array~78feeder_combout ;
wire \memory|mem_array~78_q ;
wire \memory|mem_array~94_q ;
wire \memory|mem_array~86feeder_combout ;
wire \memory|mem_array~86_q ;
wire \memory|mem_array~70_q ;
wire \memory|mem_array~160_combout ;
wire \memory|mem_array~161_combout ;
wire \memory|mem_array~248_combout ;
wire \memory|mem_array~30_q ;
wire \memory|mem_array~14_q ;
wire \memory|mem_array~247_combout ;
wire \memory|mem_array~22_q ;
wire \memory|mem_array~6_q ;
wire \memory|mem_array~162_combout ;
wire \memory|mem_array~163_combout ;
wire \memory|mem_array~164_combout ;
wire \memory|mem_array~167_combout ;
wire \out_mux|Selector1~5_combout ;
wire \out_mux|Selector1~6_combout ;
wire \out_mux|Selector1~10_combout ;
wire \out_mux|Selector1~7_combout ;
wire \out_mux|Selector1~8_combout ;
wire \out_mux|Selector1~9_combout ;
wire \control_logic|control_mem|content~16_combout ;
wire \control_logic|control_mem|content~17_combout ;
wire \control_logic|control_mem|content~19_combout ;
wire \control_logic|control_mem|content~22_combout ;
wire \out_mux|Selector3~9_combout ;
wire \SW[10]~input_o ;
wire \memory|mux_val|out[4]~8_combout ;
wire \memory|mem_array~124_q ;
wire \memory|mem_array~108_q ;
wire \memory|mem_array~116feeder_combout ;
wire \memory|mem_array~116_q ;
wire \memory|mem_array~100_q ;
wire \memory|mem_array~185_combout ;
wire \memory|mem_array~186_combout ;
wire \memory|mem_array~68_q ;
wire \memory|mem_array~76feeder_combout ;
wire \memory|mem_array~76_q ;
wire \memory|mem_array~178_combout ;
wire \memory|mem_array~92_q ;
wire \memory|mem_array~84feeder_combout ;
wire \memory|mem_array~84_q ;
wire \memory|mem_array~179_combout ;
wire \memory|mem_array~36_q ;
wire \memory|mem_array~52feeder_combout ;
wire \memory|mem_array~52_q ;
wire \memory|mem_array~180_combout ;
wire \memory|mem_array~60_q ;
wire \memory|mem_array~254_combout ;
wire \memory|mem_array~44_q ;
wire \memory|mem_array~181_combout ;
wire \memory|mem_array~256_combout ;
wire \memory|mem_array~28_q ;
wire \memory|mem_array~20_q ;
wire \memory|mem_array~12_q ;
wire \memory|mem_array~255_combout ;
wire \memory|mem_array~4_q ;
wire \memory|mem_array~182_combout ;
wire \memory|mem_array~183_combout ;
wire \memory|mem_array~184_combout ;
wire \memory|mem_array~187_combout ;
wire \out_mux|Selector3~10_combout ;
wire \out_mux|Selector3~11_combout ;
wire \out_mux|Selector3~15_combout ;
wire \out_mux|Selector3~12_combout ;
wire \out_mux|Selector3~13_combout ;
wire \out_mux|Selector3~14_combout ;
wire \control_logic|control_mem|content~4_combout ;
wire \control_logic|control_mem|content~5_combout ;
wire \control_logic|control_mem|content~6_combout ;
wire \control_logic|control_mem|content~7_combout ;
wire \control_logic|control_mem|content~8_combout ;
wire \control_logic|control_mem|content~9_combout ;
wire \control_logic|control_mem|content~10_combout ;
wire \control_logic|control_mem|content~11_combout ;
wire \control_logic|control_mem|content~12_combout ;
wire \control_logic|control_mem|content~13_combout ;
wire \control_logic|control_mem|content~14_combout ;
wire \control_logic|control_mem|content~15_combout ;
wire \control_logic|control_mem|content~0_combout ;
wire \KEY[1]~input_o ;
wire \MANUAL~combout ;
wire \CLOCK_50~input_o ;
wire \AUTO~combout ;
wire \clk_module|CLK~combout ;
wire \clk_module|CLK~clkctrl_outclk ;
wire \control_logic|control_mem|content~44_combout ;
wire \control_logic|control_mem|content~45_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \output_module|units|WideOr5~0_combout ;
wire \output_module|units|WideOr4~0_combout ;
wire \output_module|units|out[2]~0_combout ;
wire \output_module|units|WideOr3~0_combout ;
wire \output_module|units|WideOr2~0_combout ;
wire \output_module|units|WideOr1~0_combout ;
wire \output_module|units|WideOr0~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \output_module|tens|WideOr5~0_combout ;
wire \output_module|tens|WideOr4~0_combout ;
wire \output_module|tens|out[2]~0_combout ;
wire \output_module|tens|WideOr3~0_combout ;
wire \output_module|tens|WideOr2~0_combout ;
wire \output_module|tens|WideOr1~0_combout ;
wire \output_module|tens|WideOr0~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \output_module|hundreds|WideOr5~0_combout ;
wire \output_module|hundreds|out[2]~0_combout ;
wire \output_module|hundreds|WideOr1~0_combout ;
wire [7:0] \ALU_Register|register_array|registerA|data_reg ;
wire [7:0] \ProgramCounter|PC ;
wire [7:0] \output_module|output_reg|data_out ;
wire [7:0] \ALU_Register|register_array|registerB|data_reg ;
wire [2:0] \micro_instr|micro ;
wire [7:0] \InstructionReg|instr ;
wire [3:0] \memory|address_reg|addr ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\output_module|units|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\output_module|units|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\output_module|units|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\output_module|units|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\output_module|units|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\output_module|units|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\output_module|units|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\output_module|tens|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\output_module|tens|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\output_module|tens|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\output_module|tens|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\output_module|tens|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\output_module|tens|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\output_module|tens|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\output_module|hundreds|out[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\output_module|hundreds|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\output_module|hundreds|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(!\MANUAL~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(!\control_logic|control_mem|content~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N26
cycloneive_lcell_comb \micro_instr|micro~0 (
// Equation(s):
// \micro_instr|micro~0_combout  = (\micro_instr|micro [0] & (\micro_instr|micro [2] $ (\micro_instr|micro [1]))) # (!\micro_instr|micro [0] & (\micro_instr|micro [2] & \micro_instr|micro [1]))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\micro_instr|micro~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~0 .lut_mask = 16'h5AA0;
defparam \micro_instr|micro~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X98_Y37_N21
dffeas \micro_instr|micro[2] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[2] .is_wysiwyg = "true";
defparam \micro_instr|micro[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N16
cycloneive_lcell_comb \micro_instr|micro~1 (
// Equation(s):
// \micro_instr|micro~1_combout  = (!\micro_instr|micro [0] & ((\micro_instr|micro [1]) # (!\micro_instr|micro [2])))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\micro_instr|micro~1_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro~1 .lut_mask = 16'h5505;
defparam \micro_instr|micro~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y37_N31
dffeas \micro_instr|micro[0] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[0] .is_wysiwyg = "true";
defparam \micro_instr|micro[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N6
cycloneive_lcell_comb \micro_instr|micro[1]~2 (
// Equation(s):
// \micro_instr|micro[1]~2_combout  = \micro_instr|micro [0] $ (\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [0]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\micro_instr|micro[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|micro[1]~2 .lut_mask = 16'h0FF0;
defparam \micro_instr|micro[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y37_N29
dffeas \micro_instr|micro[1] (
	.clk(!\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\micro_instr|micro[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_instr|micro [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_instr|micro[1] .is_wysiwyg = "true";
defparam \micro_instr|micro[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N20
cycloneive_lcell_comb \control_logic|control_mem|content~3 (
// Equation(s):
// \control_logic|control_mem|content~3_combout  = (\micro_instr|micro [2] & ((\micro_instr|micro [1]) # (\micro_instr|micro [0])))

	.dataa(\micro_instr|micro [1]),
	.datab(gnd),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~3 .lut_mask = 16'hF0A0;
defparam \control_logic|control_mem|content~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N14
cycloneive_lcell_comb \micro_instr|Equal0~0 (
// Equation(s):
// \micro_instr|Equal0~0_combout  = (!\micro_instr|micro [0] & !\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [0]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\micro_instr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \micro_instr|Equal0~0 .lut_mask = 16'h000F;
defparam \micro_instr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N10
cycloneive_lcell_comb \control_logic|control_mem|content~26 (
// Equation(s):
// \control_logic|control_mem|content~26_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & (!\InstructionReg|instr [5])) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [5]) # (\InstructionReg|instr [4])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~26_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~26 .lut_mask = 16'h7600;
defparam \control_logic|control_mem|content~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N16
cycloneive_lcell_comb \control_logic|control_mem|content~27 (
// Equation(s):
// \control_logic|control_mem|content~27_combout  = (\control_logic|control_mem|content~17_combout ) # ((\InstructionReg|instr [7] & (!\micro_instr|micro [2] & \control_logic|control_mem|content~26_combout )))

	.dataa(\InstructionReg|instr [7]),
	.datab(\micro_instr|micro [2]),
	.datac(\control_logic|control_mem|content~17_combout ),
	.datad(\control_logic|control_mem|content~26_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~27 .lut_mask = 16'hF2F0;
defparam \control_logic|control_mem|content~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N20
cycloneive_lcell_comb \control_logic|control_mem|content~28 (
// Equation(s):
// \control_logic|control_mem|content~28_combout  = (\InstructionReg|instr [5]) # ((\InstructionReg|instr [4] & !\InstructionReg|instr [6]))

	.dataa(\InstructionReg|instr [4]),
	.datab(gnd),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~28 .lut_mask = 16'hFF0A;
defparam \control_logic|control_mem|content~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N0
cycloneive_lcell_comb \control_logic|control_mem|content~29 (
// Equation(s):
// \control_logic|control_mem|content~29_combout  = (\InstructionReg|instr [7] & (\control_logic|control_mem|content~28_combout  $ ((\InstructionReg|instr [6])))) # (!\InstructionReg|instr [7] & (\control_logic|control_mem|content~28_combout  & 
// (!\InstructionReg|instr [6] & \micro_instr|micro [0])))

	.dataa(\InstructionReg|instr [7]),
	.datab(\control_logic|control_mem|content~28_combout ),
	.datac(\InstructionReg|instr [6]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~29 .lut_mask = 16'h2C28;
defparam \control_logic|control_mem|content~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N2
cycloneive_lcell_comb \control_logic|control_mem|content~30 (
// Equation(s):
// \control_logic|control_mem|content~30_combout  = (\micro_instr|micro [1] & (!\control_logic|control_mem|content~29_combout  & (!\micro_instr|micro [2]))) # (!\micro_instr|micro [1] & (!\micro_instr|micro [0] & ((!\micro_instr|micro [2]) # 
// (!\control_logic|control_mem|content~29_combout ))))

	.dataa(\micro_instr|micro [1]),
	.datab(\control_logic|control_mem|content~29_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~30 .lut_mask = 16'h0217;
defparam \control_logic|control_mem|content~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N26
cycloneive_lcell_comb \control_logic|control_mem|content~31 (
// Equation(s):
// \control_logic|control_mem|content~31_combout  = (!\micro_instr|micro [2] & \micro_instr|micro [1])

	.dataa(gnd),
	.datab(\micro_instr|micro [2]),
	.datac(gnd),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~31 .lut_mask = 16'h3300;
defparam \control_logic|control_mem|content~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N18
cycloneive_lcell_comb \control_logic|control_mem|content~34 (
// Equation(s):
// \control_logic|control_mem|content~34_combout  = (!\InstructionReg|instr [7] & (!\InstructionReg|instr [5] & (\micro_instr|micro [0] & \InstructionReg|instr [6])))

	.dataa(\InstructionReg|instr [7]),
	.datab(\InstructionReg|instr [5]),
	.datac(\micro_instr|micro [0]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~34_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~34 .lut_mask = 16'h1000;
defparam \control_logic|control_mem|content~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N0
cycloneive_lcell_comb \control_logic|control_mem|content~35 (
// Equation(s):
// \control_logic|control_mem|content~35_combout  = (!\InstructionReg|instr [4] & \control_logic|control_mem|content~34_combout )

	.dataa(\InstructionReg|instr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~34_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~35_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~35 .lut_mask = 16'h5500;
defparam \control_logic|control_mem|content~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N24
cycloneive_lcell_comb \control_logic|control_mem|content~32 (
// Equation(s):
// \control_logic|control_mem|content~32_combout  = (\InstructionReg|instr [5] & (((!\micro_instr|micro [0] & !\InstructionReg|instr [4])) # (!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & (((\InstructionReg|instr [6]) # (\InstructionReg|instr 
// [4]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~32 .lut_mask = 16'h3F7C;
defparam \control_logic|control_mem|content~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N12
cycloneive_lcell_comb \control_logic|control_mem|content~33 (
// Equation(s):
// \control_logic|control_mem|content~33_combout  = (\InstructionReg|instr [7] & \control_logic|control_mem|content~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~32_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~33 .lut_mask = 16'hF000;
defparam \control_logic|control_mem|content~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N6
cycloneive_lcell_comb \control_logic|control_mem|content~36 (
// Equation(s):
// \control_logic|control_mem|content~36_combout  = (\control_logic|control_mem|content~17_combout ) # ((\control_logic|control_mem|content~31_combout  & ((\control_logic|control_mem|content~35_combout ) # (\control_logic|control_mem|content~33_combout ))))

	.dataa(\control_logic|control_mem|content~31_combout ),
	.datab(\control_logic|control_mem|content~35_combout ),
	.datac(\control_logic|control_mem|content~17_combout ),
	.datad(\control_logic|control_mem|content~33_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~36_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~36 .lut_mask = 16'hFAF8;
defparam \control_logic|control_mem|content~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N26
cycloneive_lcell_comb \out_mux|Selector3~7 (
// Equation(s):
// \out_mux|Selector3~7_combout  = (!\control_logic|control_mem|content~27_combout  & (\out_mux|Selector3~4_combout  & ((\control_logic|control_mem|content~30_combout ) # (!\control_logic|control_mem|content~36_combout ))))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~7 .lut_mask = 16'h4050;
defparam \out_mux|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N30
cycloneive_lcell_comb \control_logic|control_mem|content~51 (
// Equation(s):
// \control_logic|control_mem|content~51_combout  = (!\InstructionReg|instr [5] & (\InstructionReg|instr [4] & (\micro_instr|micro [0] $ (\InstructionReg|instr [6]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~51_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~51 .lut_mask = 16'h1020;
defparam \control_logic|control_mem|content~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N28
cycloneive_lcell_comb \control_logic|control_mem|content~37 (
// Equation(s):
// \control_logic|control_mem|content~37_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~37_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~37 .lut_mask = 16'h50E0;
defparam \control_logic|control_mem|content~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N8
cycloneive_lcell_comb \control_logic|control_mem|content~52 (
// Equation(s):
// \control_logic|control_mem|content~52_combout  = (\control_logic|control_mem|content~31_combout  & ((\control_logic|control_mem|content~37_combout ) # ((\control_logic|control_mem|content~51_combout  & !\InstructionReg|instr [7]))))

	.dataa(\control_logic|control_mem|content~51_combout ),
	.datab(\control_logic|control_mem|content~31_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~37_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~52_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~52 .lut_mask = 16'hCC08;
defparam \control_logic|control_mem|content~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N12
cycloneive_lcell_comb \control_logic|control_mem|content~53 (
// Equation(s):
// \control_logic|control_mem|content~53_combout  = (\control_logic|control_mem|content~52_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~23_combout ) # (!\micro_instr|Equal0~0_combout ))))

	.dataa(\micro_instr|Equal0~0_combout ),
	.datab(\micro_instr|micro [2]),
	.datac(\control_logic|control_mem|content~23_combout ),
	.datad(\control_logic|control_mem|content~52_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~53_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~53 .lut_mask = 16'hFFC4;
defparam \control_logic|control_mem|content~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N5
dffeas \ALU_Register|register_array|registerA|data_reg[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector2~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N28
cycloneive_lcell_comb \control_logic|control_mem|content~46 (
// Equation(s):
// \control_logic|control_mem|content~46_combout  = (!\InstructionReg|instr [7] & (!\micro_instr|micro [1] & \micro_instr|micro [0]))

	.dataa(gnd),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~46_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~46 .lut_mask = 16'h0300;
defparam \control_logic|control_mem|content~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N2
cycloneive_lcell_comb \control_logic|control_mem|content~20 (
// Equation(s):
// \control_logic|control_mem|content~20_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [5] & ((!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [6])))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~20_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~20 .lut_mask = 16'h3E00;
defparam \control_logic|control_mem|content~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N28
cycloneive_lcell_comb \control_logic|control_mem|content~18 (
// Equation(s):
// \control_logic|control_mem|content~18_combout  = (\micro_instr|micro [1] & ((\InstructionReg|instr [6] & ((\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & (!\InstructionReg|instr [4] & !\InstructionReg|instr [5]))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [6]),
	.datac(\micro_instr|micro [1]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~18_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~18 .lut_mask = 16'hC010;
defparam \control_logic|control_mem|content~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N18
cycloneive_lcell_comb \control_logic|control_mem|content~47 (
// Equation(s):
// \control_logic|control_mem|content~47_combout  = (\InstructionReg|instr [7] & ((\micro_instr|micro [0] & ((!\control_logic|control_mem|content~18_combout ))) # (!\micro_instr|micro [0] & (\control_logic|control_mem|content~20_combout ))))

	.dataa(\micro_instr|micro [0]),
	.datab(\control_logic|control_mem|content~20_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\control_logic|control_mem|content~18_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~47_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~47 .lut_mask = 16'h40E0;
defparam \control_logic|control_mem|content~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N0
cycloneive_lcell_comb \control_logic|control_mem|content~48 (
// Equation(s):
// \control_logic|control_mem|content~48_combout  = (\control_logic|control_mem|content~17_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~46_combout ) # (\control_logic|control_mem|content~47_combout ))))

	.dataa(\control_logic|control_mem|content~17_combout ),
	.datab(\control_logic|control_mem|content~46_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~47_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~48_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~48 .lut_mask = 16'hAFAE;
defparam \control_logic|control_mem|content~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y38_N7
dffeas \InstructionReg|instr[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[1] .is_wysiwyg = "true";
defparam \InstructionReg|instr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N14
cycloneive_lcell_comb \out_mux|Selector3~6 (
// Equation(s):
// \out_mux|Selector3~6_combout  = (\control_logic|control_mem|content~30_combout  & !\control_logic|control_mem|content~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~6 .lut_mask = 16'h00F0;
defparam \out_mux|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N30
cycloneive_lcell_comb \out_mux|Selector6~9 (
// Equation(s):
// \out_mux|Selector6~9_combout  = (\InstructionReg|instr [1] & (!\control_logic|control_mem|content~22_combout  & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\InstructionReg|instr [1]),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~9 .lut_mask = 16'h2000;
defparam \out_mux|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N22
cycloneive_lcell_comb \ProgramCounter|PC[1]~feeder (
// Equation(s):
// \ProgramCounter|PC[1]~feeder_combout  = \ProgramCounter|PC[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[1]~2_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y38_N13
dffeas \InstructionReg|instr[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[0] .is_wysiwyg = "true";
defparam \InstructionReg|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N8
cycloneive_lcell_comb \out_mux|Selector7~7 (
// Equation(s):
// \out_mux|Selector7~7_combout  = (\InstructionReg|instr [0] & (!\control_logic|control_mem|content~22_combout  & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\InstructionReg|instr [0]),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~7 .lut_mask = 16'h2000;
defparam \out_mux|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N0
cycloneive_lcell_comb \out_mux|Selector5~14 (
// Equation(s):
// \out_mux|Selector5~14_combout  = (!\control_logic|control_mem|content~27_combout  & (\out_mux|Selector3~4_combout  & (\out_mux|Selector3~6_combout  & \control_logic|control_mem|content~22_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\out_mux|Selector3~4_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~14 .lut_mask = 16'h4000;
defparam \out_mux|Selector5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N15
dffeas \ALU_Register|register_array|registerA|data_reg[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N30
cycloneive_lcell_comb \control_logic|control_mem|content~54 (
// Equation(s):
// \control_logic|control_mem|content~54_combout  = (\micro_instr|micro [1] & (\InstructionReg|instr [6] $ (((!\InstructionReg|instr [5] & !\InstructionReg|instr [4])))))

	.dataa(\micro_instr|micro [1]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~54_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~54 .lut_mask = 16'hA802;
defparam \control_logic|control_mem|content~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N12
cycloneive_lcell_comb \control_logic|control_mem|content~55 (
// Equation(s):
// \control_logic|control_mem|content~55_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~18_combout ))) # (!\InstructionReg|instr [7] & (!\control_logic|control_mem|content~54_combout ))))

	.dataa(\control_logic|control_mem|content~54_combout ),
	.datab(\control_logic|control_mem|content~18_combout ),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~55_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~55 .lut_mask = 16'h0035;
defparam \control_logic|control_mem|content~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N20
cycloneive_lcell_comb \control_logic|control_mem|content~21 (
// Equation(s):
// \control_logic|control_mem|content~21_combout  = (\micro_instr|micro [0] & (\InstructionReg|instr [7] & \control_logic|control_mem|content~20_combout ))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [7]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~20_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~21_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~21 .lut_mask = 16'h8800;
defparam \control_logic|control_mem|content~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N10
cycloneive_lcell_comb \control_logic|control_mem|content~56 (
// Equation(s):
// \control_logic|control_mem|content~56_combout  = (\control_logic|control_mem|content~17_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~55_combout ) # (\control_logic|control_mem|content~21_combout ))))

	.dataa(\control_logic|control_mem|content~55_combout ),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~21_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~56_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~56 .lut_mask = 16'hCFCE;
defparam \control_logic|control_mem|content~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y36_N31
dffeas \memory|address_reg|addr[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[0] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N30
cycloneive_lcell_comb \memory|mux_addr|out[0]~2 (
// Equation(s):
// \memory|mux_addr|out[0]~2_combout  = (\SW[5]~input_o  & ((\SW[14]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [0]))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [0]),
	.datad(\SW[14]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr|out[0]~2 .lut_mask = 16'hFC30;
defparam \memory|mux_addr|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N21
dffeas \InstructionReg|instr[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[2] .is_wysiwyg = "true";
defparam \InstructionReg|instr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N12
cycloneive_lcell_comb \out_mux|Selector5~13 (
// Equation(s):
// \out_mux|Selector5~13_combout  = (!\control_logic|control_mem|content~22_combout  & (\InstructionReg|instr [2] & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\InstructionReg|instr [2]),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~13 .lut_mask = 16'h4000;
defparam \out_mux|Selector5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N18
cycloneive_lcell_comb \ProgramCounter|PC[2]~feeder (
// Equation(s):
// \ProgramCounter|PC[2]~feeder_combout  = \ProgramCounter|PC[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[2]~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N2
cycloneive_lcell_comb \ProgramCounter|Add0~2 (
// Equation(s):
// \ProgramCounter|Add0~2_combout  = (\ProgramCounter|PC [1] & (!\ProgramCounter|Add0~1 )) # (!\ProgramCounter|PC [1] & ((\ProgramCounter|Add0~1 ) # (GND)))
// \ProgramCounter|Add0~3  = CARRY((!\ProgramCounter|Add0~1 ) # (!\ProgramCounter|PC [1]))

	.dataa(\ProgramCounter|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~1 ),
	.combout(\ProgramCounter|Add0~2_combout ),
	.cout(\ProgramCounter|Add0~3 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~2 .lut_mask = 16'h5A5F;
defparam \ProgramCounter|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N4
cycloneive_lcell_comb \ProgramCounter|Add0~4 (
// Equation(s):
// \ProgramCounter|Add0~4_combout  = (\ProgramCounter|PC [2] & (\ProgramCounter|Add0~3  $ (GND))) # (!\ProgramCounter|PC [2] & (!\ProgramCounter|Add0~3  & VCC))
// \ProgramCounter|Add0~5  = CARRY((\ProgramCounter|PC [2] & !\ProgramCounter|Add0~3 ))

	.dataa(\ProgramCounter|PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~3 ),
	.combout(\ProgramCounter|Add0~4_combout ),
	.cout(\ProgramCounter|Add0~5 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~4 .lut_mask = 16'hA50A;
defparam \ProgramCounter|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X101_Y38_N25
dffeas \InstructionReg|instr[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[3] .is_wysiwyg = "true";
defparam \InstructionReg|instr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N30
cycloneive_lcell_comb \out_mux|Selector4~9 (
// Equation(s):
// \out_mux|Selector4~9_combout  = (!\control_logic|control_mem|content~22_combout  & (\InstructionReg|instr [3] & (\out_mux|Selector3~5_combout  & \out_mux|Selector3~6_combout )))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\InstructionReg|instr [3]),
	.datac(\out_mux|Selector3~5_combout ),
	.datad(\out_mux|Selector3~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~9 .lut_mask = 16'h4000;
defparam \out_mux|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N21
dffeas \ALU_Register|register_array|registerA|data_reg[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N4
cycloneive_lcell_comb \memory|mux_val|out[3]~9 (
// Equation(s):
// \memory|mux_val|out[3]~9_combout  = (\SW[5]~input_o  & (\SW[9]~input_o )) # (!\SW[5]~input_o  & ((\ProgramCounter|PC[3]~0_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\ProgramCounter|PC[3]~0_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[3]~9 .lut_mask = 16'hF5A0;
defparam \memory|mux_val|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N26
cycloneive_lcell_comb \memory|mem_array~51feeder (
// Equation(s):
// \memory|mem_array~51feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~51feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N5
dffeas \memory|address_reg|addr[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[3] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N4
cycloneive_lcell_comb \memory|mux_addr|out[3]~1 (
// Equation(s):
// \memory|mux_addr|out[3]~1_combout  = (\SW[5]~input_o  & ((\SW[17]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [3]))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [3]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr|out[3]~1 .lut_mask = 16'hFC30;
defparam \memory|mux_addr|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N6
cycloneive_lcell_comb \memory|mem_array~218 (
// Equation(s):
// \memory|mem_array~218_combout  = (!\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & (\memory|mux_addr|out[1]~3_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~218_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~218 .lut_mask = 16'h0040;
defparam \memory|mem_array~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N30
cycloneive_lcell_comb \memory|mux_write|sel_WE~0 (
// Equation(s):
// \memory|mux_write|sel_WE~0_combout  = (\control_logic|control_mem|content~17_combout ) # ((\control_logic|control_mem|content~31_combout  & ((\control_logic|control_mem|content~37_combout ) # (\control_logic|control_mem|content~35_combout ))))

	.dataa(\control_logic|control_mem|content~31_combout ),
	.datab(\control_logic|control_mem|content~37_combout ),
	.datac(\control_logic|control_mem|content~35_combout ),
	.datad(\control_logic|control_mem|content~17_combout ),
	.cin(gnd),
	.combout(\memory|mux_write|sel_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_write|sel_WE~0 .lut_mask = 16'hFFA8;
defparam \memory|mux_write|sel_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N28
cycloneive_lcell_comb \memory|mem_array~219 (
// Equation(s):
// \memory|mem_array~219_combout  = (\memory|mem_array~218_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\memory|mem_array~218_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~219_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~219 .lut_mask = 16'h2A08;
defparam \memory|mem_array~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N27
dffeas \memory|mem_array~51 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~51 .is_wysiwyg = "true";
defparam \memory|mem_array~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N28
cycloneive_lcell_comb \memory|mem_array~226 (
// Equation(s):
// \memory|mem_array~226_combout  = (\memory|mux_addr|out[2]~0_combout  & (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[1]~3_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~226_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~226 .lut_mask = 16'h0002;
defparam \memory|mem_array~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N22
cycloneive_lcell_comb \memory|mem_array~227 (
// Equation(s):
// \memory|mem_array~227_combout  = (\memory|mem_array~226_combout  & ((\SW[5]~input_o  & ((!\KEY[2]~input_o ))) # (!\SW[5]~input_o  & (\memory|mux_write|sel_WE~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\memory|mem_array~226_combout ),
	.datac(\memory|mux_write|sel_WE~0_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\memory|mem_array~227_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~227 .lut_mask = 16'h40C8;
defparam \memory|mem_array~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N21
dffeas \memory|mem_array~35 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~35 .is_wysiwyg = "true";
defparam \memory|mem_array~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N20
cycloneive_lcell_comb \memory|mem_array~190 (
// Equation(s):
// \memory|mem_array~190_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~51_q ) # ((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~35_q  & !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~51_q ),
	.datac(\memory|mem_array~35_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~190_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~190 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N0
cycloneive_lcell_comb \memory|mem_array~232 (
// Equation(s):
// \memory|mem_array~232_combout  = (\memory|mux_addr|out[1]~3_combout  & (\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~232_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~232 .lut_mask = 16'h0080;
defparam \memory|mem_array~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N22
cycloneive_lcell_comb \memory|mem_array~233 (
// Equation(s):
// \memory|mem_array~233_combout  = (\memory|mem_array~232_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~232_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~233_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~233 .lut_mask = 16'h4C40;
defparam \memory|mem_array~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N23
dffeas \memory|mem_array~59 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~59 .is_wysiwyg = "true";
defparam \memory|mem_array~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N24
cycloneive_lcell_comb \memory|mem_array~43feeder (
// Equation(s):
// \memory|mem_array~43feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~43feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N22
cycloneive_lcell_comb \memory|mem_array~208 (
// Equation(s):
// \memory|mem_array~208_combout  = (\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & (!\memory|mux_addr|out[1]~3_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~208_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~208 .lut_mask = 16'h0008;
defparam \memory|mem_array~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N20
cycloneive_lcell_comb \memory|mem_array~209 (
// Equation(s):
// \memory|mem_array~209_combout  = (\memory|mem_array~208_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\memory|mem_array~208_combout ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~209_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~209 .lut_mask = 16'h7040;
defparam \memory|mem_array~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N25
dffeas \memory|mem_array~43 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~43 .is_wysiwyg = "true";
defparam \memory|mem_array~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N22
cycloneive_lcell_comb \memory|mem_array~191 (
// Equation(s):
// \memory|mem_array~191_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~190_combout  & (\memory|mem_array~59_q )) # (!\memory|mem_array~190_combout  & ((\memory|mem_array~43_q ))))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (\memory|mem_array~190_combout ))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~190_combout ),
	.datac(\memory|mem_array~59_q ),
	.datad(\memory|mem_array~43_q ),
	.cin(gnd),
	.combout(\memory|mem_array~191_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~191 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N12
cycloneive_lcell_comb \memory|mem_array~19feeder (
// Equation(s):
// \memory|mem_array~19feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~19feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N28
cycloneive_lcell_comb \memory|mem_array~220 (
// Equation(s):
// \memory|mem_array~220_combout  = (\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~220_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~220 .lut_mask = 16'h0002;
defparam \memory|mem_array~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N2
cycloneive_lcell_comb \memory|mem_array~221 (
// Equation(s):
// \memory|mem_array~221_combout  = (\memory|mem_array~220_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~220_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~221_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~221 .lut_mask = 16'h4C40;
defparam \memory|mem_array~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N13
dffeas \memory|mem_array~19 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~19 .is_wysiwyg = "true";
defparam \memory|mem_array~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N16
cycloneive_lcell_comb \memory|mem_array~236 (
// Equation(s):
// \memory|mem_array~236_combout  = (\memory|mux_addr|out[1]~3_combout  & (\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~236_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~236 .lut_mask = 16'h0008;
defparam \memory|mem_array~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N26
cycloneive_lcell_comb \memory|mem_array~237 (
// Equation(s):
// \memory|mem_array~237_combout  = (\memory|mem_array~236_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~236_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~237_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~237 .lut_mask = 16'h4C40;
defparam \memory|mem_array~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N17
dffeas \memory|mem_array~27 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~27 .is_wysiwyg = "true";
defparam \memory|mem_array~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N18
cycloneive_lcell_comb \memory|mem_array~258 (
// Equation(s):
// \memory|mem_array~258_combout  = !\memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~258_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~258 .lut_mask = 16'h00FF;
defparam \memory|mem_array~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N8
cycloneive_lcell_comb \memory|mem_array~228 (
// Equation(s):
// \memory|mem_array~228_combout  = (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[1]~3_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~228_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~228 .lut_mask = 16'h0001;
defparam \memory|mem_array~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N30
cycloneive_lcell_comb \memory|mem_array~229 (
// Equation(s):
// \memory|mem_array~229_combout  = (\memory|mem_array~228_combout  & ((\SW[5]~input_o  & ((!\KEY[2]~input_o ))) # (!\SW[5]~input_o  & (\memory|mux_write|sel_WE~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\memory|mem_array~228_combout ),
	.datac(\memory|mux_write|sel_WE~0_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\memory|mem_array~229_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~229 .lut_mask = 16'h40C8;
defparam \memory|mem_array~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N19
dffeas \memory|mem_array~3 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~258_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~3 .is_wysiwyg = "true";
defparam \memory|mem_array~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N26
cycloneive_lcell_comb \memory|mem_array~257 (
// Equation(s):
// \memory|mem_array~257_combout  = !\memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~257_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~257 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N24
cycloneive_lcell_comb \memory|mem_array~212 (
// Equation(s):
// \memory|mem_array~212_combout  = (!\memory|mux_addr|out[2]~0_combout  & (\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[1]~3_combout  & !\memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~212_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~212 .lut_mask = 16'h0004;
defparam \memory|mem_array~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N10
cycloneive_lcell_comb \memory|mem_array~213 (
// Equation(s):
// \memory|mem_array~213_combout  = (\memory|mem_array~212_combout  & ((\SW[5]~input_o  & ((!\KEY[2]~input_o ))) # (!\SW[5]~input_o  & (\memory|mux_write|sel_WE~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\memory|mem_array~212_combout ),
	.datac(\memory|mux_write|sel_WE~0_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\memory|mem_array~213_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~213 .lut_mask = 16'h40C8;
defparam \memory|mem_array~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N27
dffeas \memory|mem_array~11 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~257_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~11 .is_wysiwyg = "true";
defparam \memory|mem_array~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N26
cycloneive_lcell_comb \memory|mem_array~192 (
// Equation(s):
// \memory|mem_array~192_combout  = (\memory|mux_addr|out[1]~3_combout  & (((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & ((!\memory|mem_array~11_q ))) # 
// (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mem_array~3_q ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~3_q ),
	.datac(\memory|mux_addr|out[0]~2_combout ),
	.datad(\memory|mem_array~11_q ),
	.cin(gnd),
	.combout(\memory|mem_array~192_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~192 .lut_mask = 16'hA1F1;
defparam \memory|mem_array~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N16
cycloneive_lcell_comb \memory|mem_array~193 (
// Equation(s):
// \memory|mem_array~193_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~192_combout  & ((\memory|mem_array~27_q ))) # (!\memory|mem_array~192_combout  & (\memory|mem_array~19_q )))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~192_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~19_q ),
	.datac(\memory|mem_array~27_q ),
	.datad(\memory|mem_array~192_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~193_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~193 .lut_mask = 16'hF588;
defparam \memory|mem_array~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N26
cycloneive_lcell_comb \memory|mem_array~194 (
// Equation(s):
// \memory|mem_array~194_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~191_combout ) # ((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & (((!\memory|mux_addr|out[3]~1_combout  & 
// \memory|mem_array~193_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~191_combout ),
	.datac(\memory|mux_addr|out[3]~1_combout ),
	.datad(\memory|mem_array~193_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~194_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~194 .lut_mask = 16'hADA8;
defparam \memory|mem_array~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N18
cycloneive_lcell_comb \memory|mem_array~83feeder (
// Equation(s):
// \memory|mem_array~83feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~83feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N26
cycloneive_lcell_comb \memory|mem_array~216 (
// Equation(s):
// \memory|mem_array~216_combout  = (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & (\memory|mux_addr|out[1]~3_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~216_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~216 .lut_mask = 16'h1000;
defparam \memory|mem_array~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N16
cycloneive_lcell_comb \memory|mem_array~217 (
// Equation(s):
// \memory|mem_array~217_combout  = (\memory|mem_array~216_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\memory|mem_array~216_combout ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~217_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~217 .lut_mask = 16'h7040;
defparam \memory|mem_array~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N19
dffeas \memory|mem_array~83 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~83 .is_wysiwyg = "true";
defparam \memory|mem_array~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N12
cycloneive_lcell_comb \memory|mem_array~234 (
// Equation(s):
// \memory|mem_array~234_combout  = (\memory|mux_addr|out[1]~3_combout  & (\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~234_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~234 .lut_mask = 16'h0800;
defparam \memory|mem_array~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N18
cycloneive_lcell_comb \memory|mem_array~235 (
// Equation(s):
// \memory|mem_array~235_combout  = (\memory|mem_array~234_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\memory|mem_array~234_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~235_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~235 .lut_mask = 16'h2A08;
defparam \memory|mem_array~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N31
dffeas \memory|mem_array~91 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~91 .is_wysiwyg = "true";
defparam \memory|mem_array~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N12
cycloneive_lcell_comb \memory|mem_array~75feeder (
// Equation(s):
// \memory|mem_array~75feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[3]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~75feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N10
cycloneive_lcell_comb \memory|mem_array~210 (
// Equation(s):
// \memory|mem_array~210_combout  = (\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mux_addr|out[1]~3_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~210_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~210 .lut_mask = 16'h0200;
defparam \memory|mem_array~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N0
cycloneive_lcell_comb \memory|mem_array~211 (
// Equation(s):
// \memory|mem_array~211_combout  = (\memory|mem_array~210_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\memory|mem_array~210_combout ),
	.datab(\SW[5]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~211_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~211 .lut_mask = 16'h2A08;
defparam \memory|mem_array~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N13
dffeas \memory|mem_array~75 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~75 .is_wysiwyg = "true";
defparam \memory|mem_array~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N4
cycloneive_lcell_comb \memory|mem_array~224 (
// Equation(s):
// \memory|mem_array~224_combout  = (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[2]~0_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~224_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~224 .lut_mask = 16'h0100;
defparam \memory|mem_array~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N14
cycloneive_lcell_comb \memory|mem_array~225 (
// Equation(s):
// \memory|mem_array~225_combout  = (\memory|mem_array~224_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~224_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~225_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~225 .lut_mask = 16'h4C40;
defparam \memory|mem_array~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N25
dffeas \memory|mem_array~67 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~67 .is_wysiwyg = "true";
defparam \memory|mem_array~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N24
cycloneive_lcell_comb \memory|mem_array~188 (
// Equation(s):
// \memory|mem_array~188_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~75_q ) # ((\memory|mux_addr|out[1]~3_combout )))) # (!\memory|mux_addr|out[0]~2_combout  & (((\memory|mem_array~67_q  & !\memory|mux_addr|out[1]~3_combout ))))

	.dataa(\memory|mem_array~75_q ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~67_q ),
	.datad(\memory|mux_addr|out[1]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~188_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~188 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N30
cycloneive_lcell_comb \memory|mem_array~189 (
// Equation(s):
// \memory|mem_array~189_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~188_combout  & ((\memory|mem_array~91_q ))) # (!\memory|mem_array~188_combout  & (\memory|mem_array~83_q )))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~188_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~83_q ),
	.datac(\memory|mem_array~91_q ),
	.datad(\memory|mem_array~188_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~189_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~189 .lut_mask = 16'hF588;
defparam \memory|mem_array~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N18
cycloneive_lcell_comb \memory|mem_array~238 (
// Equation(s):
// \memory|mem_array~238_combout  = (\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & (\memory|mux_addr|out[1]~3_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~238_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~238 .lut_mask = 16'h8000;
defparam \memory|mem_array~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N24
cycloneive_lcell_comb \memory|mem_array~239 (
// Equation(s):
// \memory|mem_array~239_combout  = (\memory|mem_array~238_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~238_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~239_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~239 .lut_mask = 16'h4C40;
defparam \memory|mem_array~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N5
dffeas \memory|mem_array~123 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~123 .is_wysiwyg = "true";
defparam \memory|mem_array~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N2
cycloneive_lcell_comb \memory|mem_array~107feeder (
// Equation(s):
// \memory|mem_array~107feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~107feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N4
cycloneive_lcell_comb \memory|mem_array~214 (
// Equation(s):
// \memory|mem_array~214_combout  = (\memory|mux_addr|out[2]~0_combout  & (\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[1]~3_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~214_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~214 .lut_mask = 16'h0800;
defparam \memory|mem_array~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N14
cycloneive_lcell_comb \memory|mem_array~215 (
// Equation(s):
// \memory|mem_array~215_combout  = (\memory|mem_array~214_combout  & ((\SW[5]~input_o  & ((!\KEY[2]~input_o ))) # (!\SW[5]~input_o  & (\memory|mux_write|sel_WE~0_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\memory|mem_array~214_combout ),
	.datac(\memory|mux_write|sel_WE~0_combout ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\memory|mem_array~215_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~215 .lut_mask = 16'h40C8;
defparam \memory|mem_array~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y38_N3
dffeas \memory|mem_array~107 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~107 .is_wysiwyg = "true";
defparam \memory|mem_array~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N20
cycloneive_lcell_comb \memory|mem_array~230 (
// Equation(s):
// \memory|mem_array~230_combout  = (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~230_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~230 .lut_mask = 16'h1000;
defparam \memory|mem_array~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N6
cycloneive_lcell_comb \memory|mem_array~231 (
// Equation(s):
// \memory|mem_array~231_combout  = (\memory|mem_array~230_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~230_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~231_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~231 .lut_mask = 16'h4C40;
defparam \memory|mem_array~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N19
dffeas \memory|mem_array~99 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~99 .is_wysiwyg = "true";
defparam \memory|mem_array~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N28
cycloneive_lcell_comb \memory|mem_array~115feeder (
// Equation(s):
// \memory|mem_array~115feeder_combout  = \memory|mux_val|out[3]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[3]~9_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~115feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N8
cycloneive_lcell_comb \memory|mem_array~222 (
// Equation(s):
// \memory|mem_array~222_combout  = (\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (\memory|mux_addr|out[2]~0_combout  & \memory|mux_addr|out[3]~1_combout )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mux_addr|out[2]~0_combout ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~222_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~222 .lut_mask = 16'h2000;
defparam \memory|mem_array~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N10
cycloneive_lcell_comb \memory|mem_array~223 (
// Equation(s):
// \memory|mem_array~223_combout  = (\memory|mem_array~222_combout  & ((\SW[5]~input_o  & (!\KEY[2]~input_o )) # (!\SW[5]~input_o  & ((\memory|mux_write|sel_WE~0_combout )))))

	.dataa(\KEY[2]~input_o ),
	.datab(\memory|mem_array~222_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_write|sel_WE~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~223_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~223 .lut_mask = 16'h4C40;
defparam \memory|mem_array~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N29
dffeas \memory|mem_array~115 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~115 .is_wysiwyg = "true";
defparam \memory|mem_array~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N18
cycloneive_lcell_comb \memory|mem_array~195 (
// Equation(s):
// \memory|mem_array~195_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout ) # ((\memory|mem_array~115_q )))) # (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~99_q )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~99_q ),
	.datad(\memory|mem_array~115_q ),
	.cin(gnd),
	.combout(\memory|mem_array~195_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~195 .lut_mask = 16'hBA98;
defparam \memory|mem_array~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N14
cycloneive_lcell_comb \memory|mem_array~196 (
// Equation(s):
// \memory|mem_array~196_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~195_combout  & (\memory|mem_array~123_q )) # (!\memory|mem_array~195_combout  & ((\memory|mem_array~107_q ))))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~195_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~123_q ),
	.datac(\memory|mem_array~107_q ),
	.datad(\memory|mem_array~195_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~196_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~196 .lut_mask = 16'hDDA0;
defparam \memory|mem_array~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N4
cycloneive_lcell_comb \memory|mem_array~197 (
// Equation(s):
// \memory|mem_array~197_combout  = (\memory|mem_array~194_combout  & (((\memory|mem_array~196_combout )) # (!\memory|mux_addr|out[3]~1_combout ))) # (!\memory|mem_array~194_combout  & (\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~189_combout )))

	.dataa(\memory|mem_array~194_combout ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~189_combout ),
	.datad(\memory|mem_array~196_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~197_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~197 .lut_mask = 16'hEA62;
defparam \memory|mem_array~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N26
cycloneive_lcell_comb \out_mux|Selector4~4 (
// Equation(s):
// \out_mux|Selector4~4_combout  = (\memory|mem_array~197_combout  & !\control_logic|control_mem|content~30_combout )

	.dataa(\memory|mem_array~197_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~4 .lut_mask = 16'h00AA;
defparam \out_mux|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N28
cycloneive_lcell_comb \out_mux|Selector3~8 (
// Equation(s):
// \out_mux|Selector3~8_combout  = ((!\control_logic|control_mem|content~27_combout  & \control_logic|control_mem|content~36_combout )) # (!\out_mux|Selector3~4_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~27_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~8 .lut_mask = 16'h3F0F;
defparam \out_mux|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N22
cycloneive_lcell_comb \control_logic|control_mem|content~57 (
// Equation(s):
// \control_logic|control_mem|content~57_combout  = (\micro_instr|micro [0] & (\InstructionReg|instr [5] & (!\InstructionReg|instr [7] & !\InstructionReg|instr [6])))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~57_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~57 .lut_mask = 16'h0008;
defparam \control_logic|control_mem|content~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N12
cycloneive_lcell_comb \control_logic|control_mem|content~58 (
// Equation(s):
// \control_logic|control_mem|content~58_combout  = (\control_logic|control_mem|content~17_combout ) # ((\control_logic|control_mem|content~31_combout  & ((\control_logic|control_mem|content~37_combout ) # (\control_logic|control_mem|content~57_combout ))))

	.dataa(\control_logic|control_mem|content~37_combout ),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\control_logic|control_mem|content~31_combout ),
	.datad(\control_logic|control_mem|content~57_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~58_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~58 .lut_mask = 16'hFCEC;
defparam \control_logic|control_mem|content~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N31
dffeas \ALU_Register|register_array|registerB|data_reg[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[3] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N18
cycloneive_lcell_comb \out_mux|Selector4~5 (
// Equation(s):
// \out_mux|Selector4~5_combout  = (\control_logic|control_mem|content~30_combout  & (\ALU_Register|register_array|registerB|data_reg [3] & !\control_logic|control_mem|content~36_combout ))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [3]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~5 .lut_mask = 16'h0088;
defparam \out_mux|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N22
cycloneive_lcell_comb \out_mux|Selector4~10 (
// Equation(s):
// \out_mux|Selector4~10_combout  = (\control_logic|control_mem|content~27_combout  & (((\out_mux|Selector3~4_combout  & \out_mux|Selector4~5_combout )))) # (!\control_logic|control_mem|content~27_combout  & (((!\out_mux|Selector3~4_combout )) # 
// (!\control_logic|control_mem|content~36_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\out_mux|Selector4~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~10 .lut_mask = 16'hB515;
defparam \out_mux|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N24
cycloneive_lcell_comb \control_logic|control_mem|content~24 (
// Equation(s):
// \control_logic|control_mem|content~24_combout  = (\InstructionReg|instr [5] & ((!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [6])))

	.dataa(gnd),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [5]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~24_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~24 .lut_mask = 16'h0FFC;
defparam \control_logic|control_mem|content~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N22
cycloneive_lcell_comb \control_logic|control_mem|content~25 (
// Equation(s):
// \control_logic|control_mem|content~25_combout  = (\control_logic|control_mem|content~24_combout  & (!\micro_instr|micro [2] & (\InstructionReg|instr [7] & \micro_instr|micro [1])))

	.dataa(\control_logic|control_mem|content~24_combout ),
	.datab(\micro_instr|micro [2]),
	.datac(\InstructionReg|instr [7]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~25_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~25 .lut_mask = 16'h2000;
defparam \control_logic|control_mem|content~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~12 (
// Equation(s):
// \ALU_Register|ALU|Add0~12_combout  = \ALU_Register|register_array|registerB|data_reg [3] $ (((\control_logic|control_mem|content~17_combout ) # (\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [3]),
	.datac(\control_logic|control_mem|content~17_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~12 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y38_N5
dffeas \ALU_Register|register_array|registerB|data_reg[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N4
cycloneive_lcell_comb \ALU_Register|ALU|Add0~13 (
// Equation(s):
// \ALU_Register|ALU|Add0~13_combout  = \ALU_Register|register_array|registerB|data_reg [2] $ (((\control_logic|control_mem|content~25_combout ) # (\control_logic|control_mem|content~17_combout )))

	.dataa(\control_logic|control_mem|content~25_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [2]),
	.datad(\control_logic|control_mem|content~17_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~13 .lut_mask = 16'h0F5A;
defparam \ALU_Register|ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N19
dffeas \ALU_Register|register_array|registerA|data_reg[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[2] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y37_N25
dffeas \ALU_Register|register_array|registerB|data_reg[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N24
cycloneive_lcell_comb \ALU_Register|ALU|Add0~5 (
// Equation(s):
// \ALU_Register|ALU|Add0~5_combout  = \ALU_Register|register_array|registerB|data_reg [1] $ (((\control_logic|control_mem|content~25_combout ) # (\control_logic|control_mem|content~17_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~25_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [1]),
	.datad(\control_logic|control_mem|content~17_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~5 .lut_mask = 16'h0F3C;
defparam \ALU_Register|ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y38_N17
dffeas \ALU_Register|register_array|registerA|data_reg[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[1] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y37_N1
dffeas \ALU_Register|register_array|registerB|data_reg[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[0] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N0
cycloneive_lcell_comb \ALU_Register|ALU|Add0~0 (
// Equation(s):
// \ALU_Register|ALU|Add0~0_combout  = \ALU_Register|register_array|registerB|data_reg [0] $ (((\control_logic|control_mem|content~25_combout ) # (\control_logic|control_mem|content~17_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~25_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [0]),
	.datad(\control_logic|control_mem|content~17_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~0 .lut_mask = 16'h0F3C;
defparam \ALU_Register|ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N12
cycloneive_lcell_comb \ALU_Register|ALU|Add0~2 (
// Equation(s):
// \ALU_Register|ALU|Add0~2_cout  = CARRY(\control_logic|control_mem|content~27_combout )

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU_Register|ALU|Add0~2_cout ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~2 .lut_mask = 16'h00AA;
defparam \ALU_Register|ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N14
cycloneive_lcell_comb \ALU_Register|ALU|Add0~3 (
// Equation(s):
// \ALU_Register|ALU|Add0~3_combout  = (\ALU_Register|register_array|registerA|data_reg [0] & ((\ALU_Register|ALU|Add0~0_combout  & (\ALU_Register|ALU|Add0~2_cout  & VCC)) # (!\ALU_Register|ALU|Add0~0_combout  & (!\ALU_Register|ALU|Add0~2_cout )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [0] & ((\ALU_Register|ALU|Add0~0_combout  & (!\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|ALU|Add0~0_combout  & ((\ALU_Register|ALU|Add0~2_cout ) # (GND)))))
// \ALU_Register|ALU|Add0~4  = CARRY((\ALU_Register|register_array|registerA|data_reg [0] & (!\ALU_Register|ALU|Add0~0_combout  & !\ALU_Register|ALU|Add0~2_cout )) # (!\ALU_Register|register_array|registerA|data_reg [0] & ((!\ALU_Register|ALU|Add0~2_cout ) # 
// (!\ALU_Register|ALU|Add0~0_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [0]),
	.datab(\ALU_Register|ALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~2_cout ),
	.combout(\ALU_Register|ALU|Add0~3_combout ),
	.cout(\ALU_Register|ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~3 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N16
cycloneive_lcell_comb \ALU_Register|ALU|Add0~6 (
// Equation(s):
// \ALU_Register|ALU|Add0~6_combout  = ((\ALU_Register|ALU|Add0~5_combout  $ (\ALU_Register|register_array|registerA|data_reg [1] $ (!\ALU_Register|ALU|Add0~4 )))) # (GND)
// \ALU_Register|ALU|Add0~7  = CARRY((\ALU_Register|ALU|Add0~5_combout  & ((\ALU_Register|register_array|registerA|data_reg [1]) # (!\ALU_Register|ALU|Add0~4 ))) # (!\ALU_Register|ALU|Add0~5_combout  & (\ALU_Register|register_array|registerA|data_reg [1] & 
// !\ALU_Register|ALU|Add0~4 )))

	.dataa(\ALU_Register|ALU|Add0~5_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~4 ),
	.combout(\ALU_Register|ALU|Add0~6_combout ),
	.cout(\ALU_Register|ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~6 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N18
cycloneive_lcell_comb \ALU_Register|ALU|Add0~14 (
// Equation(s):
// \ALU_Register|ALU|Add0~14_combout  = (\ALU_Register|ALU|Add0~13_combout  & ((\ALU_Register|register_array|registerA|data_reg [2] & (\ALU_Register|ALU|Add0~7  & VCC)) # (!\ALU_Register|register_array|registerA|data_reg [2] & (!\ALU_Register|ALU|Add0~7 )))) 
// # (!\ALU_Register|ALU|Add0~13_combout  & ((\ALU_Register|register_array|registerA|data_reg [2] & (!\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|register_array|registerA|data_reg [2] & ((\ALU_Register|ALU|Add0~7 ) # (GND)))))
// \ALU_Register|ALU|Add0~15  = CARRY((\ALU_Register|ALU|Add0~13_combout  & (!\ALU_Register|register_array|registerA|data_reg [2] & !\ALU_Register|ALU|Add0~7 )) # (!\ALU_Register|ALU|Add0~13_combout  & ((!\ALU_Register|ALU|Add0~7 ) # 
// (!\ALU_Register|register_array|registerA|data_reg [2]))))

	.dataa(\ALU_Register|ALU|Add0~13_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~7 ),
	.combout(\ALU_Register|ALU|Add0~14_combout ),
	.cout(\ALU_Register|ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N20
cycloneive_lcell_comb \ALU_Register|ALU|Add0~16 (
// Equation(s):
// \ALU_Register|ALU|Add0~16_combout  = ((\ALU_Register|register_array|registerA|data_reg [3] $ (\ALU_Register|ALU|Add0~12_combout  $ (!\ALU_Register|ALU|Add0~15 )))) # (GND)
// \ALU_Register|ALU|Add0~17  = CARRY((\ALU_Register|register_array|registerA|data_reg [3] & ((\ALU_Register|ALU|Add0~12_combout ) # (!\ALU_Register|ALU|Add0~15 ))) # (!\ALU_Register|register_array|registerA|data_reg [3] & (\ALU_Register|ALU|Add0~12_combout  
// & !\ALU_Register|ALU|Add0~15 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [3]),
	.datab(\ALU_Register|ALU|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~15 ),
	.combout(\ALU_Register|ALU|Add0~16_combout ),
	.cout(\ALU_Register|ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N28
cycloneive_lcell_comb \out_mux|Selector4~6 (
// Equation(s):
// \out_mux|Selector4~6_combout  = (\out_mux|Selector4~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~16_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~6_combout ),
	.datab(\out_mux|Selector3~8_combout ),
	.datac(\out_mux|Selector4~10_combout ),
	.datad(\ALU_Register|ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~6 .lut_mask = 16'hB030;
defparam \out_mux|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N2
cycloneive_lcell_comb \out_mux|Selector4~7 (
// Equation(s):
// \out_mux|Selector4~7_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector4~6_combout  & ((\out_mux|Selector4~4_combout ))) # (!\out_mux|Selector4~6_combout  & (\ALU_Register|register_array|registerA|data_reg [3])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector4~6_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [3]),
	.datab(\out_mux|Selector3~7_combout ),
	.datac(\out_mux|Selector4~4_combout ),
	.datad(\out_mux|Selector4~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~7 .lut_mask = 16'hF388;
defparam \out_mux|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N16
cycloneive_lcell_comb \out_mux|Selector4~8 (
// Equation(s):
// \out_mux|Selector4~8_combout  = (\control_logic|control_mem|content~22_combout  & (\ProgramCounter|PC [3] & (\out_mux|Selector5~14_combout ))) # (!\control_logic|control_mem|content~22_combout  & ((\out_mux|Selector4~7_combout ) # ((\ProgramCounter|PC [3] 
// & \out_mux|Selector5~14_combout ))))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\ProgramCounter|PC [3]),
	.datac(\out_mux|Selector5~14_combout ),
	.datad(\out_mux|Selector4~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector4~8 .lut_mask = 16'hD5C0;
defparam \out_mux|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N24
cycloneive_lcell_comb \ProgramCounter|PC[3]~0 (
// Equation(s):
// \ProgramCounter|PC[3]~0_combout  = (\control_logic|control_mem|content~43_combout  & (\out_mux|Selector4~9_combout )) # (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector4~8_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector4~9_combout ),
	.datad(\out_mux|Selector4~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~0 .lut_mask = 16'hF3C0;
defparam \ProgramCounter|PC[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N20
cycloneive_lcell_comb \ProgramCounter|PC[3]~feeder (
// Equation(s):
// \ProgramCounter|PC[3]~feeder_combout  = \ProgramCounter|PC[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[3]~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N6
cycloneive_lcell_comb \ProgramCounter|Add0~6 (
// Equation(s):
// \ProgramCounter|Add0~6_combout  = (\ProgramCounter|PC [3] & (!\ProgramCounter|Add0~5 )) # (!\ProgramCounter|PC [3] & ((\ProgramCounter|Add0~5 ) # (GND)))
// \ProgramCounter|Add0~7  = CARRY((!\ProgramCounter|Add0~5 ) # (!\ProgramCounter|PC [3]))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~5 ),
	.combout(\ProgramCounter|Add0~6_combout ),
	.cout(\ProgramCounter|Add0~7 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~6 .lut_mask = 16'h3C3F;
defparam \ProgramCounter|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N8
cycloneive_lcell_comb \control_logic|control_mem|content~59 (
// Equation(s):
// \control_logic|control_mem|content~59_combout  = (\micro_instr|micro [0]) # ((\micro_instr|micro [1]) # (\control_logic|control_mem|content~42_combout ))

	.dataa(\micro_instr|micro [0]),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\control_logic|control_mem|content~42_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~59_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~59 .lut_mask = 16'hFFFA;
defparam \control_logic|control_mem|content~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N24
cycloneive_lcell_comb \ALU_Register|register_array|registerA|data_reg[7]~feeder (
// Equation(s):
// \ALU_Register|register_array|registerA|data_reg[7]~feeder_combout  = \out_mux|Selector0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector0~9_combout ),
	.cin(gnd),
	.combout(\ALU_Register|register_array|registerA|data_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \ALU_Register|register_array|registerA|data_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N25
dffeas \ALU_Register|register_array|registerA|data_reg[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ALU_Register|register_array|registerA|data_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y37_N19
dffeas \ALU_Register|register_array|registerB|data_reg[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector0~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[7] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N16
cycloneive_lcell_comb \ALU_Register|ALU|Add0~8 (
// Equation(s):
// \ALU_Register|ALU|Add0~8_combout  = \ALU_Register|register_array|registerB|data_reg [7] $ (((\control_logic|control_mem|content~17_combout ) # (\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [7]),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~8 .lut_mask = 16'h0F3C;
defparam \ALU_Register|ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N11
dffeas \ALU_Register|register_array|registerB|data_reg[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N10
cycloneive_lcell_comb \ALU_Register|ALU|Add0~9 (
// Equation(s):
// \ALU_Register|ALU|Add0~9_combout  = \ALU_Register|register_array|registerB|data_reg [6] $ (((\control_logic|control_mem|content~17_combout ) # (\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [6]),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~9 .lut_mask = 16'h0F3C;
defparam \ALU_Register|ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N19
dffeas \ALU_Register|register_array|registerA|data_reg[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector1~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[6] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y37_N29
dffeas \ALU_Register|register_array|registerB|data_reg[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[5] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N28
cycloneive_lcell_comb \ALU_Register|ALU|Add0~10 (
// Equation(s):
// \ALU_Register|ALU|Add0~10_combout  = \ALU_Register|register_array|registerB|data_reg [5] $ (((\control_logic|control_mem|content~17_combout ) # (\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [5]),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~10 .lut_mask = 16'h0F3C;
defparam \ALU_Register|ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y37_N7
dffeas \ALU_Register|register_array|registerA|data_reg[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\out_mux|Selector3~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerA|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerA|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerA|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y37_N27
dffeas \ALU_Register|register_array|registerB|data_reg[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ALU_Register|register_array|registerB|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ALU_Register|register_array|registerB|data_reg[4] .is_wysiwyg = "true";
defparam \ALU_Register|register_array|registerB|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N4
cycloneive_lcell_comb \ALU_Register|ALU|Add0~11 (
// Equation(s):
// \ALU_Register|ALU|Add0~11_combout  = \ALU_Register|register_array|registerB|data_reg [4] $ (((\control_logic|control_mem|content~17_combout ) # (\control_logic|control_mem|content~25_combout )))

	.dataa(gnd),
	.datab(\ALU_Register|register_array|registerB|data_reg [4]),
	.datac(\control_logic|control_mem|content~17_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~11 .lut_mask = 16'h333C;
defparam \ALU_Register|ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N22
cycloneive_lcell_comb \ALU_Register|ALU|Add0~18 (
// Equation(s):
// \ALU_Register|ALU|Add0~18_combout  = (\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (\ALU_Register|ALU|Add0~17  & VCC)) # (!\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )))) # 
// (!\ALU_Register|register_array|registerA|data_reg [4] & ((\ALU_Register|ALU|Add0~11_combout  & (!\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|ALU|Add0~11_combout  & ((\ALU_Register|ALU|Add0~17 ) # (GND)))))
// \ALU_Register|ALU|Add0~19  = CARRY((\ALU_Register|register_array|registerA|data_reg [4] & (!\ALU_Register|ALU|Add0~11_combout  & !\ALU_Register|ALU|Add0~17 )) # (!\ALU_Register|register_array|registerA|data_reg [4] & ((!\ALU_Register|ALU|Add0~17 ) # 
// (!\ALU_Register|ALU|Add0~11_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [4]),
	.datab(\ALU_Register|ALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~17 ),
	.combout(\ALU_Register|ALU|Add0~18_combout ),
	.cout(\ALU_Register|ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N24
cycloneive_lcell_comb \ALU_Register|ALU|Add0~20 (
// Equation(s):
// \ALU_Register|ALU|Add0~20_combout  = ((\ALU_Register|register_array|registerA|data_reg [5] $ (\ALU_Register|ALU|Add0~10_combout  $ (!\ALU_Register|ALU|Add0~19 )))) # (GND)
// \ALU_Register|ALU|Add0~21  = CARRY((\ALU_Register|register_array|registerA|data_reg [5] & ((\ALU_Register|ALU|Add0~10_combout ) # (!\ALU_Register|ALU|Add0~19 ))) # (!\ALU_Register|register_array|registerA|data_reg [5] & (\ALU_Register|ALU|Add0~10_combout  
// & !\ALU_Register|ALU|Add0~19 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [5]),
	.datab(\ALU_Register|ALU|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~19 ),
	.combout(\ALU_Register|ALU|Add0~20_combout ),
	.cout(\ALU_Register|ALU|Add0~21 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N26
cycloneive_lcell_comb \ALU_Register|ALU|Add0~22 (
// Equation(s):
// \ALU_Register|ALU|Add0~22_combout  = (\ALU_Register|ALU|Add0~9_combout  & ((\ALU_Register|register_array|registerA|data_reg [6] & (\ALU_Register|ALU|Add0~21  & VCC)) # (!\ALU_Register|register_array|registerA|data_reg [6] & (!\ALU_Register|ALU|Add0~21 
// )))) # (!\ALU_Register|ALU|Add0~9_combout  & ((\ALU_Register|register_array|registerA|data_reg [6] & (!\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|register_array|registerA|data_reg [6] & ((\ALU_Register|ALU|Add0~21 ) # (GND)))))
// \ALU_Register|ALU|Add0~23  = CARRY((\ALU_Register|ALU|Add0~9_combout  & (!\ALU_Register|register_array|registerA|data_reg [6] & !\ALU_Register|ALU|Add0~21 )) # (!\ALU_Register|ALU|Add0~9_combout  & ((!\ALU_Register|ALU|Add0~21 ) # 
// (!\ALU_Register|register_array|registerA|data_reg [6]))))

	.dataa(\ALU_Register|ALU|Add0~9_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~21 ),
	.combout(\ALU_Register|ALU|Add0~22_combout ),
	.cout(\ALU_Register|ALU|Add0~23 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_Register|ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N28
cycloneive_lcell_comb \ALU_Register|ALU|Add0~24 (
// Equation(s):
// \ALU_Register|ALU|Add0~24_combout  = ((\ALU_Register|register_array|registerA|data_reg [7] $ (\ALU_Register|ALU|Add0~8_combout  $ (!\ALU_Register|ALU|Add0~23 )))) # (GND)
// \ALU_Register|ALU|Add0~25  = CARRY((\ALU_Register|register_array|registerA|data_reg [7] & ((\ALU_Register|ALU|Add0~8_combout ) # (!\ALU_Register|ALU|Add0~23 ))) # (!\ALU_Register|register_array|registerA|data_reg [7] & (\ALU_Register|ALU|Add0~8_combout  & 
// !\ALU_Register|ALU|Add0~23 )))

	.dataa(\ALU_Register|register_array|registerA|data_reg [7]),
	.datab(\ALU_Register|ALU|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_Register|ALU|Add0~23 ),
	.combout(\ALU_Register|ALU|Add0~24_combout ),
	.cout(\ALU_Register|ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_Register|ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N30
cycloneive_lcell_comb \ALU_Register|ALU|Add0~26 (
// Equation(s):
// \ALU_Register|ALU|Add0~26_combout  = \control_logic|control_mem|content~27_combout  $ (\ALU_Register|ALU|Add0~25 )

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU_Register|ALU|Add0~25 ),
	.combout(\ALU_Register|ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|Add0~26 .lut_mask = 16'h5A5A;
defparam \ALU_Register|ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X98_Y38_N31
dffeas \flag_reg|FC (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ALU_Register|ALU|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FC .is_wysiwyg = "true";
defparam \flag_reg|FC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N10
cycloneive_lcell_comb \control_logic|control_mem|content~49 (
// Equation(s):
// \control_logic|control_mem|content~49_combout  = (\InstructionReg|instr [5]) # ((\InstructionReg|instr [4]) # ((\flag_reg|FC~q  & !\micro_instr|micro [0])))

	.dataa(\flag_reg|FC~q ),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~49_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~49 .lut_mask = 16'hFCFE;
defparam \control_logic|control_mem|content~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N4
cycloneive_lcell_comb \ProgramCounter|PC[7]~5 (
// Equation(s):
// \ProgramCounter|PC[7]~5_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & (!\control_logic|control_mem|content~49_combout )))) # (!\InstructionReg|instr [7] & 
// (((!\InstructionReg|instr [6]))))

	.dataa(\control_logic|control_mem|content~49_combout ),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\ProgramCounter|PC[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[7]~5 .lut_mask = 16'hC05F;
defparam \ProgramCounter|PC[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N18
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~0 (
// Equation(s):
// \ALU_Register|ALU|ZERO~0_combout  = (\ALU_Register|ALU|Add0~20_combout ) # (\ALU_Register|ALU|Add0~18_combout )

	.dataa(\ALU_Register|ALU|Add0~20_combout ),
	.datab(gnd),
	.datac(\ALU_Register|ALU|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~0 .lut_mask = 16'hFAFA;
defparam \ALU_Register|ALU|ZERO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N28
cycloneive_lcell_comb \ALU_Register|ALU|ZERO~1 (
// Equation(s):
// \ALU_Register|ALU|ZERO~1_combout  = (\ALU_Register|ALU|Add0~3_combout ) # ((\ALU_Register|ALU|Add0~6_combout ) # ((\ALU_Register|ALU|Add0~14_combout ) # (\ALU_Register|ALU|Add0~16_combout )))

	.dataa(\ALU_Register|ALU|Add0~3_combout ),
	.datab(\ALU_Register|ALU|Add0~6_combout ),
	.datac(\ALU_Register|ALU|Add0~14_combout ),
	.datad(\ALU_Register|ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO~1 .lut_mask = 16'hFFFE;
defparam \ALU_Register|ALU|ZERO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y39_N4
cycloneive_lcell_comb \ALU_Register|ALU|ZERO (
// Equation(s):
// \ALU_Register|ALU|ZERO~combout  = (!\ALU_Register|ALU|Add0~22_combout  & (!\ALU_Register|ALU|ZERO~0_combout  & (!\ALU_Register|ALU|Add0~24_combout  & !\ALU_Register|ALU|ZERO~1_combout )))

	.dataa(\ALU_Register|ALU|Add0~22_combout ),
	.datab(\ALU_Register|ALU|ZERO~0_combout ),
	.datac(\ALU_Register|ALU|Add0~24_combout ),
	.datad(\ALU_Register|ALU|ZERO~1_combout ),
	.cin(gnd),
	.combout(\ALU_Register|ALU|ZERO~combout ),
	.cout());
// synopsys translate_off
defparam \ALU_Register|ALU|ZERO .lut_mask = 16'h0001;
defparam \ALU_Register|ALU|ZERO .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y39_N5
dffeas \flag_reg|FZ (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ALU_Register|ALU|ZERO~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_reg|FZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flag_reg|FZ .is_wysiwyg = "true";
defparam \flag_reg|FZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N10
cycloneive_lcell_comb \control_logic|control_mem|content~50 (
// Equation(s):
// \control_logic|control_mem|content~50_combout  = (\InstructionReg|instr [5] & (!\micro_instr|micro [0] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [5]),
	.datab(\flag_reg|FZ~q ),
	.datac(\InstructionReg|instr [4]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~50_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~50 .lut_mask = 16'h008A;
defparam \control_logic|control_mem|content~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N24
cycloneive_lcell_comb \ProgramCounter|PC[7]~6 (
// Equation(s):
// \ProgramCounter|PC[7]~6_combout  = (\ProgramCounter|PC[7]~5_combout ) # (((!\InstructionReg|instr [7] & !\control_logic|control_mem|content~50_combout )) # (!\micro_instr|micro [1]))

	.dataa(\ProgramCounter|PC[7]~5_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\micro_instr|micro [1]),
	.datad(\control_logic|control_mem|content~50_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[7]~6 .lut_mask = 16'hAFBF;
defparam \ProgramCounter|PC[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N18
cycloneive_lcell_comb \ProgramCounter|PC[7]~7 (
// Equation(s):
// \ProgramCounter|PC[7]~7_combout  = (\control_logic|control_mem|content~48_combout ) # ((\control_logic|control_mem|content~59_combout  & ((\micro_instr|micro [2]) # (!\ProgramCounter|PC[7]~6_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~59_combout ),
	.datac(\control_logic|control_mem|content~48_combout ),
	.datad(\ProgramCounter|PC[7]~6_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[7]~7 .lut_mask = 16'hF8FC;
defparam \ProgramCounter|PC[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N21
dffeas \ProgramCounter|PC[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[3]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~4_combout ),
	.sload(\control_logic|control_mem|content~48_combout ),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[3] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N24
cycloneive_lcell_comb \ProgramCounter|LessThan0~0 (
// Equation(s):
// \ProgramCounter|LessThan0~0_combout  = (\ProgramCounter|PC [1] & (\ProgramCounter|PC [3] & (\ProgramCounter|PC [2] & \ProgramCounter|PC [0])))

	.dataa(\ProgramCounter|PC [1]),
	.datab(\ProgramCounter|PC [3]),
	.datac(\ProgramCounter|PC [2]),
	.datad(\ProgramCounter|PC [0]),
	.cin(gnd),
	.combout(\ProgramCounter|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|LessThan0~0 .lut_mask = 16'h8000;
defparam \ProgramCounter|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N8
cycloneive_lcell_comb \ProgramCounter|Add0~8 (
// Equation(s):
// \ProgramCounter|Add0~8_combout  = (\ProgramCounter|PC [4] & (\ProgramCounter|Add0~7  $ (GND))) # (!\ProgramCounter|PC [4] & (!\ProgramCounter|Add0~7  & VCC))
// \ProgramCounter|Add0~9  = CARRY((\ProgramCounter|PC [4] & !\ProgramCounter|Add0~7 ))

	.dataa(\ProgramCounter|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~7 ),
	.combout(\ProgramCounter|Add0~8_combout ),
	.cout(\ProgramCounter|Add0~9 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~8 .lut_mask = 16'hA50A;
defparam \ProgramCounter|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N12
cycloneive_lcell_comb \ProgramCounter|PC~11 (
// Equation(s):
// \ProgramCounter|PC~11_combout  = (\control_logic|control_mem|content~48_combout  & (\ProgramCounter|Add0~8_combout  & (!\ProgramCounter|LessThan0~0_combout  & !\ProgramCounter|LessThan0~1_combout )))

	.dataa(\control_logic|control_mem|content~48_combout ),
	.datab(\ProgramCounter|Add0~8_combout ),
	.datac(\ProgramCounter|LessThan0~0_combout ),
	.datad(\ProgramCounter|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~11 .lut_mask = 16'h0008;
defparam \ProgramCounter|PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y38_N13
dffeas \ProgramCounter|PC[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[4] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N10
cycloneive_lcell_comb \ProgramCounter|Add0~10 (
// Equation(s):
// \ProgramCounter|Add0~10_combout  = (\ProgramCounter|PC [5] & (!\ProgramCounter|Add0~9 )) # (!\ProgramCounter|PC [5] & ((\ProgramCounter|Add0~9 ) # (GND)))
// \ProgramCounter|Add0~11  = CARRY((!\ProgramCounter|Add0~9 ) # (!\ProgramCounter|PC [5]))

	.dataa(\ProgramCounter|PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~9 ),
	.combout(\ProgramCounter|Add0~10_combout ),
	.cout(\ProgramCounter|Add0~11 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~10 .lut_mask = 16'h5A5F;
defparam \ProgramCounter|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N26
cycloneive_lcell_comb \ProgramCounter|PC~10 (
// Equation(s):
// \ProgramCounter|PC~10_combout  = (!\ProgramCounter|LessThan0~1_combout  & (!\ProgramCounter|LessThan0~0_combout  & (\control_logic|control_mem|content~48_combout  & \ProgramCounter|Add0~10_combout )))

	.dataa(\ProgramCounter|LessThan0~1_combout ),
	.datab(\ProgramCounter|LessThan0~0_combout ),
	.datac(\control_logic|control_mem|content~48_combout ),
	.datad(\ProgramCounter|Add0~10_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~10 .lut_mask = 16'h1000;
defparam \ProgramCounter|PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N27
dffeas \ProgramCounter|PC[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[5] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N12
cycloneive_lcell_comb \ProgramCounter|Add0~12 (
// Equation(s):
// \ProgramCounter|Add0~12_combout  = (\ProgramCounter|PC [6] & (\ProgramCounter|Add0~11  $ (GND))) # (!\ProgramCounter|PC [6] & (!\ProgramCounter|Add0~11  & VCC))
// \ProgramCounter|Add0~13  = CARRY((\ProgramCounter|PC [6] & !\ProgramCounter|Add0~11 ))

	.dataa(gnd),
	.datab(\ProgramCounter|PC [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ProgramCounter|Add0~11 ),
	.combout(\ProgramCounter|Add0~12_combout ),
	.cout(\ProgramCounter|Add0~13 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~12 .lut_mask = 16'hC30C;
defparam \ProgramCounter|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N28
cycloneive_lcell_comb \ProgramCounter|PC~9 (
// Equation(s):
// \ProgramCounter|PC~9_combout  = (!\ProgramCounter|LessThan0~1_combout  & (\ProgramCounter|Add0~12_combout  & (\control_logic|control_mem|content~48_combout  & !\ProgramCounter|LessThan0~0_combout )))

	.dataa(\ProgramCounter|LessThan0~1_combout ),
	.datab(\ProgramCounter|Add0~12_combout ),
	.datac(\control_logic|control_mem|content~48_combout ),
	.datad(\ProgramCounter|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~9 .lut_mask = 16'h0040;
defparam \ProgramCounter|PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N29
dffeas \ProgramCounter|PC[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[6] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N14
cycloneive_lcell_comb \ProgramCounter|Add0~14 (
// Equation(s):
// \ProgramCounter|Add0~14_combout  = \ProgramCounter|Add0~13  $ (\ProgramCounter|PC [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC [7]),
	.cin(\ProgramCounter|Add0~13 ),
	.combout(\ProgramCounter|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|Add0~14 .lut_mask = 16'h0FF0;
defparam \ProgramCounter|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N22
cycloneive_lcell_comb \ProgramCounter|PC~8 (
// Equation(s):
// \ProgramCounter|PC~8_combout  = (!\ProgramCounter|LessThan0~0_combout  & (\ProgramCounter|Add0~14_combout  & (\control_logic|control_mem|content~48_combout  & !\ProgramCounter|LessThan0~1_combout )))

	.dataa(\ProgramCounter|LessThan0~0_combout ),
	.datab(\ProgramCounter|Add0~14_combout ),
	.datac(\control_logic|control_mem|content~48_combout ),
	.datad(\ProgramCounter|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC~8 .lut_mask = 16'h0040;
defparam \ProgramCounter|PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y38_N23
dffeas \ProgramCounter|PC[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[7] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N28
cycloneive_lcell_comb \ProgramCounter|LessThan0~1 (
// Equation(s):
// \ProgramCounter|LessThan0~1_combout  = (\ProgramCounter|PC [7]) # ((\ProgramCounter|PC [5]) # ((\ProgramCounter|PC [6]) # (\ProgramCounter|PC [4])))

	.dataa(\ProgramCounter|PC [7]),
	.datab(\ProgramCounter|PC [5]),
	.datac(\ProgramCounter|PC [6]),
	.datad(\ProgramCounter|PC [4]),
	.cin(gnd),
	.combout(\ProgramCounter|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \ProgramCounter|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N30
cycloneive_lcell_comb \ProgramCounter|PC[3]~4 (
// Equation(s):
// \ProgramCounter|PC[3]~4_combout  = (\control_logic|control_mem|content~48_combout  & ((\ProgramCounter|LessThan0~1_combout ) # (\ProgramCounter|LessThan0~0_combout )))

	.dataa(\ProgramCounter|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~48_combout ),
	.datad(\ProgramCounter|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[3]~4 .lut_mask = 16'hF0A0;
defparam \ProgramCounter|PC[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N19
dffeas \ProgramCounter|PC[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[2]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~4_combout ),
	.sload(\control_logic|control_mem|content~48_combout ),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[2] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N12
cycloneive_lcell_comb \memory|mux_val|out[2]~10 (
// Equation(s):
// \memory|mux_val|out[2]~10_combout  = (\SW[5]~input_o  & (\SW[8]~input_o )) # (!\SW[5]~input_o  & ((\ProgramCounter|PC[2]~1_combout )))

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\ProgramCounter|PC[2]~1_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[2]~10 .lut_mask = 16'hAFA0;
defparam \memory|mux_val|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N13
dffeas \memory|mem_array~122 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~122 .is_wysiwyg = "true";
defparam \memory|mem_array~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N24
cycloneive_lcell_comb \memory|mem_array~90feeder (
// Equation(s):
// \memory|mem_array~90feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~90feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N25
dffeas \memory|mem_array~90 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~90 .is_wysiwyg = "true";
defparam \memory|mem_array~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N10
cycloneive_lcell_comb \memory|mem_array~259 (
// Equation(s):
// \memory|mem_array~259_combout  = !\memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~259_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~259 .lut_mask = 16'h00FF;
defparam \memory|mem_array~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N11
dffeas \memory|mem_array~26 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~259_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~26 .is_wysiwyg = "true";
defparam \memory|mem_array~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y35_N15
dffeas \memory|mem_array~58 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~58 .is_wysiwyg = "true";
defparam \memory|mem_array~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N14
cycloneive_lcell_comb \memory|mem_array~205 (
// Equation(s):
// \memory|mem_array~205_combout  = (\memory|mux_addr|out[3]~1_combout  & (((\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~58_q ))) # 
// (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mem_array~26_q ))))

	.dataa(\memory|mem_array~26_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~58_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~205_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~205 .lut_mask = 16'hFC11;
defparam \memory|mem_array~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N8
cycloneive_lcell_comb \memory|mem_array~206 (
// Equation(s):
// \memory|mem_array~206_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~205_combout  & (\memory|mem_array~122_q )) # (!\memory|mem_array~205_combout  & ((\memory|mem_array~90_q ))))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~205_combout ))))

	.dataa(\memory|mem_array~122_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~90_q ),
	.datad(\memory|mem_array~205_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~206_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~206 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N16
cycloneive_lcell_comb \memory|mem_array~50feeder (
// Equation(s):
// \memory|mem_array~50feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[2]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~50feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N17
dffeas \memory|mem_array~50 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~50 .is_wysiwyg = "true";
defparam \memory|mem_array~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N5
dffeas \memory|mem_array~114 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~114 .is_wysiwyg = "true";
defparam \memory|mem_array~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N6
cycloneive_lcell_comb \memory|mem_array~82feeder (
// Equation(s):
// \memory|mem_array~82feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~82feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N7
dffeas \memory|mem_array~82 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~82 .is_wysiwyg = "true";
defparam \memory|mem_array~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N25
dffeas \memory|mem_array~18 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~18 .is_wysiwyg = "true";
defparam \memory|mem_array~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N24
cycloneive_lcell_comb \memory|mem_array~198 (
// Equation(s):
// \memory|mem_array~198_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~82_q )) # 
// (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~18_q )))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~82_q ),
	.datac(\memory|mem_array~18_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~198_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~198 .lut_mask = 16'hEE50;
defparam \memory|mem_array~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N4
cycloneive_lcell_comb \memory|mem_array~199 (
// Equation(s):
// \memory|mem_array~199_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~198_combout  & ((\memory|mem_array~114_q ))) # (!\memory|mem_array~198_combout  & (\memory|mem_array~50_q )))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~198_combout ))))

	.dataa(\memory|mem_array~50_q ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~114_q ),
	.datad(\memory|mem_array~198_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~199_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~199 .lut_mask = 16'hF388;
defparam \memory|mem_array~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N8
cycloneive_lcell_comb \memory|mem_array~66feeder (
// Equation(s):
// \memory|mem_array~66feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~66feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N9
dffeas \memory|mem_array~66 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~66 .is_wysiwyg = "true";
defparam \memory|mem_array~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N31
dffeas \memory|mem_array~2 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~2 .is_wysiwyg = "true";
defparam \memory|mem_array~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N30
cycloneive_lcell_comb \memory|mem_array~202 (
// Equation(s):
// \memory|mem_array~202_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~66_q )) # 
// (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~2_q )))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~66_q ),
	.datac(\memory|mem_array~2_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~202_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~202 .lut_mask = 16'hEE50;
defparam \memory|mem_array~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N31
dffeas \memory|mem_array~98 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~98 .is_wysiwyg = "true";
defparam \memory|mem_array~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N16
cycloneive_lcell_comb \memory|mem_array~34feeder (
// Equation(s):
// \memory|mem_array~34feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~34feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N17
dffeas \memory|mem_array~34 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~34 .is_wysiwyg = "true";
defparam \memory|mem_array~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N30
cycloneive_lcell_comb \memory|mem_array~203 (
// Equation(s):
// \memory|mem_array~203_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~202_combout  & (\memory|mem_array~98_q )) # (!\memory|mem_array~202_combout  & ((\memory|mem_array~34_q ))))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (\memory|mem_array~202_combout ))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~202_combout ),
	.datac(\memory|mem_array~98_q ),
	.datad(\memory|mem_array~34_q ),
	.cin(gnd),
	.combout(\memory|mem_array~203_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~203 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N4
cycloneive_lcell_comb \memory|mem_array~74feeder (
// Equation(s):
// \memory|mem_array~74feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~74feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N5
dffeas \memory|mem_array~74 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~74 .is_wysiwyg = "true";
defparam \memory|mem_array~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y36_N13
dffeas \memory|mem_array~106 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~106 .is_wysiwyg = "true";
defparam \memory|mem_array~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N22
cycloneive_lcell_comb \memory|mem_array~42feeder (
// Equation(s):
// \memory|mem_array~42feeder_combout  = \memory|mux_val|out[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[2]~10_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~42feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N23
dffeas \memory|mem_array~42 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~42 .is_wysiwyg = "true";
defparam \memory|mem_array~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y36_N19
dffeas \memory|mem_array~10 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~10 .is_wysiwyg = "true";
defparam \memory|mem_array~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N18
cycloneive_lcell_comb \memory|mem_array~200 (
// Equation(s):
// \memory|mem_array~200_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~42_q ) # ((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & (((\memory|mem_array~10_q  & !\memory|mux_addr|out[3]~1_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~42_q ),
	.datac(\memory|mem_array~10_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~200_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~200 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N12
cycloneive_lcell_comb \memory|mem_array~201 (
// Equation(s):
// \memory|mem_array~201_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~200_combout  & ((\memory|mem_array~106_q ))) # (!\memory|mem_array~200_combout  & (\memory|mem_array~74_q )))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~200_combout ))))

	.dataa(\memory|mem_array~74_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~106_q ),
	.datad(\memory|mem_array~200_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~201_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~201 .lut_mask = 16'hF388;
defparam \memory|mem_array~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N20
cycloneive_lcell_comb \memory|mem_array~204 (
// Equation(s):
// \memory|mem_array~204_combout  = (\memory|mux_addr|out[1]~3_combout  & (((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~201_combout ))) # 
// (!\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~203_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~203_combout ),
	.datac(\memory|mem_array~201_combout ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~204_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~204 .lut_mask = 16'hFA44;
defparam \memory|mem_array~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N26
cycloneive_lcell_comb \memory|mem_array~207 (
// Equation(s):
// \memory|mem_array~207_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~204_combout  & (\memory|mem_array~206_combout )) # (!\memory|mem_array~204_combout  & ((\memory|mem_array~199_combout ))))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~204_combout ))))

	.dataa(\memory|mem_array~206_combout ),
	.datab(\memory|mem_array~199_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mem_array~204_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~207_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~207 .lut_mask = 16'hAFC0;
defparam \memory|mem_array~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N30
cycloneive_lcell_comb \out_mux|Selector5~8 (
// Equation(s):
// \out_mux|Selector5~8_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~207_combout )

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mem_array~207_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~8 .lut_mask = 16'h5500;
defparam \out_mux|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N28
cycloneive_lcell_comb \out_mux|Selector5~9 (
// Equation(s):
// \out_mux|Selector5~9_combout  = (\control_logic|control_mem|content~30_combout  & (\ALU_Register|register_array|registerB|data_reg [2] & !\control_logic|control_mem|content~36_combout ))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [2]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~9 .lut_mask = 16'h0088;
defparam \out_mux|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N22
cycloneive_lcell_comb \out_mux|Selector5~15 (
// Equation(s):
// \out_mux|Selector5~15_combout  = (\control_logic|control_mem|content~27_combout  & (((\out_mux|Selector3~4_combout  & \out_mux|Selector5~9_combout )))) # (!\control_logic|control_mem|content~27_combout  & (((!\out_mux|Selector3~4_combout )) # 
// (!\control_logic|control_mem|content~36_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\out_mux|Selector5~9_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~15 .lut_mask = 16'hB515;
defparam \out_mux|Selector5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N18
cycloneive_lcell_comb \out_mux|Selector5~10 (
// Equation(s):
// \out_mux|Selector5~10_combout  = (\out_mux|Selector5~15_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~14_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~8_combout ),
	.datab(\out_mux|Selector3~6_combout ),
	.datac(\out_mux|Selector5~15_combout ),
	.datad(\ALU_Register|ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~10 .lut_mask = 16'hD050;
defparam \out_mux|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N0
cycloneive_lcell_comb \out_mux|Selector5~11 (
// Equation(s):
// \out_mux|Selector5~11_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector5~10_combout  & ((\out_mux|Selector5~8_combout ))) # (!\out_mux|Selector5~10_combout  & (\ALU_Register|register_array|registerA|data_reg [2])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector5~10_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [2]),
	.datab(\out_mux|Selector3~7_combout ),
	.datac(\out_mux|Selector5~8_combout ),
	.datad(\out_mux|Selector5~10_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~11 .lut_mask = 16'hF388;
defparam \out_mux|Selector5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N2
cycloneive_lcell_comb \out_mux|Selector5~12 (
// Equation(s):
// \out_mux|Selector5~12_combout  = (\control_logic|control_mem|content~22_combout  & (\ProgramCounter|PC [2] & (\out_mux|Selector5~14_combout ))) # (!\control_logic|control_mem|content~22_combout  & ((\out_mux|Selector5~11_combout ) # ((\ProgramCounter|PC 
// [2] & \out_mux|Selector5~14_combout ))))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\ProgramCounter|PC [2]),
	.datac(\out_mux|Selector5~14_combout ),
	.datad(\out_mux|Selector5~11_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector5~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector5~12 .lut_mask = 16'hD5C0;
defparam \out_mux|Selector5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N20
cycloneive_lcell_comb \ProgramCounter|PC[2]~1 (
// Equation(s):
// \ProgramCounter|PC[2]~1_combout  = (\control_logic|control_mem|content~43_combout  & (\out_mux|Selector5~13_combout )) # (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector5~12_combout )))

	.dataa(\out_mux|Selector5~13_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~43_combout ),
	.datad(\out_mux|Selector5~12_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[2]~1 .lut_mask = 16'hAFA0;
defparam \ProgramCounter|PC[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y36_N9
dffeas \memory|address_reg|addr[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[2] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N8
cycloneive_lcell_comb \memory|mux_addr|out[2]~0 (
// Equation(s):
// \memory|mux_addr|out[2]~0_combout  = (\SW[5]~input_o  & ((\SW[16]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [2]))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [2]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr|out[2]~0 .lut_mask = 16'hFC30;
defparam \memory|mux_addr|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N4
cycloneive_lcell_comb \memory|mux_val|out[0]~0 (
// Equation(s):
// \memory|mux_val|out[0]~0_combout  = (\SW[5]~input_o  & (\SW[6]~input_o )) # (!\SW[5]~input_o  & ((\ProgramCounter|PC[0]~3_combout )))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\ProgramCounter|PC[0]~3_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[0]~0 .lut_mask = 16'hF3C0;
defparam \memory|mux_val|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N28
cycloneive_lcell_comb \memory|mem_array~40feeder (
// Equation(s):
// \memory|mem_array~40feeder_combout  = \memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~40feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N29
dffeas \memory|mem_array~40 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~40 .is_wysiwyg = "true";
defparam \memory|mem_array~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y35_N19
dffeas \memory|mem_array~104 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~104 .is_wysiwyg = "true";
defparam \memory|mem_array~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N24
cycloneive_lcell_comb \memory|mem_array~72feeder (
// Equation(s):
// \memory|mem_array~72feeder_combout  = \memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~72feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N25
dffeas \memory|mem_array~72 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~72 .is_wysiwyg = "true";
defparam \memory|mem_array~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y36_N11
dffeas \memory|mem_array~8 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~8 .is_wysiwyg = "true";
defparam \memory|mem_array~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N10
cycloneive_lcell_comb \memory|mem_array~128 (
// Equation(s):
// \memory|mem_array~128_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~72_q )) # 
// (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~8_q )))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~72_q ),
	.datac(\memory|mem_array~8_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~128_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~128 .lut_mask = 16'hEE50;
defparam \memory|mem_array~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N18
cycloneive_lcell_comb \memory|mem_array~129 (
// Equation(s):
// \memory|mem_array~129_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~128_combout  & ((\memory|mem_array~104_q ))) # (!\memory|mem_array~128_combout  & (\memory|mem_array~40_q )))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~128_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~40_q ),
	.datac(\memory|mem_array~104_q ),
	.datad(\memory|mem_array~128_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~129_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~129 .lut_mask = 16'hF588;
defparam \memory|mem_array~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y38_N5
dffeas \memory|mem_array~120 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~120 .is_wysiwyg = "true";
defparam \memory|mem_array~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y35_N13
dffeas \memory|mem_array~56 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~56 .is_wysiwyg = "true";
defparam \memory|mem_array~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N10
cycloneive_lcell_comb \memory|mem_array~241 (
// Equation(s):
// \memory|mem_array~241_combout  = !\memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~241_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~241 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N11
dffeas \memory|mem_array~24 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~241_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~24 .is_wysiwyg = "true";
defparam \memory|mem_array~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y35_N29
dffeas \memory|mem_array~88 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~88 .is_wysiwyg = "true";
defparam \memory|mem_array~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N28
cycloneive_lcell_comb \memory|mem_array~135 (
// Equation(s):
// \memory|mem_array~135_combout  = (\memory|mux_addr|out[3]~1_combout  & (((\memory|mem_array~88_q ) # (\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & (!\memory|mem_array~24_q  & ((!\memory|mux_addr|out[2]~0_combout ))))

	.dataa(\memory|mem_array~24_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~88_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~135_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~135 .lut_mask = 16'hCCD1;
defparam \memory|mem_array~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N12
cycloneive_lcell_comb \memory|mem_array~136 (
// Equation(s):
// \memory|mem_array~136_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~135_combout  & (\memory|mem_array~120_q )) # (!\memory|mem_array~135_combout  & ((\memory|mem_array~56_q ))))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~135_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~120_q ),
	.datac(\memory|mem_array~56_q ),
	.datad(\memory|mem_array~135_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~136_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~136 .lut_mask = 16'hDDA0;
defparam \memory|mem_array~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N0
cycloneive_lcell_comb \memory|mem_array~80feeder (
// Equation(s):
// \memory|mem_array~80feeder_combout  = \memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~80feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N1
dffeas \memory|mem_array~80 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~80 .is_wysiwyg = "true";
defparam \memory|mem_array~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N1
dffeas \memory|mem_array~112 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~112 .is_wysiwyg = "true";
defparam \memory|mem_array~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N20
cycloneive_lcell_comb \memory|mem_array~48feeder (
// Equation(s):
// \memory|mem_array~48feeder_combout  = \memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~48feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N21
dffeas \memory|mem_array~48 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~48 .is_wysiwyg = "true";
defparam \memory|mem_array~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N29
dffeas \memory|mem_array~16 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~16 .is_wysiwyg = "true";
defparam \memory|mem_array~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N28
cycloneive_lcell_comb \memory|mem_array~130 (
// Equation(s):
// \memory|mem_array~130_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~48_q ) # ((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & (((\memory|mem_array~16_q  & !\memory|mux_addr|out[3]~1_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~48_q ),
	.datac(\memory|mem_array~16_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~130_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~130 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N0
cycloneive_lcell_comb \memory|mem_array~131 (
// Equation(s):
// \memory|mem_array~131_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~130_combout  & ((\memory|mem_array~112_q ))) # (!\memory|mem_array~130_combout  & (\memory|mem_array~80_q )))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~130_combout ))))

	.dataa(\memory|mem_array~80_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~112_q ),
	.datad(\memory|mem_array~130_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~131_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~131 .lut_mask = 16'hF388;
defparam \memory|mem_array~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N22
cycloneive_lcell_comb \memory|mem_array~64feeder (
// Equation(s):
// \memory|mem_array~64feeder_combout  = \memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~64feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N23
dffeas \memory|mem_array~64 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~64 .is_wysiwyg = "true";
defparam \memory|mem_array~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N23
dffeas \memory|mem_array~96 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~96 .is_wysiwyg = "true";
defparam \memory|mem_array~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N16
cycloneive_lcell_comb \memory|mem_array~240 (
// Equation(s):
// \memory|mem_array~240_combout  = !\memory|mux_val|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~240_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~240 .lut_mask = 16'h00FF;
defparam \memory|mem_array~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y37_N17
dffeas \memory|mem_array~32 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~240_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~32 .is_wysiwyg = "true";
defparam \memory|mem_array~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y37_N3
dffeas \memory|mem_array~0 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~0 .is_wysiwyg = "true";
defparam \memory|mem_array~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y37_N2
cycloneive_lcell_comb \memory|mem_array~132 (
// Equation(s):
// \memory|mem_array~132_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )) # (!\memory|mem_array~32_q ))) # (!\memory|mux_addr|out[2]~0_combout  & (((\memory|mem_array~0_q  & !\memory|mux_addr|out[3]~1_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~32_q ),
	.datac(\memory|mem_array~0_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~132_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~132 .lut_mask = 16'hAA72;
defparam \memory|mem_array~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N22
cycloneive_lcell_comb \memory|mem_array~133 (
// Equation(s):
// \memory|mem_array~133_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~132_combout  & ((\memory|mem_array~96_q ))) # (!\memory|mem_array~132_combout  & (\memory|mem_array~64_q )))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~132_combout ))))

	.dataa(\memory|mem_array~64_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~96_q ),
	.datad(\memory|mem_array~132_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~133_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~133 .lut_mask = 16'hF388;
defparam \memory|mem_array~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N6
cycloneive_lcell_comb \memory|mem_array~134 (
// Equation(s):
// \memory|mem_array~134_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout ) # ((\memory|mem_array~131_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & 
// ((\memory|mem_array~133_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~131_combout ),
	.datad(\memory|mem_array~133_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~134_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~134 .lut_mask = 16'hB9A8;
defparam \memory|mem_array~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N4
cycloneive_lcell_comb \memory|mem_array~137 (
// Equation(s):
// \memory|mem_array~137_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~134_combout  & ((\memory|mem_array~136_combout ))) # (!\memory|mem_array~134_combout  & (\memory|mem_array~129_combout )))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~134_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~129_combout ),
	.datac(\memory|mem_array~136_combout ),
	.datad(\memory|mem_array~134_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~137_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~137 .lut_mask = 16'hF588;
defparam \memory|mem_array~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N6
cycloneive_lcell_comb \out_mux|Selector7~2 (
// Equation(s):
// \out_mux|Selector7~2_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~137_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\memory|mem_array~137_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~2 .lut_mask = 16'h0F00;
defparam \out_mux|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N22
cycloneive_lcell_comb \out_mux|Selector7~3 (
// Equation(s):
// \out_mux|Selector7~3_combout  = (!\control_logic|control_mem|content~36_combout  & (\ALU_Register|register_array|registerB|data_reg [0] & \control_logic|control_mem|content~30_combout ))

	.dataa(\control_logic|control_mem|content~36_combout ),
	.datab(\ALU_Register|register_array|registerB|data_reg [0]),
	.datac(gnd),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~3 .lut_mask = 16'h4400;
defparam \out_mux|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N2
cycloneive_lcell_comb \out_mux|Selector7~8 (
// Equation(s):
// \out_mux|Selector7~8_combout  = (!\control_logic|control_mem|content~27_combout  & (\control_logic|control_mem|content~30_combout  & (\ALU_Register|ALU|Add0~3_combout  & !\control_logic|control_mem|content~36_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\ALU_Register|ALU|Add0~3_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~8 .lut_mask = 16'h0040;
defparam \out_mux|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N18
cycloneive_lcell_comb \out_mux|Selector7~4 (
// Equation(s):
// \out_mux|Selector7~4_combout  = (\out_mux|Selector3~8_combout  & (!\out_mux|Selector3~5_combout  & ((\out_mux|Selector7~8_combout )))) # (!\out_mux|Selector3~8_combout  & ((\out_mux|Selector3~5_combout ) # ((\out_mux|Selector7~3_combout ))))

	.dataa(\out_mux|Selector3~8_combout ),
	.datab(\out_mux|Selector3~5_combout ),
	.datac(\out_mux|Selector7~3_combout ),
	.datad(\out_mux|Selector7~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~4 .lut_mask = 16'h7654;
defparam \out_mux|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N20
cycloneive_lcell_comb \out_mux|Selector7~5 (
// Equation(s):
// \out_mux|Selector7~5_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector7~4_combout  & ((\out_mux|Selector7~2_combout ))) # (!\out_mux|Selector7~4_combout  & (\ALU_Register|register_array|registerA|data_reg [0])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector7~4_combout ))))

	.dataa(\out_mux|Selector3~7_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [0]),
	.datac(\out_mux|Selector7~2_combout ),
	.datad(\out_mux|Selector7~4_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~5 .lut_mask = 16'hF588;
defparam \out_mux|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N10
cycloneive_lcell_comb \out_mux|Selector7~6 (
// Equation(s):
// \out_mux|Selector7~6_combout  = (\ProgramCounter|PC [0] & ((\out_mux|Selector5~14_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector7~5_combout )))) # (!\ProgramCounter|PC [0] & 
// (!\control_logic|control_mem|content~22_combout  & ((\out_mux|Selector7~5_combout ))))

	.dataa(\ProgramCounter|PC [0]),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\out_mux|Selector5~14_combout ),
	.datad(\out_mux|Selector7~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector7~6 .lut_mask = 16'hB3A0;
defparam \out_mux|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N12
cycloneive_lcell_comb \ProgramCounter|PC[0]~3 (
// Equation(s):
// \ProgramCounter|PC[0]~3_combout  = (\control_logic|control_mem|content~43_combout  & (\out_mux|Selector7~7_combout )) # (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector7~6_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector7~7_combout ),
	.datad(\out_mux|Selector7~6_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~3 .lut_mask = 16'hF3C0;
defparam \ProgramCounter|PC[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N16
cycloneive_lcell_comb \ProgramCounter|PC[0]~feeder (
// Equation(s):
// \ProgramCounter|PC[0]~feeder_combout  = \ProgramCounter|PC[0]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter|PC[0]~3_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[0]~feeder .lut_mask = 16'hFF00;
defparam \ProgramCounter|PC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y38_N0
cycloneive_lcell_comb \ProgramCounter|Add0~0 (
// Equation(s):
// \ProgramCounter|Add0~0_combout  = \ProgramCounter|PC [0] $ (VCC)
// \ProgramCounter|Add0~1  = CARRY(\ProgramCounter|PC [0])

	.dataa(gnd),
	.datab(\ProgramCounter|PC [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ProgramCounter|Add0~0_combout ),
	.cout(\ProgramCounter|Add0~1 ));
// synopsys translate_off
defparam \ProgramCounter|Add0~0 .lut_mask = 16'h33CC;
defparam \ProgramCounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y38_N17
dffeas \ProgramCounter|PC[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[0]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~4_combout ),
	.sload(\control_logic|control_mem|content~48_combout ),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[0] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y38_N23
dffeas \ProgramCounter|PC[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\ProgramCounter|PC[1]~feeder_combout ),
	.asdata(\ProgramCounter|Add0~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\ProgramCounter|PC[3]~4_combout ),
	.sload(\control_logic|control_mem|content~48_combout ),
	.ena(\ProgramCounter|PC[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter|PC[1] .is_wysiwyg = "true";
defparam \ProgramCounter|PC[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N22
cycloneive_lcell_comb \memory|mux_val|out[1]~1 (
// Equation(s):
// \memory|mux_val|out[1]~1_combout  = (\SW[5]~input_o  & (\SW[7]~input_o )) # (!\SW[5]~input_o  & ((\ProgramCounter|PC[1]~2_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(\ProgramCounter|PC[1]~2_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[1]~1 .lut_mask = 16'hBB88;
defparam \memory|mux_val|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N6
cycloneive_lcell_comb \memory|mem_array~17feeder (
// Equation(s):
// \memory|mem_array~17feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~17feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N7
dffeas \memory|mem_array~17 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~17 .is_wysiwyg = "true";
defparam \memory|mem_array~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N21
dffeas \memory|mem_array~1 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~1 .is_wysiwyg = "true";
defparam \memory|mem_array~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N20
cycloneive_lcell_comb \memory|mem_array~142 (
// Equation(s):
// \memory|mem_array~142_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~17_q ) # ((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~1_q  & !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mem_array~17_q ),
	.datab(\memory|mux_addr|out[1]~3_combout ),
	.datac(\memory|mem_array~1_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~142_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~142 .lut_mask = 16'hCCB8;
defparam \memory|mem_array~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N14
cycloneive_lcell_comb \memory|mem_array~9feeder (
// Equation(s):
// \memory|mem_array~9feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~9feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~9feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~9feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N15
dffeas \memory|mem_array~9 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~9 .is_wysiwyg = "true";
defparam \memory|mem_array~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y36_N5
dffeas \memory|mem_array~25 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~25 .is_wysiwyg = "true";
defparam \memory|mem_array~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N4
cycloneive_lcell_comb \memory|mem_array~143 (
// Equation(s):
// \memory|mem_array~143_combout  = (\memory|mem_array~142_combout  & (((\memory|mem_array~25_q ) # (!\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mem_array~142_combout  & (\memory|mem_array~9_q  & ((\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mem_array~142_combout ),
	.datab(\memory|mem_array~9_q ),
	.datac(\memory|mem_array~25_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~143_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~143 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N16
cycloneive_lcell_comb \memory|mem_array~73feeder (
// Equation(s):
// \memory|mem_array~73feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~73feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N17
dffeas \memory|mem_array~73 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~73 .is_wysiwyg = "true";
defparam \memory|mem_array~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y35_N1
dffeas \memory|mem_array~89 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~89 .is_wysiwyg = "true";
defparam \memory|mem_array~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N30
cycloneive_lcell_comb \memory|mem_array~242 (
// Equation(s):
// \memory|mem_array~242_combout  = !\memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~242_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~242 .lut_mask = 16'h00FF;
defparam \memory|mem_array~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N31
dffeas \memory|mem_array~65 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~242_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~65 .is_wysiwyg = "true";
defparam \memory|mem_array~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y36_N29
dffeas \memory|mem_array~81 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~81 .is_wysiwyg = "true";
defparam \memory|mem_array~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N28
cycloneive_lcell_comb \memory|mem_array~140 (
// Equation(s):
// \memory|mem_array~140_combout  = (\memory|mux_addr|out[0]~2_combout  & (((\memory|mux_addr|out[1]~3_combout )))) # (!\memory|mux_addr|out[0]~2_combout  & ((\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~81_q ))) # 
// (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mem_array~65_q ))))

	.dataa(\memory|mem_array~65_q ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~81_q ),
	.datad(\memory|mux_addr|out[1]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~140_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~140 .lut_mask = 16'hFC11;
defparam \memory|mem_array~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N0
cycloneive_lcell_comb \memory|mem_array~141 (
// Equation(s):
// \memory|mem_array~141_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~140_combout  & ((\memory|mem_array~89_q ))) # (!\memory|mem_array~140_combout  & (\memory|mem_array~73_q )))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~140_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~73_q ),
	.datac(\memory|mem_array~89_q ),
	.datad(\memory|mem_array~140_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~141_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~141 .lut_mask = 16'hF588;
defparam \memory|mem_array~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N22
cycloneive_lcell_comb \memory|mem_array~144 (
// Equation(s):
// \memory|mem_array~144_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout ) # ((\memory|mem_array~141_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & (!\memory|mux_addr|out[2]~0_combout  & 
// (\memory|mem_array~143_combout )))

	.dataa(\memory|mux_addr|out[3]~1_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~143_combout ),
	.datad(\memory|mem_array~141_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~144_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~144 .lut_mask = 16'hBA98;
defparam \memory|mem_array~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N3
dffeas \memory|mem_array~97 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~97 .is_wysiwyg = "true";
defparam \memory|mem_array~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N30
cycloneive_lcell_comb \memory|mem_array~105feeder (
// Equation(s):
// \memory|mem_array~105feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~105feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N31
dffeas \memory|mem_array~105 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~105 .is_wysiwyg = "true";
defparam \memory|mem_array~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N2
cycloneive_lcell_comb \memory|mem_array~145 (
// Equation(s):
// \memory|mem_array~145_combout  = (\memory|mux_addr|out[1]~3_combout  & (\memory|mux_addr|out[0]~2_combout )) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~105_q ))) # 
// (!\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~97_q ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~97_q ),
	.datad(\memory|mem_array~105_q ),
	.cin(gnd),
	.combout(\memory|mem_array~145_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~145 .lut_mask = 16'hDC98;
defparam \memory|mem_array~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N21
dffeas \memory|mem_array~113 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~113 .is_wysiwyg = "true";
defparam \memory|mem_array~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y38_N23
dffeas \memory|mem_array~121 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~121 .is_wysiwyg = "true";
defparam \memory|mem_array~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N20
cycloneive_lcell_comb \memory|mem_array~146 (
// Equation(s):
// \memory|mem_array~146_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~145_combout  & ((\memory|mem_array~121_q ))) # (!\memory|mem_array~145_combout  & (\memory|mem_array~113_q )))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (\memory|mem_array~145_combout ))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~145_combout ),
	.datac(\memory|mem_array~113_q ),
	.datad(\memory|mem_array~121_q ),
	.cin(gnd),
	.combout(\memory|mem_array~146_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~146 .lut_mask = 16'hEC64;
defparam \memory|mem_array~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N22
cycloneive_lcell_comb \memory|mem_array~49feeder (
// Equation(s):
// \memory|mem_array~49feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~49feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N23
dffeas \memory|mem_array~49 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~49 .is_wysiwyg = "true";
defparam \memory|mem_array~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y35_N29
dffeas \memory|mem_array~57 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~57 .is_wysiwyg = "true";
defparam \memory|mem_array~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N24
cycloneive_lcell_comb \memory|mem_array~41feeder (
// Equation(s):
// \memory|mem_array~41feeder_combout  = \memory|mux_val|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[1]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~41feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N25
dffeas \memory|mem_array~41 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~41 .is_wysiwyg = "true";
defparam \memory|mem_array~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y35_N19
dffeas \memory|mem_array~33 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~33 .is_wysiwyg = "true";
defparam \memory|mem_array~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N18
cycloneive_lcell_comb \memory|mem_array~138 (
// Equation(s):
// \memory|mem_array~138_combout  = (\memory|mux_addr|out[1]~3_combout  & (((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~41_q )) # 
// (!\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~33_q )))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~41_q ),
	.datac(\memory|mem_array~33_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~138_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~138 .lut_mask = 16'hEE50;
defparam \memory|mem_array~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N28
cycloneive_lcell_comb \memory|mem_array~139 (
// Equation(s):
// \memory|mem_array~139_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~138_combout  & ((\memory|mem_array~57_q ))) # (!\memory|mem_array~138_combout  & (\memory|mem_array~49_q )))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~138_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~49_q ),
	.datac(\memory|mem_array~57_q ),
	.datad(\memory|mem_array~138_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~139_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~139 .lut_mask = 16'hF588;
defparam \memory|mem_array~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N16
cycloneive_lcell_comb \memory|mem_array~147 (
// Equation(s):
// \memory|mem_array~147_combout  = (\memory|mem_array~144_combout  & (((\memory|mem_array~146_combout )) # (!\memory|mux_addr|out[2]~0_combout ))) # (!\memory|mem_array~144_combout  & (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~139_combout 
// ))))

	.dataa(\memory|mem_array~144_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~146_combout ),
	.datad(\memory|mem_array~139_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~147_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~147 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N14
cycloneive_lcell_comb \out_mux|Selector6~4 (
// Equation(s):
// \out_mux|Selector6~4_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~147_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\memory|mem_array~147_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~4 .lut_mask = 16'h0F00;
defparam \out_mux|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N8
cycloneive_lcell_comb \out_mux|Selector6~5 (
// Equation(s):
// \out_mux|Selector6~5_combout  = (\control_logic|control_mem|content~30_combout  & (\ALU_Register|register_array|registerB|data_reg [1] & !\control_logic|control_mem|content~36_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [1]),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~5 .lut_mask = 16'h00C0;
defparam \out_mux|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N6
cycloneive_lcell_comb \out_mux|Selector6~10 (
// Equation(s):
// \out_mux|Selector6~10_combout  = (\control_logic|control_mem|content~27_combout  & (\out_mux|Selector3~4_combout  & (\out_mux|Selector6~5_combout ))) # (!\control_logic|control_mem|content~27_combout  & (((!\control_logic|control_mem|content~36_combout )) 
// # (!\out_mux|Selector3~4_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\out_mux|Selector3~4_combout ),
	.datac(\out_mux|Selector6~5_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~10 .lut_mask = 16'h91D5;
defparam \out_mux|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N10
cycloneive_lcell_comb \out_mux|Selector6~6 (
// Equation(s):
// \out_mux|Selector6~6_combout  = (\out_mux|Selector6~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~6_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector6~10_combout ),
	.datab(\out_mux|Selector3~8_combout ),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\ALU_Register|ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~6 .lut_mask = 16'hA222;
defparam \out_mux|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y38_N4
cycloneive_lcell_comb \out_mux|Selector6~7 (
// Equation(s):
// \out_mux|Selector6~7_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector6~6_combout  & ((\out_mux|Selector6~4_combout ))) # (!\out_mux|Selector6~6_combout  & (\ALU_Register|register_array|registerA|data_reg [1])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector6~6_combout ))))

	.dataa(\out_mux|Selector3~7_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [1]),
	.datac(\out_mux|Selector6~4_combout ),
	.datad(\out_mux|Selector6~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~7 .lut_mask = 16'hF588;
defparam \out_mux|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N24
cycloneive_lcell_comb \out_mux|Selector6~8 (
// Equation(s):
// \out_mux|Selector6~8_combout  = (\ProgramCounter|PC [1] & ((\out_mux|Selector5~14_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector6~7_combout )))) # (!\ProgramCounter|PC [1] & 
// (!\control_logic|control_mem|content~22_combout  & ((\out_mux|Selector6~7_combout ))))

	.dataa(\ProgramCounter|PC [1]),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\out_mux|Selector5~14_combout ),
	.datad(\out_mux|Selector6~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector6~8 .lut_mask = 16'hB3A0;
defparam \out_mux|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y38_N6
cycloneive_lcell_comb \ProgramCounter|PC[1]~2 (
// Equation(s):
// \ProgramCounter|PC[1]~2_combout  = (\control_logic|control_mem|content~43_combout  & (\out_mux|Selector6~9_combout )) # (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector6~8_combout )))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector6~9_combout ),
	.datad(\out_mux|Selector6~8_combout ),
	.cin(gnd),
	.combout(\ProgramCounter|PC[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter|PC[1]~2 .lut_mask = 16'hF3C0;
defparam \ProgramCounter|PC[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y36_N5
dffeas \memory|address_reg|addr[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|address_reg|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|address_reg|addr[1] .is_wysiwyg = "true";
defparam \memory|address_reg|addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N4
cycloneive_lcell_comb \memory|mux_addr|out[1]~3 (
// Equation(s):
// \memory|mux_addr|out[1]~3_combout  = (\SW[5]~input_o  & ((\SW[15]~input_o ))) # (!\SW[5]~input_o  & (\memory|address_reg|addr [1]))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\memory|address_reg|addr [1]),
	.datad(\SW[15]~input_o ),
	.cin(gnd),
	.combout(\memory|mux_addr|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_addr|out[1]~3 .lut_mask = 16'hFC30;
defparam \memory|mux_addr|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N20
cycloneive_lcell_comb \out_mux|Selector2~4 (
// Equation(s):
// \out_mux|Selector2~4_combout  = (\ProgramCounter|PC [5] & (\out_mux|Selector3~6_combout  & (\control_logic|control_mem|content~22_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\ProgramCounter|PC [5]),
	.datab(\out_mux|Selector3~6_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~4 .lut_mask = 16'h8000;
defparam \out_mux|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N10
cycloneive_lcell_comb \memory|mux_val|out[5]~6 (
// Equation(s):
// \memory|mux_val|out[5]~6_combout  = (\out_mux|Selector2~4_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector2~8_combout ))

	.dataa(gnd),
	.datab(\out_mux|Selector2~4_combout ),
	.datac(\control_logic|control_mem|content~22_combout ),
	.datad(\out_mux|Selector2~8_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[5]~6 .lut_mask = 16'hCFCC;
defparam \memory|mux_val|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N24
cycloneive_lcell_comb \memory|mux_val|out[5]~7 (
// Equation(s):
// \memory|mux_val|out[5]~7_combout  = (\SW[5]~input_o  & (\SW[11]~input_o )) # (!\SW[5]~input_o  & (((!\control_logic|control_mem|content~43_combout  & \memory|mux_val|out[5]~6_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[11]~input_o ),
	.datac(\control_logic|control_mem|content~43_combout ),
	.datad(\memory|mux_val|out[5]~6_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[5]~7 .lut_mask = 16'h8D88;
defparam \memory|mux_val|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N6
cycloneive_lcell_comb \memory|mem_array~253 (
// Equation(s):
// \memory|mem_array~253_combout  = !\memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[5]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~253_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~253 .lut_mask = 16'h00FF;
defparam \memory|mem_array~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N7
dffeas \memory|mem_array~29 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~253_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~29 .is_wysiwyg = "true";
defparam \memory|mem_array~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y35_N31
dffeas \memory|mem_array~61 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~61 .is_wysiwyg = "true";
defparam \memory|mem_array~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N30
cycloneive_lcell_comb \memory|mem_array~175 (
// Equation(s):
// \memory|mem_array~175_combout  = (\memory|mux_addr|out[3]~1_combout  & (((\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~61_q ))) # 
// (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mem_array~29_q ))))

	.dataa(\memory|mem_array~29_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~61_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~175_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~175 .lut_mask = 16'hFC11;
defparam \memory|mem_array~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N9
dffeas \memory|mem_array~93 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~93 .is_wysiwyg = "true";
defparam \memory|mem_array~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y38_N25
dffeas \memory|mem_array~125 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~125 .is_wysiwyg = "true";
defparam \memory|mem_array~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N8
cycloneive_lcell_comb \memory|mem_array~176 (
// Equation(s):
// \memory|mem_array~176_combout  = (\memory|mem_array~175_combout  & (((\memory|mem_array~125_q )) # (!\memory|mux_addr|out[3]~1_combout ))) # (!\memory|mem_array~175_combout  & (\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~93_q )))

	.dataa(\memory|mem_array~175_combout ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~93_q ),
	.datad(\memory|mem_array~125_q ),
	.cin(gnd),
	.combout(\memory|mem_array~176_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~176 .lut_mask = 16'hEA62;
defparam \memory|mem_array~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N14
cycloneive_lcell_comb \memory|mem_array~252 (
// Equation(s):
// \memory|mem_array~252_combout  = !\memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[5]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~252_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~252 .lut_mask = 16'h00FF;
defparam \memory|mem_array~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N15
dffeas \memory|mem_array~37 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~252_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~37 .is_wysiwyg = "true";
defparam \memory|mem_array~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N7
dffeas \memory|mem_array~101 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~101 .is_wysiwyg = "true";
defparam \memory|mem_array~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N2
cycloneive_lcell_comb \memory|mem_array~69feeder (
// Equation(s):
// \memory|mem_array~69feeder_combout  = \memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[5]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~69feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N3
dffeas \memory|mem_array~69 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~69 .is_wysiwyg = "true";
defparam \memory|mem_array~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N17
dffeas \memory|mem_array~5 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~5 .is_wysiwyg = "true";
defparam \memory|mem_array~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N16
cycloneive_lcell_comb \memory|mem_array~172 (
// Equation(s):
// \memory|mem_array~172_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~69_q )) # 
// (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~5_q )))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~69_q ),
	.datac(\memory|mem_array~5_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~172_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~172 .lut_mask = 16'hEE50;
defparam \memory|mem_array~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N6
cycloneive_lcell_comb \memory|mem_array~173 (
// Equation(s):
// \memory|mem_array~173_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~172_combout  & ((\memory|mem_array~101_q ))) # (!\memory|mem_array~172_combout  & (!\memory|mem_array~37_q )))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~172_combout ))))

	.dataa(\memory|mem_array~37_q ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~101_q ),
	.datad(\memory|mem_array~172_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~173_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~173 .lut_mask = 16'hF344;
defparam \memory|mem_array~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N2
cycloneive_lcell_comb \memory|mem_array~77feeder (
// Equation(s):
// \memory|mem_array~77feeder_combout  = \memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~77feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N3
dffeas \memory|mem_array~77 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~77 .is_wysiwyg = "true";
defparam \memory|mem_array~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N30
cycloneive_lcell_comb \memory|mem_array~251 (
// Equation(s):
// \memory|mem_array~251_combout  = !\memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[5]~7_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~251_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~251 .lut_mask = 16'h00FF;
defparam \memory|mem_array~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y38_N31
dffeas \memory|mem_array~13 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~251_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~13 .is_wysiwyg = "true";
defparam \memory|mem_array~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N22
cycloneive_lcell_comb \memory|mem_array~250 (
// Equation(s):
// \memory|mem_array~250_combout  = !\memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~250_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~250 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N23
dffeas \memory|mem_array~45 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~250_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~45 .is_wysiwyg = "true";
defparam \memory|mem_array~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N12
cycloneive_lcell_comb \memory|mem_array~170 (
// Equation(s):
// \memory|mem_array~170_combout  = (\memory|mux_addr|out[3]~1_combout  & (((\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout  & ((!\memory|mem_array~45_q ))) # 
// (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mem_array~13_q ))))

	.dataa(\memory|mem_array~13_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~45_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~170_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~170 .lut_mask = 16'hCF11;
defparam \memory|mem_array~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y35_N21
dffeas \memory|mem_array~109 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~109 .is_wysiwyg = "true";
defparam \memory|mem_array~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N20
cycloneive_lcell_comb \memory|mem_array~171 (
// Equation(s):
// \memory|mem_array~171_combout  = (\memory|mem_array~170_combout  & (((\memory|mem_array~109_q ) # (!\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mem_array~170_combout  & (\memory|mem_array~77_q  & ((\memory|mux_addr|out[3]~1_combout ))))

	.dataa(\memory|mem_array~77_q ),
	.datab(\memory|mem_array~170_combout ),
	.datac(\memory|mem_array~109_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~171_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~171 .lut_mask = 16'hE2CC;
defparam \memory|mem_array~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N30
cycloneive_lcell_comb \memory|mem_array~174 (
// Equation(s):
// \memory|mem_array~174_combout  = (\memory|mux_addr|out[0]~2_combout  & (((\memory|mux_addr|out[1]~3_combout ) # (\memory|mem_array~171_combout )))) # (!\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~173_combout  & 
// (!\memory|mux_addr|out[1]~3_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~173_combout ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mem_array~171_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~174_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~174 .lut_mask = 16'hAEA4;
defparam \memory|mem_array~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N14
cycloneive_lcell_comb \memory|mem_array~249 (
// Equation(s):
// \memory|mem_array~249_combout  = !\memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~249_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~249 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N15
dffeas \memory|mem_array~21 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~249_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~21 .is_wysiwyg = "true";
defparam \memory|mem_array~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y36_N13
dffeas \memory|mem_array~85 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~85 .is_wysiwyg = "true";
defparam \memory|mem_array~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N12
cycloneive_lcell_comb \memory|mem_array~168 (
// Equation(s):
// \memory|mem_array~168_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~85_q ))) # 
// (!\memory|mux_addr|out[3]~1_combout  & (!\memory|mem_array~21_q ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~21_q ),
	.datac(\memory|mem_array~85_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~168_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~168 .lut_mask = 16'hFA11;
defparam \memory|mem_array~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N28
cycloneive_lcell_comb \memory|mem_array~53feeder (
// Equation(s):
// \memory|mem_array~53feeder_combout  = \memory|mux_val|out[5]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[5]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~53feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N29
dffeas \memory|mem_array~53 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~53 .is_wysiwyg = "true";
defparam \memory|mem_array~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N25
dffeas \memory|mem_array~117 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~117 .is_wysiwyg = "true";
defparam \memory|mem_array~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N24
cycloneive_lcell_comb \memory|mem_array~169 (
// Equation(s):
// \memory|mem_array~169_combout  = (\memory|mem_array~168_combout  & (((\memory|mem_array~117_q ) # (!\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mem_array~168_combout  & (\memory|mem_array~53_q  & ((\memory|mux_addr|out[2]~0_combout ))))

	.dataa(\memory|mem_array~168_combout ),
	.datab(\memory|mem_array~53_q ),
	.datac(\memory|mem_array~117_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~169_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~169 .lut_mask = 16'hE4AA;
defparam \memory|mem_array~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N4
cycloneive_lcell_comb \memory|mem_array~177 (
// Equation(s):
// \memory|mem_array~177_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~174_combout  & (\memory|mem_array~176_combout )) # (!\memory|mem_array~174_combout  & ((\memory|mem_array~169_combout ))))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~174_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~176_combout ),
	.datac(\memory|mem_array~174_combout ),
	.datad(\memory|mem_array~169_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~177_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~177 .lut_mask = 16'hDAD0;
defparam \memory|mem_array~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N14
cycloneive_lcell_comb \out_mux|Selector2~5 (
// Equation(s):
// \out_mux|Selector2~5_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~177_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\memory|mem_array~177_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~5 .lut_mask = 16'h0F00;
defparam \out_mux|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N28
cycloneive_lcell_comb \out_mux|Selector2~6 (
// Equation(s):
// \out_mux|Selector2~6_combout  = (\ALU_Register|register_array|registerB|data_reg [5] & (\control_logic|control_mem|content~30_combout  & !\control_logic|control_mem|content~36_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [5]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~6 .lut_mask = 16'h00A0;
defparam \out_mux|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N8
cycloneive_lcell_comb \out_mux|Selector2~10 (
// Equation(s):
// \out_mux|Selector2~10_combout  = (\out_mux|Selector3~4_combout  & ((\control_logic|control_mem|content~27_combout  & ((\out_mux|Selector2~6_combout ))) # (!\control_logic|control_mem|content~27_combout  & (!\control_logic|control_mem|content~36_combout 
// )))) # (!\out_mux|Selector3~4_combout  & (((!\control_logic|control_mem|content~27_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\control_logic|control_mem|content~27_combout ),
	.datad(\out_mux|Selector2~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~10 .lut_mask = 16'hA707;
defparam \out_mux|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N6
cycloneive_lcell_comb \out_mux|Selector2~7 (
// Equation(s):
// \out_mux|Selector2~7_combout  = (\out_mux|Selector2~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~20_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~8_combout ),
	.datab(\out_mux|Selector3~6_combout ),
	.datac(\out_mux|Selector2~10_combout ),
	.datad(\ALU_Register|ALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~7 .lut_mask = 16'hD050;
defparam \out_mux|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N12
cycloneive_lcell_comb \out_mux|Selector2~8 (
// Equation(s):
// \out_mux|Selector2~8_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector2~7_combout  & ((\out_mux|Selector2~5_combout ))) # (!\out_mux|Selector2~7_combout  & (\ALU_Register|register_array|registerA|data_reg [5])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector2~7_combout ))))

	.dataa(\out_mux|Selector3~7_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [5]),
	.datac(\out_mux|Selector2~5_combout ),
	.datad(\out_mux|Selector2~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~8 .lut_mask = 16'hF588;
defparam \out_mux|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N4
cycloneive_lcell_comb \out_mux|Selector2~9 (
// Equation(s):
// \out_mux|Selector2~9_combout  = (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector2~4_combout ) # ((\out_mux|Selector2~8_combout  & !\control_logic|control_mem|content~22_combout ))))

	.dataa(\out_mux|Selector2~8_combout ),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector2~4_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector2~9 .lut_mask = 16'h3032;
defparam \out_mux|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N25
dffeas \InstructionReg|instr[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[5] .is_wysiwyg = "true";
defparam \InstructionReg|instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N16
cycloneive_lcell_comb \control_logic|control_mem|content~23 (
// Equation(s):
// \control_logic|control_mem|content~23_combout  = (\InstructionReg|instr [5] & (!\InstructionReg|instr [6])) # (!\InstructionReg|instr [5] & (\InstructionReg|instr [7] & ((\InstructionReg|instr [6]) # (\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~23_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~23 .lut_mask = 16'h55C8;
defparam \control_logic|control_mem|content~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N8
cycloneive_lcell_comb \out_mux|Selector3~4 (
// Equation(s):
// \out_mux|Selector3~4_combout  = (!\control_logic|control_mem|content~25_combout  & (((!\control_logic|control_mem|content~23_combout  & \micro_instr|Equal0~0_combout )) # (!\micro_instr|micro [2])))

	.dataa(\control_logic|control_mem|content~23_combout ),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|Equal0~0_combout ),
	.datad(\control_logic|control_mem|content~25_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~4 .lut_mask = 16'h0073;
defparam \out_mux|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N30
cycloneive_lcell_comb \out_mux|Selector3~5 (
// Equation(s):
// \out_mux|Selector3~5_combout  = (\out_mux|Selector3~4_combout  & !\control_logic|control_mem|content~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\control_logic|control_mem|content~27_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~5 .lut_mask = 16'h00F0;
defparam \out_mux|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N16
cycloneive_lcell_comb \out_mux|Selector0~4 (
// Equation(s):
// \out_mux|Selector0~4_combout  = (\out_mux|Selector3~5_combout  & (\ProgramCounter|PC [7] & (\out_mux|Selector3~6_combout  & \control_logic|control_mem|content~22_combout )))

	.dataa(\out_mux|Selector3~5_combout ),
	.datab(\ProgramCounter|PC [7]),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\control_logic|control_mem|content~22_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~4 .lut_mask = 16'h8000;
defparam \out_mux|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N18
cycloneive_lcell_comb \memory|mux_val|out[7]~2 (
// Equation(s):
// \memory|mux_val|out[7]~2_combout  = (\out_mux|Selector0~4_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector0~8_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~22_combout ),
	.datac(\out_mux|Selector0~8_combout ),
	.datad(\out_mux|Selector0~4_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[7]~2 .lut_mask = 16'hFF30;
defparam \memory|mux_val|out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N2
cycloneive_lcell_comb \memory|mux_val|out[7]~3 (
// Equation(s):
// \memory|mux_val|out[7]~3_combout  = (\SW[5]~input_o  & (((\SW[13]~input_o )))) # (!\SW[5]~input_o  & (!\control_logic|control_mem|content~43_combout  & ((\memory|mux_val|out[7]~2_combout ))))

	.dataa(\control_logic|control_mem|content~43_combout ),
	.datab(\SW[13]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\memory|mux_val|out[7]~2_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[7]~3 .lut_mask = 16'hC5C0;
defparam \memory|mux_val|out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N12
cycloneive_lcell_comb \memory|mem_array~243 (
// Equation(s):
// \memory|mem_array~243_combout  = !\memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~243_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~243 .lut_mask = 16'h00FF;
defparam \memory|mem_array~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y36_N13
dffeas \memory|mem_array~47 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~243_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~47 .is_wysiwyg = "true";
defparam \memory|mem_array~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X97_Y36_N15
dffeas \memory|mem_array~111 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~111 .is_wysiwyg = "true";
defparam \memory|mem_array~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N28
cycloneive_lcell_comb \memory|mem_array~79feeder (
// Equation(s):
// \memory|mem_array~79feeder_combout  = \memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[7]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~79feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N29
dffeas \memory|mem_array~79 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~79 .is_wysiwyg = "true";
defparam \memory|mem_array~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y36_N23
dffeas \memory|mem_array~15 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~15 .is_wysiwyg = "true";
defparam \memory|mem_array~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N22
cycloneive_lcell_comb \memory|mem_array~148 (
// Equation(s):
// \memory|mem_array~148_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~79_q ) # ((\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & (((\memory|mem_array~15_q  & !\memory|mux_addr|out[2]~0_combout ))))

	.dataa(\memory|mux_addr|out[3]~1_combout ),
	.datab(\memory|mem_array~79_q ),
	.datac(\memory|mem_array~15_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~148_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~148 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y36_N14
cycloneive_lcell_comb \memory|mem_array~149 (
// Equation(s):
// \memory|mem_array~149_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~148_combout  & ((\memory|mem_array~111_q ))) # (!\memory|mem_array~148_combout  & (!\memory|mem_array~47_q )))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~148_combout ))))

	.dataa(\memory|mem_array~47_q ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~111_q ),
	.datad(\memory|mem_array~148_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~149_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~149 .lut_mask = 16'hF344;
defparam \memory|mem_array~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N22
cycloneive_lcell_comb \memory|mem_array~244 (
// Equation(s):
// \memory|mem_array~244_combout  = !\memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~244_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~244 .lut_mask = 16'h00FF;
defparam \memory|mem_array~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N23
dffeas \memory|mem_array~23 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~244_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~23 .is_wysiwyg = "true";
defparam \memory|mem_array~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y35_N9
dffeas \memory|mem_array~55 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~55 .is_wysiwyg = "true";
defparam \memory|mem_array~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N8
cycloneive_lcell_comb \memory|mem_array~150 (
// Equation(s):
// \memory|mem_array~150_combout  = (\memory|mux_addr|out[3]~1_combout  & (((\memory|mux_addr|out[2]~0_combout )))) # (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~55_q ))) # 
// (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mem_array~23_q ))))

	.dataa(\memory|mem_array~23_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~55_q ),
	.datad(\memory|mux_addr|out[2]~0_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~150_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~150 .lut_mask = 16'hFC11;
defparam \memory|mem_array~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N9
dffeas \memory|mem_array~119 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~119 .is_wysiwyg = "true";
defparam \memory|mem_array~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N20
cycloneive_lcell_comb \memory|mem_array~87feeder (
// Equation(s):
// \memory|mem_array~87feeder_combout  = \memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~87feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N21
dffeas \memory|mem_array~87 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~87 .is_wysiwyg = "true";
defparam \memory|mem_array~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N8
cycloneive_lcell_comb \memory|mem_array~151 (
// Equation(s):
// \memory|mem_array~151_combout  = (\memory|mem_array~150_combout  & (((\memory|mem_array~119_q )) # (!\memory|mux_addr|out[3]~1_combout ))) # (!\memory|mem_array~150_combout  & (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~87_q ))))

	.dataa(\memory|mem_array~150_combout ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~119_q ),
	.datad(\memory|mem_array~87_q ),
	.cin(gnd),
	.combout(\memory|mem_array~151_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~151 .lut_mask = 16'hE6A2;
defparam \memory|mem_array~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N26
cycloneive_lcell_comb \memory|mem_array~71feeder (
// Equation(s):
// \memory|mem_array~71feeder_combout  = \memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~71feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N27
dffeas \memory|mem_array~71 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~71 .is_wysiwyg = "true";
defparam \memory|mem_array~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N11
dffeas \memory|mem_array~103 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~103 .is_wysiwyg = "true";
defparam \memory|mem_array~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y36_N30
cycloneive_lcell_comb \memory|mem_array~39feeder (
// Equation(s):
// \memory|mem_array~39feeder_combout  = \memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~39feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y36_N31
dffeas \memory|mem_array~39 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~39 .is_wysiwyg = "true";
defparam \memory|mem_array~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N5
dffeas \memory|mem_array~7 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~7 .is_wysiwyg = "true";
defparam \memory|mem_array~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N4
cycloneive_lcell_comb \memory|mem_array~152 (
// Equation(s):
// \memory|mem_array~152_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~39_q ) # ((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & (((\memory|mem_array~7_q  & !\memory|mux_addr|out[3]~1_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~39_q ),
	.datac(\memory|mem_array~7_q ),
	.datad(\memory|mux_addr|out[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~152_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~152 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N10
cycloneive_lcell_comb \memory|mem_array~153 (
// Equation(s):
// \memory|mem_array~153_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~152_combout  & ((\memory|mem_array~103_q ))) # (!\memory|mem_array~152_combout  & (\memory|mem_array~71_q )))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~152_combout ))))

	.dataa(\memory|mem_array~71_q ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~103_q ),
	.datad(\memory|mem_array~152_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~153_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~153 .lut_mask = 16'hF388;
defparam \memory|mem_array~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N10
cycloneive_lcell_comb \memory|mem_array~154 (
// Equation(s):
// \memory|mem_array~154_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~151_combout ) # ((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~153_combout  & 
// !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~151_combout ),
	.datac(\memory|mem_array~153_combout ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~154_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~154 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y36_N3
dffeas \memory|mem_array~127 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~127 .is_wysiwyg = "true";
defparam \memory|mem_array~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y35_N1
dffeas \memory|mem_array~63 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~63 .is_wysiwyg = "true";
defparam \memory|mem_array~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X98_Y36_N21
dffeas \memory|mem_array~31 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~31 .is_wysiwyg = "true";
defparam \memory|mem_array~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y36_N16
cycloneive_lcell_comb \memory|mem_array~95feeder (
// Equation(s):
// \memory|mem_array~95feeder_combout  = \memory|mux_val|out[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~95feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y36_N17
dffeas \memory|mem_array~95 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~95 .is_wysiwyg = "true";
defparam \memory|mem_array~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N20
cycloneive_lcell_comb \memory|mem_array~155 (
// Equation(s):
// \memory|mem_array~155_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mux_addr|out[2]~0_combout ) # ((\memory|mem_array~95_q )))) # (!\memory|mux_addr|out[3]~1_combout  & (!\memory|mux_addr|out[2]~0_combout  & (\memory|mem_array~31_q )))

	.dataa(\memory|mux_addr|out[3]~1_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~31_q ),
	.datad(\memory|mem_array~95_q ),
	.cin(gnd),
	.combout(\memory|mem_array~155_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~155 .lut_mask = 16'hBA98;
defparam \memory|mem_array~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N0
cycloneive_lcell_comb \memory|mem_array~156 (
// Equation(s):
// \memory|mem_array~156_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~155_combout  & (\memory|mem_array~127_q )) # (!\memory|mem_array~155_combout  & ((\memory|mem_array~63_q ))))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~155_combout ))))

	.dataa(\memory|mem_array~127_q ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mem_array~63_q ),
	.datad(\memory|mem_array~155_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~156_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~156 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N28
cycloneive_lcell_comb \memory|mem_array~157 (
// Equation(s):
// \memory|mem_array~157_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~154_combout  & ((\memory|mem_array~156_combout ))) # (!\memory|mem_array~154_combout  & (\memory|mem_array~149_combout )))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~154_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~149_combout ),
	.datac(\memory|mem_array~154_combout ),
	.datad(\memory|mem_array~156_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~157_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~157 .lut_mask = 16'hF858;
defparam \memory|mem_array~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N30
cycloneive_lcell_comb \out_mux|Selector0~5 (
// Equation(s):
// \out_mux|Selector0~5_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~157_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\memory|mem_array~157_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~5 .lut_mask = 16'h0F00;
defparam \out_mux|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N24
cycloneive_lcell_comb \out_mux|Selector0~6 (
// Equation(s):
// \out_mux|Selector0~6_combout  = (\ALU_Register|register_array|registerB|data_reg [7] & (\control_logic|control_mem|content~30_combout  & !\control_logic|control_mem|content~36_combout ))

	.dataa(\ALU_Register|register_array|registerB|data_reg [7]),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~30_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~6 .lut_mask = 16'h00A0;
defparam \out_mux|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N0
cycloneive_lcell_comb \out_mux|Selector0~10 (
// Equation(s):
// \out_mux|Selector0~10_combout  = (\control_logic|control_mem|content~27_combout  & (\out_mux|Selector0~6_combout  & (\out_mux|Selector3~4_combout ))) # (!\control_logic|control_mem|content~27_combout  & (((!\control_logic|control_mem|content~36_combout ) 
// # (!\out_mux|Selector3~4_combout ))))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\out_mux|Selector0~6_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~10 .lut_mask = 16'h85D5;
defparam \out_mux|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N6
cycloneive_lcell_comb \out_mux|Selector0~7 (
// Equation(s):
// \out_mux|Selector0~7_combout  = (\out_mux|Selector0~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~24_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~6_combout ),
	.datab(\out_mux|Selector3~8_combout ),
	.datac(\ALU_Register|ALU|Add0~24_combout ),
	.datad(\out_mux|Selector0~10_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~7 .lut_mask = 16'hB300;
defparam \out_mux|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y36_N8
cycloneive_lcell_comb \out_mux|Selector0~8 (
// Equation(s):
// \out_mux|Selector0~8_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector0~7_combout  & (\out_mux|Selector0~5_combout )) # (!\out_mux|Selector0~7_combout  & ((\ALU_Register|register_array|registerA|data_reg [7]))))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector0~7_combout ))))

	.dataa(\out_mux|Selector0~5_combout ),
	.datab(\ALU_Register|register_array|registerA|data_reg [7]),
	.datac(\out_mux|Selector3~7_combout ),
	.datad(\out_mux|Selector0~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~8 .lut_mask = 16'hAFC0;
defparam \out_mux|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N18
cycloneive_lcell_comb \out_mux|Selector0~9 (
// Equation(s):
// \out_mux|Selector0~9_combout  = (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector0~4_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector0~8_combout ))))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector0~4_combout ),
	.datad(\out_mux|Selector0~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector0~9 .lut_mask = 16'h3130;
defparam \out_mux|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N14
cycloneive_lcell_comb \InstructionReg|instr[7]~feeder (
// Equation(s):
// \InstructionReg|instr[7]~feeder_combout  = \out_mux|Selector0~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\out_mux|Selector0~9_combout ),
	.cin(gnd),
	.combout(\InstructionReg|instr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \InstructionReg|instr[7]~feeder .lut_mask = 16'hFF00;
defparam \InstructionReg|instr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y37_N15
dffeas \InstructionReg|instr[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\InstructionReg|instr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[7] .is_wysiwyg = "true";
defparam \InstructionReg|instr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N0
cycloneive_lcell_comb \control_logic|control_mem|content~42 (
// Equation(s):
// \control_logic|control_mem|content~42_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [4]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [6]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~42_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~42 .lut_mask = 16'h0CC8;
defparam \control_logic|control_mem|content~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N22
cycloneive_lcell_comb \control_logic|control_mem|content~38 (
// Equation(s):
// \control_logic|control_mem|content~38_combout  = (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # ((\flag_reg|FC~q  & \InstructionReg|instr [7]))))

	.dataa(\flag_reg|FC~q ),
	.datab(\InstructionReg|instr [4]),
	.datac(\InstructionReg|instr [7]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~38_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~38 .lut_mask = 16'h00EC;
defparam \control_logic|control_mem|content~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N24
cycloneive_lcell_comb \control_logic|control_mem|content~39 (
// Equation(s):
// \control_logic|control_mem|content~39_combout  = (\InstructionReg|instr [6] & (!\InstructionReg|instr [7] & ((\flag_reg|FZ~q ) # (!\InstructionReg|instr [4]))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [4]),
	.datad(\flag_reg|FZ~q ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~39_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~39 .lut_mask = 16'h2202;
defparam \control_logic|control_mem|content~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N14
cycloneive_lcell_comb \control_logic|control_mem|content~40 (
// Equation(s):
// \control_logic|control_mem|content~40_combout  = (\control_logic|control_mem|content~38_combout ) # ((\control_logic|control_mem|content~39_combout ) # (\InstructionReg|instr [5] $ (\InstructionReg|instr [6])))

	.dataa(\control_logic|control_mem|content~38_combout ),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [6]),
	.datad(\control_logic|control_mem|content~39_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~40_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~40 .lut_mask = 16'hFFBE;
defparam \control_logic|control_mem|content~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N8
cycloneive_lcell_comb \control_logic|control_mem|content~41 (
// Equation(s):
// \control_logic|control_mem|content~41_combout  = (\micro_instr|micro [1] & ((\micro_instr|micro [0] & (\control_logic|control_mem|content~37_combout )) # (!\micro_instr|micro [0] & ((\control_logic|control_mem|content~40_combout )))))

	.dataa(\control_logic|control_mem|content~37_combout ),
	.datab(\micro_instr|micro [1]),
	.datac(\micro_instr|micro [0]),
	.datad(\control_logic|control_mem|content~40_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~41_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~41 .lut_mask = 16'h8C80;
defparam \control_logic|control_mem|content~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y37_N30
cycloneive_lcell_comb \control_logic|control_mem|content~43 (
// Equation(s):
// \control_logic|control_mem|content~43_combout  = (\control_logic|control_mem|content~41_combout ) # ((\micro_instr|micro [2] & ((\control_logic|control_mem|content~42_combout ) # (!\micro_instr|Equal0~0_combout ))))

	.dataa(\micro_instr|Equal0~0_combout ),
	.datab(\control_logic|control_mem|content~42_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\control_logic|control_mem|content~41_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~43_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~43 .lut_mask = 16'hFFD0;
defparam \control_logic|control_mem|content~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N26
cycloneive_lcell_comb \out_mux|Selector1~4 (
// Equation(s):
// \out_mux|Selector1~4_combout  = (\control_logic|control_mem|content~22_combout  & (\ProgramCounter|PC [6] & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\ProgramCounter|PC [6]),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~4 .lut_mask = 16'h8000;
defparam \out_mux|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N14
cycloneive_lcell_comb \memory|mux_val|out[6]~4 (
// Equation(s):
// \memory|mux_val|out[6]~4_combout  = (\out_mux|Selector1~4_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector1~8_combout ))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(gnd),
	.datac(\out_mux|Selector1~4_combout ),
	.datad(\out_mux|Selector1~8_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[6]~4 .lut_mask = 16'hF5F0;
defparam \memory|mux_val|out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N22
cycloneive_lcell_comb \memory|mux_val|out[6]~5 (
// Equation(s):
// \memory|mux_val|out[6]~5_combout  = (\SW[5]~input_o  & (\SW[12]~input_o )) # (!\SW[5]~input_o  & (((!\control_logic|control_mem|content~43_combout  & \memory|mux_val|out[6]~4_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[12]~input_o ),
	.datac(\control_logic|control_mem|content~43_combout ),
	.datad(\memory|mux_val|out[6]~4_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[6]~5 .lut_mask = 16'h8D88;
defparam \memory|mux_val|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N2
cycloneive_lcell_comb \memory|mem_array~246 (
// Equation(s):
// \memory|mem_array~246_combout  = !\memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~246_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~246 .lut_mask = 16'h00FF;
defparam \memory|mem_array~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N3
dffeas \memory|mem_array~38 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~246_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~38 .is_wysiwyg = "true";
defparam \memory|mem_array~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N28
cycloneive_lcell_comb \memory|mem_array~245 (
// Equation(s):
// \memory|mem_array~245_combout  = !\memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~245_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~245 .lut_mask = 16'h00FF;
defparam \memory|mem_array~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N29
dffeas \memory|mem_array~46 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~245_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~46 .is_wysiwyg = "true";
defparam \memory|mem_array~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N24
cycloneive_lcell_comb \memory|mem_array~158 (
// Equation(s):
// \memory|mem_array~158_combout  = (\memory|mux_addr|out[0]~2_combout  & (((\memory|mux_addr|out[1]~3_combout ) # (!\memory|mem_array~46_q )))) # (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mem_array~38_q  & (!\memory|mux_addr|out[1]~3_combout )))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~38_q ),
	.datac(\memory|mux_addr|out[1]~3_combout ),
	.datad(\memory|mem_array~46_q ),
	.cin(gnd),
	.combout(\memory|mem_array~158_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~158 .lut_mask = 16'hA1AB;
defparam \memory|mem_array~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N5
dffeas \memory|mem_array~62 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~62 .is_wysiwyg = "true";
defparam \memory|mem_array~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N18
cycloneive_lcell_comb \memory|mem_array~54feeder (
// Equation(s):
// \memory|mem_array~54feeder_combout  = \memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[6]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~54feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N19
dffeas \memory|mem_array~54 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~54 .is_wysiwyg = "true";
defparam \memory|mem_array~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N4
cycloneive_lcell_comb \memory|mem_array~159 (
// Equation(s):
// \memory|mem_array~159_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~158_combout  & (\memory|mem_array~62_q )) # (!\memory|mem_array~158_combout  & ((\memory|mem_array~54_q ))))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (\memory|mem_array~158_combout ))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~158_combout ),
	.datac(\memory|mem_array~62_q ),
	.datad(\memory|mem_array~54_q ),
	.cin(gnd),
	.combout(\memory|mem_array~159_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~159 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N26
cycloneive_lcell_comb \memory|mem_array~110feeder (
// Equation(s):
// \memory|mem_array~110feeder_combout  = \memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~110feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y38_N27
dffeas \memory|mem_array~110 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~110 .is_wysiwyg = "true";
defparam \memory|mem_array~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N15
dffeas \memory|mem_array~102 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~102 .is_wysiwyg = "true";
defparam \memory|mem_array~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N14
cycloneive_lcell_comb \memory|mem_array~165 (
// Equation(s):
// \memory|mem_array~165_combout  = (\memory|mux_addr|out[1]~3_combout  & (((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~110_q )) # 
// (!\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~102_q )))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~110_q ),
	.datac(\memory|mem_array~102_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~165_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~165 .lut_mask = 16'hEE50;
defparam \memory|mem_array~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N13
dffeas \memory|mem_array~118 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~118 .is_wysiwyg = "true";
defparam \memory|mem_array~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y38_N23
dffeas \memory|mem_array~126 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[6]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~126 .is_wysiwyg = "true";
defparam \memory|mem_array~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N12
cycloneive_lcell_comb \memory|mem_array~166 (
// Equation(s):
// \memory|mem_array~166_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~165_combout  & ((\memory|mem_array~126_q ))) # (!\memory|mem_array~165_combout  & (\memory|mem_array~118_q )))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (\memory|mem_array~165_combout ))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~165_combout ),
	.datac(\memory|mem_array~118_q ),
	.datad(\memory|mem_array~126_q ),
	.cin(gnd),
	.combout(\memory|mem_array~166_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~166 .lut_mask = 16'hEC64;
defparam \memory|mem_array~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N8
cycloneive_lcell_comb \memory|mem_array~78feeder (
// Equation(s):
// \memory|mem_array~78feeder_combout  = \memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~78feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N9
dffeas \memory|mem_array~78 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~78 .is_wysiwyg = "true";
defparam \memory|mem_array~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y35_N23
dffeas \memory|mem_array~94 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~94 .is_wysiwyg = "true";
defparam \memory|mem_array~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N4
cycloneive_lcell_comb \memory|mem_array~86feeder (
// Equation(s):
// \memory|mem_array~86feeder_combout  = \memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~86feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N5
dffeas \memory|mem_array~86 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~86 .is_wysiwyg = "true";
defparam \memory|mem_array~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y36_N11
dffeas \memory|mem_array~70 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~70 .is_wysiwyg = "true";
defparam \memory|mem_array~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N10
cycloneive_lcell_comb \memory|mem_array~160 (
// Equation(s):
// \memory|mem_array~160_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~86_q ) # ((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~70_q  & !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~86_q ),
	.datac(\memory|mem_array~70_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~160_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~160 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N22
cycloneive_lcell_comb \memory|mem_array~161 (
// Equation(s):
// \memory|mem_array~161_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~160_combout  & ((\memory|mem_array~94_q ))) # (!\memory|mem_array~160_combout  & (\memory|mem_array~78_q )))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~160_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~78_q ),
	.datac(\memory|mem_array~94_q ),
	.datad(\memory|mem_array~160_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~161_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~161 .lut_mask = 16'hF588;
defparam \memory|mem_array~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N20
cycloneive_lcell_comb \memory|mem_array~248 (
// Equation(s):
// \memory|mem_array~248_combout  = !\memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[6]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~248_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~248 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N21
dffeas \memory|mem_array~30 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~248_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~30 .is_wysiwyg = "true";
defparam \memory|mem_array~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y38_N17
dffeas \memory|mem_array~14 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~14 .is_wysiwyg = "true";
defparam \memory|mem_array~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N10
cycloneive_lcell_comb \memory|mem_array~247 (
// Equation(s):
// \memory|mem_array~247_combout  = !\memory|mux_val|out[6]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[6]~5_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~247_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~247 .lut_mask = 16'h00FF;
defparam \memory|mem_array~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N11
dffeas \memory|mem_array~22 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~247_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~22 .is_wysiwyg = "true";
defparam \memory|mem_array~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y36_N1
dffeas \memory|mem_array~6 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~6 .is_wysiwyg = "true";
defparam \memory|mem_array~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N0
cycloneive_lcell_comb \memory|mem_array~162 (
// Equation(s):
// \memory|mem_array~162_combout  = (\memory|mux_addr|out[1]~3_combout  & (((\memory|mux_addr|out[0]~2_combout )) # (!\memory|mem_array~22_q ))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~6_q  & !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mem_array~22_q ),
	.datab(\memory|mux_addr|out[1]~3_combout ),
	.datac(\memory|mem_array~6_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~162_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~162 .lut_mask = 16'hCC74;
defparam \memory|mem_array~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y38_N16
cycloneive_lcell_comb \memory|mem_array~163 (
// Equation(s):
// \memory|mem_array~163_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~162_combout  & (!\memory|mem_array~30_q )) # (!\memory|mem_array~162_combout  & ((\memory|mem_array~14_q ))))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~162_combout ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~30_q ),
	.datac(\memory|mem_array~14_q ),
	.datad(\memory|mem_array~162_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~163_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~163 .lut_mask = 16'h77A0;
defparam \memory|mem_array~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N18
cycloneive_lcell_comb \memory|mem_array~164 (
// Equation(s):
// \memory|mem_array~164_combout  = (\memory|mux_addr|out[2]~0_combout  & (((\memory|mux_addr|out[3]~1_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout  & (\memory|mem_array~161_combout )) # 
// (!\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~163_combout )))))

	.dataa(\memory|mem_array~161_combout ),
	.datab(\memory|mux_addr|out[2]~0_combout ),
	.datac(\memory|mux_addr|out[3]~1_combout ),
	.datad(\memory|mem_array~163_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~164_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~164 .lut_mask = 16'hE3E0;
defparam \memory|mem_array~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N2
cycloneive_lcell_comb \memory|mem_array~167 (
// Equation(s):
// \memory|mem_array~167_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mem_array~164_combout  & ((\memory|mem_array~166_combout ))) # (!\memory|mem_array~164_combout  & (\memory|mem_array~159_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & 
// (((\memory|mem_array~164_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mem_array~159_combout ),
	.datac(\memory|mem_array~166_combout ),
	.datad(\memory|mem_array~164_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~167_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~167 .lut_mask = 16'hF588;
defparam \memory|mem_array~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N8
cycloneive_lcell_comb \out_mux|Selector1~5 (
// Equation(s):
// \out_mux|Selector1~5_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~167_combout )

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\memory|mem_array~167_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_mux|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~5 .lut_mask = 16'h5050;
defparam \out_mux|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N10
cycloneive_lcell_comb \out_mux|Selector1~6 (
// Equation(s):
// \out_mux|Selector1~6_combout  = (\control_logic|control_mem|content~30_combout  & (\ALU_Register|register_array|registerB|data_reg [6] & !\control_logic|control_mem|content~36_combout ))

	.dataa(\control_logic|control_mem|content~30_combout ),
	.datab(gnd),
	.datac(\ALU_Register|register_array|registerB|data_reg [6]),
	.datad(\control_logic|control_mem|content~36_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~6 .lut_mask = 16'h00A0;
defparam \out_mux|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N16
cycloneive_lcell_comb \out_mux|Selector1~10 (
// Equation(s):
// \out_mux|Selector1~10_combout  = (\control_logic|control_mem|content~27_combout  & (((\out_mux|Selector3~4_combout  & \out_mux|Selector1~6_combout )))) # (!\control_logic|control_mem|content~27_combout  & (((!\out_mux|Selector3~4_combout )) # 
// (!\control_logic|control_mem|content~36_combout )))

	.dataa(\control_logic|control_mem|content~27_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\out_mux|Selector3~4_combout ),
	.datad(\out_mux|Selector1~6_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~10 .lut_mask = 16'hB515;
defparam \out_mux|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N24
cycloneive_lcell_comb \out_mux|Selector1~7 (
// Equation(s):
// \out_mux|Selector1~7_combout  = (\out_mux|Selector1~10_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~22_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~8_combout ),
	.datab(\out_mux|Selector3~6_combout ),
	.datac(\ALU_Register|ALU|Add0~22_combout ),
	.datad(\out_mux|Selector1~10_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~7 .lut_mask = 16'hD500;
defparam \out_mux|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y38_N6
cycloneive_lcell_comb \out_mux|Selector1~8 (
// Equation(s):
// \out_mux|Selector1~8_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector1~7_combout  & ((\out_mux|Selector1~5_combout ))) # (!\out_mux|Selector1~7_combout  & (\ALU_Register|register_array|registerA|data_reg [6])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector1~7_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [6]),
	.datab(\out_mux|Selector3~7_combout ),
	.datac(\out_mux|Selector1~5_combout ),
	.datad(\out_mux|Selector1~7_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~8 .lut_mask = 16'hF388;
defparam \out_mux|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N18
cycloneive_lcell_comb \out_mux|Selector1~9 (
// Equation(s):
// \out_mux|Selector1~9_combout  = (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector1~4_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector1~8_combout ))))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector1~4_combout ),
	.datad(\out_mux|Selector1~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector1~9 .lut_mask = 16'h3130;
defparam \out_mux|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y37_N25
dffeas \InstructionReg|instr[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[6] .is_wysiwyg = "true";
defparam \InstructionReg|instr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N6
cycloneive_lcell_comb \control_logic|control_mem|content~16 (
// Equation(s):
// \control_logic|control_mem|content~16_combout  = (\InstructionReg|instr [7] & ((\InstructionReg|instr [6] & ((!\InstructionReg|instr [5]))) # (!\InstructionReg|instr [6] & ((\InstructionReg|instr [4]) # (\InstructionReg|instr [5])))))

	.dataa(\InstructionReg|instr [6]),
	.datab(\InstructionReg|instr [7]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~16_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~16 .lut_mask = 16'h44C8;
defparam \control_logic|control_mem|content~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N4
cycloneive_lcell_comb \control_logic|control_mem|content~17 (
// Equation(s):
// \control_logic|control_mem|content~17_combout  = (\micro_instr|micro [2] & ((\control_logic|control_mem|content~16_combout ) # ((\micro_instr|micro [0]) # (\micro_instr|micro [1]))))

	.dataa(\control_logic|control_mem|content~16_combout ),
	.datab(\micro_instr|micro [2]),
	.datac(\micro_instr|micro [0]),
	.datad(\micro_instr|micro [1]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~17_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~17 .lut_mask = 16'hCCC8;
defparam \control_logic|control_mem|content~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N30
cycloneive_lcell_comb \control_logic|control_mem|content~19 (
// Equation(s):
// \control_logic|control_mem|content~19_combout  = (!\micro_instr|micro [0] & ((\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~18_combout ))) # (!\InstructionReg|instr [7] & (!\micro_instr|micro [1]))))

	.dataa(\InstructionReg|instr [7]),
	.datab(\micro_instr|micro [1]),
	.datac(\micro_instr|micro [0]),
	.datad(\control_logic|control_mem|content~18_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~19_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~19 .lut_mask = 16'h010B;
defparam \control_logic|control_mem|content~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X98_Y37_N16
cycloneive_lcell_comb \control_logic|control_mem|content~22 (
// Equation(s):
// \control_logic|control_mem|content~22_combout  = (\control_logic|control_mem|content~17_combout ) # ((!\micro_instr|micro [2] & ((\control_logic|control_mem|content~21_combout ) # (\control_logic|control_mem|content~19_combout ))))

	.dataa(\micro_instr|micro [2]),
	.datab(\control_logic|control_mem|content~17_combout ),
	.datac(\control_logic|control_mem|content~21_combout ),
	.datad(\control_logic|control_mem|content~19_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~22_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~22 .lut_mask = 16'hDDDC;
defparam \control_logic|control_mem|content~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N22
cycloneive_lcell_comb \out_mux|Selector3~9 (
// Equation(s):
// \out_mux|Selector3~9_combout  = (\control_logic|control_mem|content~22_combout  & (\ProgramCounter|PC [4] & (\out_mux|Selector3~6_combout  & \out_mux|Selector3~5_combout )))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\ProgramCounter|PC [4]),
	.datac(\out_mux|Selector3~6_combout ),
	.datad(\out_mux|Selector3~5_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~9 .lut_mask = 16'h8000;
defparam \out_mux|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N16
cycloneive_lcell_comb \memory|mux_val|out[4]~8 (
// Equation(s):
// \memory|mux_val|out[4]~8_combout  = (\SW[5]~input_o  & (\SW[10]~input_o )) # (!\SW[5]~input_o  & ((\out_mux|Selector3~14_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(gnd),
	.datac(\SW[10]~input_o ),
	.datad(\out_mux|Selector3~14_combout ),
	.cin(gnd),
	.combout(\memory|mux_val|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mux_val|out[4]~8 .lut_mask = 16'hF5A0;
defparam \memory|mux_val|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N17
dffeas \memory|mem_array~124 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mux_val|out[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~239_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~124 .is_wysiwyg = "true";
defparam \memory|mem_array~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X96_Y35_N15
dffeas \memory|mem_array~108 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~215_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~108 .is_wysiwyg = "true";
defparam \memory|mem_array~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N16
cycloneive_lcell_comb \memory|mem_array~116feeder (
// Equation(s):
// \memory|mem_array~116feeder_combout  = \memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~116feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y35_N17
dffeas \memory|mem_array~116 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~116 .is_wysiwyg = "true";
defparam \memory|mem_array~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X99_Y35_N27
dffeas \memory|mem_array~100 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~100 .is_wysiwyg = "true";
defparam \memory|mem_array~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y35_N26
cycloneive_lcell_comb \memory|mem_array~185 (
// Equation(s):
// \memory|mem_array~185_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~116_q ) # ((\memory|mux_addr|out[0]~2_combout )))) # (!\memory|mux_addr|out[1]~3_combout  & (((\memory|mem_array~100_q  & !\memory|mux_addr|out[0]~2_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~116_q ),
	.datac(\memory|mem_array~100_q ),
	.datad(\memory|mux_addr|out[0]~2_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~185_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~185 .lut_mask = 16'hAAD8;
defparam \memory|mem_array~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y35_N14
cycloneive_lcell_comb \memory|mem_array~186 (
// Equation(s):
// \memory|mem_array~186_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~185_combout  & (\memory|mem_array~124_q )) # (!\memory|mem_array~185_combout  & ((\memory|mem_array~108_q ))))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (((\memory|mem_array~185_combout ))))

	.dataa(\memory|mem_array~124_q ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~108_q ),
	.datad(\memory|mem_array~185_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~186_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~186 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y35_N25
dffeas \memory|mem_array~68 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~68 .is_wysiwyg = "true";
defparam \memory|mem_array~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N20
cycloneive_lcell_comb \memory|mem_array~76feeder (
// Equation(s):
// \memory|mem_array~76feeder_combout  = \memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~76feeder .lut_mask = 16'hF0F0;
defparam \memory|mem_array~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y36_N21
dffeas \memory|mem_array~76 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~76 .is_wysiwyg = "true";
defparam \memory|mem_array~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N24
cycloneive_lcell_comb \memory|mem_array~178 (
// Equation(s):
// \memory|mem_array~178_combout  = (\memory|mux_addr|out[1]~3_combout  & (\memory|mux_addr|out[0]~2_combout )) # (!\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~76_q ))) # (!\memory|mux_addr|out[0]~2_combout 
//  & (\memory|mem_array~68_q ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~68_q ),
	.datad(\memory|mem_array~76_q ),
	.cin(gnd),
	.combout(\memory|mem_array~178_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~178 .lut_mask = 16'hDC98;
defparam \memory|mem_array~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N13
dffeas \memory|mem_array~92 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~92 .is_wysiwyg = "true";
defparam \memory|mem_array~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y36_N16
cycloneive_lcell_comb \memory|mem_array~84feeder (
// Equation(s):
// \memory|mem_array~84feeder_combout  = \memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[4]~8_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~84feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y36_N17
dffeas \memory|mem_array~84 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~217_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~84 .is_wysiwyg = "true";
defparam \memory|mem_array~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N12
cycloneive_lcell_comb \memory|mem_array~179 (
// Equation(s):
// \memory|mem_array~179_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~178_combout  & (\memory|mem_array~92_q )) # (!\memory|mem_array~178_combout  & ((\memory|mem_array~84_q ))))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (\memory|mem_array~178_combout ))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~178_combout ),
	.datac(\memory|mem_array~92_q ),
	.datad(\memory|mem_array~84_q ),
	.cin(gnd),
	.combout(\memory|mem_array~179_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~179 .lut_mask = 16'hE6C4;
defparam \memory|mem_array~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N9
dffeas \memory|mem_array~36 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~36 .is_wysiwyg = "true";
defparam \memory|mem_array~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X98_Y35_N24
cycloneive_lcell_comb \memory|mem_array~52feeder (
// Equation(s):
// \memory|mem_array~52feeder_combout  = \memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[4]~8_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~52feeder .lut_mask = 16'hFF00;
defparam \memory|mem_array~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y35_N25
dffeas \memory|mem_array~52 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~219_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~52 .is_wysiwyg = "true";
defparam \memory|mem_array~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N8
cycloneive_lcell_comb \memory|mem_array~180 (
// Equation(s):
// \memory|mem_array~180_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mux_addr|out[0]~2_combout ) # ((\memory|mem_array~52_q )))) # (!\memory|mux_addr|out[1]~3_combout  & (!\memory|mux_addr|out[0]~2_combout  & (\memory|mem_array~36_q )))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mux_addr|out[0]~2_combout ),
	.datac(\memory|mem_array~36_q ),
	.datad(\memory|mem_array~52_q ),
	.cin(gnd),
	.combout(\memory|mem_array~180_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~180 .lut_mask = 16'hBA98;
defparam \memory|mem_array~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y35_N7
dffeas \memory|mem_array~60 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~60 .is_wysiwyg = "true";
defparam \memory|mem_array~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N18
cycloneive_lcell_comb \memory|mem_array~254 (
// Equation(s):
// \memory|mem_array~254_combout  = !\memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[4]~8_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~254_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~254 .lut_mask = 16'h00FF;
defparam \memory|mem_array~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y35_N19
dffeas \memory|mem_array~44 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~44 .is_wysiwyg = "true";
defparam \memory|mem_array~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y35_N6
cycloneive_lcell_comb \memory|mem_array~181 (
// Equation(s):
// \memory|mem_array~181_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mem_array~180_combout  & (\memory|mem_array~60_q )) # (!\memory|mem_array~180_combout  & ((!\memory|mem_array~44_q ))))) # (!\memory|mux_addr|out[0]~2_combout  & 
// (\memory|mem_array~180_combout ))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mem_array~180_combout ),
	.datac(\memory|mem_array~60_q ),
	.datad(\memory|mem_array~44_q ),
	.cin(gnd),
	.combout(\memory|mem_array~181_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~181 .lut_mask = 16'hC4E6;
defparam \memory|mem_array~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N14
cycloneive_lcell_comb \memory|mem_array~256 (
// Equation(s):
// \memory|mem_array~256_combout  = !\memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mux_val|out[4]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_array~256_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~256 .lut_mask = 16'h0F0F;
defparam \memory|mem_array~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y35_N15
dffeas \memory|mem_array~28 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~256_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~28 .is_wysiwyg = "true";
defparam \memory|mem_array~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y35_N31
dffeas \memory|mem_array~20 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~221_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~20 .is_wysiwyg = "true";
defparam \memory|mem_array~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X100_Y36_N31
dffeas \memory|mem_array~12 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|mux_val|out[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|mem_array~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~12 .is_wysiwyg = "true";
defparam \memory|mem_array~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y36_N2
cycloneive_lcell_comb \memory|mem_array~255 (
// Equation(s):
// \memory|mem_array~255_combout  = !\memory|mux_val|out[4]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|mux_val|out[4]~8_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~255_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~255 .lut_mask = 16'h00FF;
defparam \memory|mem_array~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y36_N3
dffeas \memory|mem_array~4 (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(\memory|mem_array~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|mem_array~229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_array~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_array~4 .is_wysiwyg = "true";
defparam \memory|mem_array~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y36_N30
cycloneive_lcell_comb \memory|mem_array~182 (
// Equation(s):
// \memory|mem_array~182_combout  = (\memory|mux_addr|out[0]~2_combout  & ((\memory|mux_addr|out[1]~3_combout ) # ((\memory|mem_array~12_q )))) # (!\memory|mux_addr|out[0]~2_combout  & (!\memory|mux_addr|out[1]~3_combout  & ((!\memory|mem_array~4_q ))))

	.dataa(\memory|mux_addr|out[0]~2_combout ),
	.datab(\memory|mux_addr|out[1]~3_combout ),
	.datac(\memory|mem_array~12_q ),
	.datad(\memory|mem_array~4_q ),
	.cin(gnd),
	.combout(\memory|mem_array~182_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~182 .lut_mask = 16'hA8B9;
defparam \memory|mem_array~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y35_N30
cycloneive_lcell_comb \memory|mem_array~183 (
// Equation(s):
// \memory|mem_array~183_combout  = (\memory|mux_addr|out[1]~3_combout  & ((\memory|mem_array~182_combout  & (!\memory|mem_array~28_q )) # (!\memory|mem_array~182_combout  & ((\memory|mem_array~20_q ))))) # (!\memory|mux_addr|out[1]~3_combout  & 
// (((\memory|mem_array~182_combout ))))

	.dataa(\memory|mux_addr|out[1]~3_combout ),
	.datab(\memory|mem_array~28_q ),
	.datac(\memory|mem_array~20_q ),
	.datad(\memory|mem_array~182_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~183_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~183 .lut_mask = 16'h77A0;
defparam \memory|mem_array~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y35_N24
cycloneive_lcell_comb \memory|mem_array~184 (
// Equation(s):
// \memory|mem_array~184_combout  = (\memory|mux_addr|out[2]~0_combout  & ((\memory|mux_addr|out[3]~1_combout ) # ((\memory|mem_array~181_combout )))) # (!\memory|mux_addr|out[2]~0_combout  & (!\memory|mux_addr|out[3]~1_combout  & 
// ((\memory|mem_array~183_combout ))))

	.dataa(\memory|mux_addr|out[2]~0_combout ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~181_combout ),
	.datad(\memory|mem_array~183_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~184_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~184 .lut_mask = 16'hB9A8;
defparam \memory|mem_array~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y35_N2
cycloneive_lcell_comb \memory|mem_array~187 (
// Equation(s):
// \memory|mem_array~187_combout  = (\memory|mux_addr|out[3]~1_combout  & ((\memory|mem_array~184_combout  & (\memory|mem_array~186_combout )) # (!\memory|mem_array~184_combout  & ((\memory|mem_array~179_combout ))))) # (!\memory|mux_addr|out[3]~1_combout  & 
// (((\memory|mem_array~184_combout ))))

	.dataa(\memory|mem_array~186_combout ),
	.datab(\memory|mux_addr|out[3]~1_combout ),
	.datac(\memory|mem_array~179_combout ),
	.datad(\memory|mem_array~184_combout ),
	.cin(gnd),
	.combout(\memory|mem_array~187_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_array~187 .lut_mask = 16'hBBC0;
defparam \memory|mem_array~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N26
cycloneive_lcell_comb \out_mux|Selector3~10 (
// Equation(s):
// \out_mux|Selector3~10_combout  = (!\control_logic|control_mem|content~30_combout  & \memory|mem_array~187_combout )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~30_combout ),
	.datac(gnd),
	.datad(\memory|mem_array~187_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~10 .lut_mask = 16'h3300;
defparam \out_mux|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N8
cycloneive_lcell_comb \out_mux|Selector3~11 (
// Equation(s):
// \out_mux|Selector3~11_combout  = (!\control_logic|control_mem|content~36_combout  & (\ALU_Register|register_array|registerB|data_reg [4] & \control_logic|control_mem|content~30_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\ALU_Register|register_array|registerB|data_reg [4]),
	.datad(\control_logic|control_mem|content~30_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~11 .lut_mask = 16'h3000;
defparam \out_mux|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N14
cycloneive_lcell_comb \out_mux|Selector3~15 (
// Equation(s):
// \out_mux|Selector3~15_combout  = (\out_mux|Selector3~4_combout  & ((\control_logic|control_mem|content~27_combout  & ((\out_mux|Selector3~11_combout ))) # (!\control_logic|control_mem|content~27_combout  & (!\control_logic|control_mem|content~36_combout 
// )))) # (!\out_mux|Selector3~4_combout  & (((!\control_logic|control_mem|content~27_combout ))))

	.dataa(\out_mux|Selector3~4_combout ),
	.datab(\control_logic|control_mem|content~36_combout ),
	.datac(\out_mux|Selector3~11_combout ),
	.datad(\control_logic|control_mem|content~27_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~15_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~15 .lut_mask = 16'hA077;
defparam \out_mux|Selector3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N2
cycloneive_lcell_comb \out_mux|Selector3~12 (
// Equation(s):
// \out_mux|Selector3~12_combout  = (\out_mux|Selector3~15_combout  & (((\out_mux|Selector3~6_combout  & \ALU_Register|ALU|Add0~18_combout )) # (!\out_mux|Selector3~8_combout )))

	.dataa(\out_mux|Selector3~6_combout ),
	.datab(\out_mux|Selector3~15_combout ),
	.datac(\ALU_Register|ALU|Add0~18_combout ),
	.datad(\out_mux|Selector3~8_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~12 .lut_mask = 16'h80CC;
defparam \out_mux|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N20
cycloneive_lcell_comb \out_mux|Selector3~13 (
// Equation(s):
// \out_mux|Selector3~13_combout  = (\out_mux|Selector3~7_combout  & ((\out_mux|Selector3~12_combout  & ((\out_mux|Selector3~10_combout ))) # (!\out_mux|Selector3~12_combout  & (\ALU_Register|register_array|registerA|data_reg [4])))) # 
// (!\out_mux|Selector3~7_combout  & (((\out_mux|Selector3~12_combout ))))

	.dataa(\ALU_Register|register_array|registerA|data_reg [4]),
	.datab(\out_mux|Selector3~7_combout ),
	.datac(\out_mux|Selector3~10_combout ),
	.datad(\out_mux|Selector3~12_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~13 .lut_mask = 16'hF388;
defparam \out_mux|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y37_N6
cycloneive_lcell_comb \out_mux|Selector3~14 (
// Equation(s):
// \out_mux|Selector3~14_combout  = (!\control_logic|control_mem|content~43_combout  & ((\out_mux|Selector3~9_combout ) # ((!\control_logic|control_mem|content~22_combout  & \out_mux|Selector3~13_combout ))))

	.dataa(\control_logic|control_mem|content~22_combout ),
	.datab(\control_logic|control_mem|content~43_combout ),
	.datac(\out_mux|Selector3~9_combout ),
	.datad(\out_mux|Selector3~13_combout ),
	.cin(gnd),
	.combout(\out_mux|Selector3~14_combout ),
	.cout());
// synopsys translate_off
defparam \out_mux|Selector3~14 .lut_mask = 16'h3130;
defparam \out_mux|Selector3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X98_Y37_N11
dffeas \InstructionReg|instr[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\InstructionReg|instr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \InstructionReg|instr[4] .is_wysiwyg = "true";
defparam \InstructionReg|instr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N8
cycloneive_lcell_comb \control_logic|control_mem|content~4 (
// Equation(s):
// \control_logic|control_mem|content~4_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~3_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~3_combout ))

	.dataa(\control_logic|control_mem|content~3_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~3_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~4 .lut_mask = 16'hF0AA;
defparam \control_logic|control_mem|content~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N22
cycloneive_lcell_comb \control_logic|control_mem|content~5 (
// Equation(s):
// \control_logic|control_mem|content~5_combout  = (\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~4_combout ))) # (!\InstructionReg|instr [5] & (!\control_logic|control_mem|content~4_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~4_combout ),
	.datac(\control_logic|control_mem|content~4_combout ),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~5 .lut_mask = 16'h0F33;
defparam \control_logic|control_mem|content~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N28
cycloneive_lcell_comb \control_logic|control_mem|content~6 (
// Equation(s):
// \control_logic|control_mem|content~6_combout  = (\InstructionReg|instr [6] & ((\control_logic|control_mem|content~5_combout ))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~5_combout ))

	.dataa(\control_logic|control_mem|content~5_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~5_combout ),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~6_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~6 .lut_mask = 16'hF0AA;
defparam \control_logic|control_mem|content~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y36_N28
cycloneive_lcell_comb \control_logic|control_mem|content~7 (
// Equation(s):
// \control_logic|control_mem|content~7_combout  = (\micro_instr|micro [1]) # (\micro_instr|micro [2])

	.dataa(gnd),
	.datab(\micro_instr|micro [1]),
	.datac(gnd),
	.datad(\micro_instr|micro [2]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~7_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~7 .lut_mask = 16'hFFCC;
defparam \control_logic|control_mem|content~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N10
cycloneive_lcell_comb \control_logic|control_mem|content~8 (
// Equation(s):
// \control_logic|control_mem|content~8_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~7_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~3_combout ))

	.dataa(\control_logic|control_mem|content~3_combout ),
	.datab(\control_logic|control_mem|content~7_combout ),
	.datac(gnd),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~8_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~8 .lut_mask = 16'hCCAA;
defparam \control_logic|control_mem|content~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N4
cycloneive_lcell_comb \control_logic|control_mem|content~9 (
// Equation(s):
// \control_logic|control_mem|content~9_combout  = (\InstructionReg|instr [4] & ((\control_logic|control_mem|content~7_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~7_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~7_combout ),
	.datac(\control_logic|control_mem|content~7_combout ),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~9_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~9 .lut_mask = 16'hF0CC;
defparam \control_logic|control_mem|content~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N18
cycloneive_lcell_comb \control_logic|control_mem|content~10 (
// Equation(s):
// \control_logic|control_mem|content~10_combout  = (\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~9_combout ))) # (!\InstructionReg|instr [5] & (!\control_logic|control_mem|content~8_combout ))

	.dataa(\control_logic|control_mem|content~8_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~9_combout ),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~10_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~10 .lut_mask = 16'h0F55;
defparam \control_logic|control_mem|content~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N2
cycloneive_lcell_comb \control_logic|control_mem|content~11 (
// Equation(s):
// \control_logic|control_mem|content~11_combout  = (\micro_instr|micro [0]) # (!\micro_instr|micro [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\micro_instr|micro [1]),
	.datad(\micro_instr|micro [0]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~11_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~11 .lut_mask = 16'hFF0F;
defparam \control_logic|control_mem|content~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y37_N8
cycloneive_lcell_comb \control_logic|control_mem|content~12 (
// Equation(s):
// \control_logic|control_mem|content~12_combout  = (\micro_instr|micro [2] & ((\micro_instr|Equal0~0_combout ))) # (!\micro_instr|micro [2] & (\control_logic|control_mem|content~11_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~11_combout ),
	.datac(\micro_instr|micro [2]),
	.datad(\micro_instr|Equal0~0_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~12_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~12 .lut_mask = 16'hFC0C;
defparam \control_logic|control_mem|content~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N12
cycloneive_lcell_comb \control_logic|control_mem|content~13 (
// Equation(s):
// \control_logic|control_mem|content~13_combout  = (\InstructionReg|instr [4] & ((!\control_logic|control_mem|content~12_combout ))) # (!\InstructionReg|instr [4] & (\control_logic|control_mem|content~3_combout ))

	.dataa(\control_logic|control_mem|content~3_combout ),
	.datab(\control_logic|control_mem|content~12_combout ),
	.datac(gnd),
	.datad(\InstructionReg|instr [4]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~13_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~13 .lut_mask = 16'h33AA;
defparam \control_logic|control_mem|content~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N30
cycloneive_lcell_comb \control_logic|control_mem|content~14 (
// Equation(s):
// \control_logic|control_mem|content~14_combout  = (\InstructionReg|instr [5] & (!\control_logic|control_mem|content~13_combout )) # (!\InstructionReg|instr [5] & ((!\control_logic|control_mem|content~9_combout )))

	.dataa(\control_logic|control_mem|content~13_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~9_combout ),
	.datad(\InstructionReg|instr [5]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~14_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~14 .lut_mask = 16'h550F;
defparam \control_logic|control_mem|content~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y36_N24
cycloneive_lcell_comb \control_logic|control_mem|content~15 (
// Equation(s):
// \control_logic|control_mem|content~15_combout  = (\InstructionReg|instr [6] & ((\control_logic|control_mem|content~14_combout ))) # (!\InstructionReg|instr [6] & (\control_logic|control_mem|content~10_combout ))

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~10_combout ),
	.datac(\control_logic|control_mem|content~14_combout ),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~15_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~15 .lut_mask = 16'hF0CC;
defparam \control_logic|control_mem|content~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N0
cycloneive_lcell_comb \control_logic|control_mem|content~0 (
// Equation(s):
// \control_logic|control_mem|content~0_combout  = (\InstructionReg|instr [7] & ((!\control_logic|control_mem|content~15_combout ))) # (!\InstructionReg|instr [7] & (!\control_logic|control_mem|content~6_combout ))

	.dataa(\control_logic|control_mem|content~6_combout ),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~15_combout ),
	.datad(\InstructionReg|instr [7]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~0 .lut_mask = 16'h0F55;
defparam \control_logic|control_mem|content~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y53_N4
cycloneive_lcell_comb MANUAL(
// Equation(s):
// \MANUAL~combout  = (\control_logic|control_mem|content~0_combout ) # (\KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_logic|control_mem|content~0_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\MANUAL~combout ),
	.cout());
// synopsys translate_off
defparam MANUAL.lut_mask = 16'hFFF0;
defparam MANUAL.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N18
cycloneive_lcell_comb AUTO(
// Equation(s):
// \AUTO~combout  = (!\control_logic|control_mem|content~0_combout  & \CLOCK_50~input_o )

	.dataa(gnd),
	.datab(\control_logic|control_mem|content~0_combout ),
	.datac(gnd),
	.datad(\CLOCK_50~input_o ),
	.cin(gnd),
	.combout(\AUTO~combout ),
	.cout());
// synopsys translate_off
defparam AUTO.lut_mask = 16'h3300;
defparam AUTO.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneive_lcell_comb \clk_module|CLK (
// Equation(s):
// \clk_module|CLK~combout  = LCELL((\SW[0]~input_o  & (!\MANUAL~combout )) # (!\SW[0]~input_o  & ((\AUTO~combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\MANUAL~combout ),
	.datad(\AUTO~combout ),
	.cin(gnd),
	.combout(\clk_module|CLK~combout ),
	.cout());
// synopsys translate_off
defparam \clk_module|CLK .lut_mask = 16'h5F0A;
defparam \clk_module|CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_module|CLK~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_module|CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_module|CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_module|CLK~clkctrl .clock_type = "global clock";
defparam \clk_module|CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N26
cycloneive_lcell_comb \control_logic|control_mem|content~44 (
// Equation(s):
// \control_logic|control_mem|content~44_combout  = (\InstructionReg|instr [5] & (((!\micro_instr|micro [0] & !\InstructionReg|instr [4])) # (!\InstructionReg|instr [6]))) # (!\InstructionReg|instr [5] & (((\InstructionReg|instr [4]) # (\InstructionReg|instr 
// [6]))))

	.dataa(\micro_instr|micro [0]),
	.datab(\InstructionReg|instr [5]),
	.datac(\InstructionReg|instr [4]),
	.datad(\InstructionReg|instr [6]),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~44_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~44 .lut_mask = 16'h37FC;
defparam \control_logic|control_mem|content~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y37_N20
cycloneive_lcell_comb \control_logic|control_mem|content~45 (
// Equation(s):
// \control_logic|control_mem|content~45_combout  = (\control_logic|control_mem|content~17_combout ) # ((\control_logic|control_mem|content~44_combout  & (\InstructionReg|instr [7] & \control_logic|control_mem|content~31_combout )))

	.dataa(\control_logic|control_mem|content~44_combout ),
	.datab(\InstructionReg|instr [7]),
	.datac(\control_logic|control_mem|content~17_combout ),
	.datad(\control_logic|control_mem|content~31_combout ),
	.cin(gnd),
	.combout(\control_logic|control_mem|content~45_combout ),
	.cout());
// synopsys translate_off
defparam \control_logic|control_mem|content~45 .lut_mask = 16'hF8F0;
defparam \control_logic|control_mem|content~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N11
dffeas \output_module|output_reg|data_out[0] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[0]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[0] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y38_N19
dffeas \output_module|output_reg|data_out[1] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[1]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[1] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y37_N21
dffeas \output_module|output_reg|data_out[7] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector0~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[7] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y37_N15
dffeas \output_module|output_reg|data_out[6] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector1~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[6] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X101_Y37_N1
dffeas \output_module|output_reg|data_out[5] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector2~9_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[5] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(\output_module|output_reg|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h3030;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hAA00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|output_reg|data_out [5] & \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|output_reg|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hAA00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y37_N19
dffeas \output_module|output_reg|data_out[4] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\out_mux|Selector3~14_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[4] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & ((\output_module|output_reg|data_out [5]))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\output_module|output_reg|data_out [5]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hA820;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y37_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & ((\output_module|output_reg|data_out [6]))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [6]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hE020;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h0F00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N27
dffeas \output_module|output_reg|data_out[3] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[3]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[3] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|output_reg|data_out [3] & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hA0A0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N2
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (\output_module|output_reg|data_out [3] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0A0A;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'h8C88;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [4])) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h8C80;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|output_reg|data_out [3] & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X101_Y38_N1
dffeas \output_module|output_reg|data_out[2] (
	.clk(\clk_module|CLK~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ProgramCounter|PC[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\control_logic|control_mem|content~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\output_module|output_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \output_module|output_reg|data_out[2] .is_wysiwyg = "true";
defparam \output_module|output_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\output_module|output_reg|data_out [2] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|output_reg|data_out [2] & \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N0
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'h88A8;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N8
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N22
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & ((\output_module|output_reg|data_out [3]))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|output_reg|data_out [3]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hE200;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N20
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y39_N6
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\output_module|output_reg|data_out [2] & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hF000;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N26
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (\output_module|output_reg|data_out [1] & !\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h00AA;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N4
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (\output_module|output_reg|data_out [1] & \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hAA00;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N10
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ) # (\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N12
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N14
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N16
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N18
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N28
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\output_module|output_reg|data_out [1])) # 
// (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(\output_module|output_reg|data_out [1]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hBB88;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N30
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hEEE2;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y39_N24
cycloneive_lcell_comb \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (((\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hEEF0;
defparam \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N20
cycloneive_lcell_comb \output_module|units|WideOr5~0 (
// Equation(s):
// \output_module|units|WideOr5~0_combout  = (\output_module|output_reg|data_out [0] & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )))) # (!\output_module|output_reg|data_out [0] & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr5~0 .lut_mask = 16'h4812;
defparam \output_module|units|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N6
cycloneive_lcell_comb \output_module|units|WideOr4~0 (
// Equation(s):
// \output_module|units|WideOr4~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\output_module|output_reg|data_out [0] & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))) # (!\output_module|output_reg|data_out [0] & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr4~0 .lut_mask = 16'h8060;
defparam \output_module|units|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N16
cycloneive_lcell_comb \output_module|units|out[2]~0 (
// Equation(s):
// \output_module|units|out[2]~0_combout  = (!\output_module|output_reg|data_out [0] & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|out[2]~0 .lut_mask = 16'h1004;
defparam \output_module|units|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N22
cycloneive_lcell_comb \output_module|units|WideOr3~0 (
// Equation(s):
// \output_module|units|WideOr3~0_combout  = (\output_module|output_reg|data_out [0] & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )))) # (!\output_module|output_reg|data_out [0] & (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr3~0 .lut_mask = 16'h4892;
defparam \output_module|units|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N12
cycloneive_lcell_comb \output_module|units|WideOr2~0 (
// Equation(s):
// \output_module|units|WideOr2~0_combout  = (\output_module|output_reg|data_out [0]) # ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr2~0 .lut_mask = 16'hEABA;
defparam \output_module|units|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N14
cycloneive_lcell_comb \output_module|units|WideOr1~0 (
// Equation(s):
// \output_module|units|WideOr1~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\output_module|output_reg|data_out [0] & ((!\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ))) # (!\output_module|output_reg|data_out [0] & (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (\output_module|output_reg|data_out [0] & 
// !\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr1~0 .lut_mask = 16'h388E;
defparam \output_module|units|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N0
cycloneive_lcell_comb \output_module|units|WideOr0~0 (
// Equation(s):
// \output_module|units|WideOr0~0_combout  = (\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (((\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # 
// (!\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )) # (!\output_module|output_reg|data_out [0]))) # (!\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// ((\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  $ (\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ))))

	.dataa(\output_module|output_reg|data_out [0]),
	.datab(\output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datac(\output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datad(\output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cin(gnd),
	.combout(\output_module|units|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|units|WideOr0~0 .lut_mask = 16'hF37C;
defparam \output_module|units|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \output_module|output_reg|data_out [5] $ (VCC)
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\output_module|output_reg|data_out [5])

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\output_module|output_reg|data_out [6] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [6] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\output_module|output_reg|data_out [6] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (\output_module|output_reg|data_out [6] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00AA;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (\output_module|output_reg|data_out [5] & \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (\output_module|output_reg|data_out [4] & !\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h0A0A;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & ((\output_module|output_reg|data_out [6]))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(\output_module|output_reg|data_out [6]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hA088;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  
// & (\output_module|output_reg|data_out [5])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\output_module|output_reg|data_out [5]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hA280;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (\output_module|output_reg|data_out [4] & \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [4]),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|output_reg|data_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|output_reg|data_out [3]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h0F00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
// )) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N14
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & VCC)) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
// ))

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N4
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(gnd),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h3300;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N14
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h00F0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N6
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h00F0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N0
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N4
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00CC;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N2
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'h88A8;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X96_Y38_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X101_Y38_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [4])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\output_module|output_reg|data_out [4]),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'h88C0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N12
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\output_module|output_reg|data_out [3] & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [3]),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N28
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (\output_module|output_reg|data_out [2] & !\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00AA;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (\output_module|output_reg|data_out [2] & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hAA00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N16
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N18
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N20
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N22
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N24
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N10
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h0F00;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N28
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  & !\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datac(gnd),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h00CC;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # (\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N20
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N22
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout )))))
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N24
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N26
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N8
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hEEE4;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N30
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hEFE0;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y36_N12
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hFACA;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hCC40;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N30
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  
// & (\output_module|output_reg|data_out [3])) # (!\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\output_module|output_reg|data_out [3]),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hD800;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y38_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h00F0;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N26
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h00CC;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y38_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (\output_module|output_reg|data_out [2] & \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\output_module|output_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hAA00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N14
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|output_reg|data_out [1])

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [1]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h3300;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N0
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \output_module|output_reg|data_out [1])

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\output_module|output_reg|data_out [1]),
	.cin(gnd),
	.combout(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hCC00;
defparam \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N2
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N4
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N6
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout 
// ) # (\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N8
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & 
// !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\output_module|Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y38_N10
cycloneive_lcell_comb \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N16
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h00FF;
defparam \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N18
cycloneive_lcell_comb \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  = (\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 
// )) # (!\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(gnd),
	.datab(\output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h3F30;
defparam \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N0
cycloneive_lcell_comb \output_module|tens|WideOr5~0 (
// Equation(s):
// \output_module|tens|WideOr5~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr5~0 .lut_mask = 16'h4182;
defparam \output_module|tens|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N6
cycloneive_lcell_comb \output_module|tens|WideOr4~0 (
// Equation(s):
// \output_module|tens|WideOr4~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr4~0 .lut_mask = 16'h8208;
defparam \output_module|tens|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N4
cycloneive_lcell_comb \output_module|tens|out[2]~0 (
// Equation(s):
// \output_module|tens|out[2]~0_combout  = (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|out[2]~0 .lut_mask = 16'h0024;
defparam \output_module|tens|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N22
cycloneive_lcell_comb \output_module|tens|WideOr3~0 (
// Equation(s):
// \output_module|tens|WideOr3~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  $ (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & !\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr3~0 .lut_mask = 16'h4982;
defparam \output_module|tens|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N12
cycloneive_lcell_comb \output_module|tens|WideOr2~0 (
// Equation(s):
// \output_module|tens|WideOr2~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # ((\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr2~0 .lut_mask = 16'hFF82;
defparam \output_module|tens|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N10
cycloneive_lcell_comb \output_module|tens|WideOr1~0 (
// Equation(s):
// \output_module|tens|WideOr1~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// ((\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr1~0 .lut_mask = 16'h6D24;
defparam \output_module|tens|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y32_N28
cycloneive_lcell_comb \output_module|tens|WideOr0~0 (
// Equation(s):
// \output_module|tens|WideOr0~0_combout  = (\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # 
// (!\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ))) # (!\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & 
// (\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ ((\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datab(\output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datac(\output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.datad(\output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cin(gnd),
	.combout(\output_module|tens|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|tens|WideOr0~0 .lut_mask = 16'hB6BE;
defparam \output_module|tens|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N4
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \output_module|output_reg|data_out [3] $ (VCC)
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\output_module|output_reg|data_out [3])

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N6
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\output_module|output_reg|data_out [4] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\output_module|output_reg|data_out 
// [4] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\output_module|output_reg|data_out [4] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hC303;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N8
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\output_module|output_reg|data_out [5] & ((GND) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # 
// (!\output_module|output_reg|data_out [5] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\output_module|output_reg|data_out [5]) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\output_module|output_reg|data_out [6] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\output_module|output_reg|data_out [6] 
// & ((\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\output_module|output_reg|data_out [6]))

	.dataa(\output_module|output_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N12
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\output_module|output_reg|data_out [7] & (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # 
// (!\output_module|output_reg|data_out [7] & (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\output_module|output_reg|data_out [7] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N14
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N10
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00AA;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N16
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (\output_module|output_reg|data_out [7] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [7]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [6]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N4
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h00AA;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N6
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h00AA;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N28
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (\output_module|output_reg|data_out [5] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\output_module|output_reg|data_out [5]),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hC0C0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N2
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [4]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N8
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N0
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (\output_module|output_reg|data_out [3] & \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\output_module|output_reg|data_out [3]),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hA0A0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N2
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N12
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (\output_module|output_reg|data_out [2] & !\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|output_reg|data_out [2]),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h00F0;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y37_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|output_reg|data_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|output_reg|data_out [2]),
	.cin(gnd),
	.combout(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N18
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N20
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N22
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # ((\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N24
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout  & !\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N26
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ) 
// # (\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ))))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N28
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\output_module|Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y37_N30
cycloneive_lcell_comb \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N20
cycloneive_lcell_comb \output_module|hundreds|WideOr5~0 (
// Equation(s):
// \output_module|hundreds|WideOr5~0_combout  = (\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & !\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr5~0 .lut_mask = 16'h00F0;
defparam \output_module|hundreds|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N2
cycloneive_lcell_comb \output_module|hundreds|out[2]~0 (
// Equation(s):
// \output_module|hundreds|out[2]~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|out[2]~0 .lut_mask = 16'h0F00;
defparam \output_module|hundreds|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N0
cycloneive_lcell_comb \output_module|hundreds|WideOr1~0 (
// Equation(s):
// \output_module|hundreds|WideOr1~0_combout  = (!\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ) # (!\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\output_module|hundreds|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \output_module|hundreds|WideOr1~0 .lut_mask = 16'h0FFF;
defparam \output_module|hundreds|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
