---
title: "Area-efficient pipelined VLSI architecture for polar decoder"
collection: publications
permalink: /publication/2020_polar
excerpt: 'This paper discusses polar decoder adapted from optimized techniques used for Fast Fourier Transform to acchieve area-efficient architecture.'
date: 2020-07-06
venue: '2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)' 
citation: 'Weihang Tan, Antian Wang, Yunhao Xu, and Yingjie Lao. "Area-efficient pipelined VLSI architecture for polar decoder." <i>In 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, pp. 352-357. IEEE, 2020. '
---
This paper discusses polar decoder adapted from optimized techniques used for Fast Fourier Transform to acchieve area-efficient architecture.

[Download paper here](https://ieeexplore.ieee.org/iel7/9145512/9154905/09154910.pdf)

Recommended citation: Weihang Tan, Antian Wang, Yunhao Xu, and Yingjie Lao. "Area-efficient pipelined VLSI architecture for polar decoder." <i>In 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>, pp. 352-357. IEEE, 2020. 