verilog work "signal_generator.v"
