<stg><name>convolution1_hls_Pipeline_VITIS_LOOP_22_21</name>


<trans_list>

<trans id="6095" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5890" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5909" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5956" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5975" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5976" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5977" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5978" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5979" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5980" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5981" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5982" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5983" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5984" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5985" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5986" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5987" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5988" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5989" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5992" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5999" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6000" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6001" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6002" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6003" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6004" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6005" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6006" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6007" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6008" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6009" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6010" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6011" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6012" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6013" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6014" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6015" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6016" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6017" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6018" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6019" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6020" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6021" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6022" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6023" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6024" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6025" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6026" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6027" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6028" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6029" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6030" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6031" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6032" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6033" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6034" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6035" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6036" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6037" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6038" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6040" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6041" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6042" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6047" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6048" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6049" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6050" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6051" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6052" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6053" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6054" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6055" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6056" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6057" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6058" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6059" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6060" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6063" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6064" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6069" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6070" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6071" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6072" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6073" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6074" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6075" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6076" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6077" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6078" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6079" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6080" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6081" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6082" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6083" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6084" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6085" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6086" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6087" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6088" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6089" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6090" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6091" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6092" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %weight_val_49_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_49

]]></Node>
<StgValue><ssdm name="weight_val_49_read"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %weight_val_48_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_48

]]></Node>
<StgValue><ssdm name="weight_val_48_read"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %weight_val_47_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_47

]]></Node>
<StgValue><ssdm name="weight_val_47_read"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %weight_val_46_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_46

]]></Node>
<StgValue><ssdm name="weight_val_46_read"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %weight_val_45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_45

]]></Node>
<StgValue><ssdm name="weight_val_45_read"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %weight_val_44_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_44

]]></Node>
<StgValue><ssdm name="weight_val_44_read"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %weight_val_43_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_43

]]></Node>
<StgValue><ssdm name="weight_val_43_read"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %weight_val_42_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_42

]]></Node>
<StgValue><ssdm name="weight_val_42_read"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %weight_val_41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_41

]]></Node>
<StgValue><ssdm name="weight_val_41_read"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %weight_val_40_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_40

]]></Node>
<StgValue><ssdm name="weight_val_40_read"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %weight_val_39_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_39

]]></Node>
<StgValue><ssdm name="weight_val_39_read"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %weight_val_38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_38

]]></Node>
<StgValue><ssdm name="weight_val_38_read"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %weight_val_37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_37

]]></Node>
<StgValue><ssdm name="weight_val_37_read"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %weight_val_36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_36

]]></Node>
<StgValue><ssdm name="weight_val_36_read"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %weight_val_35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_35

]]></Node>
<StgValue><ssdm name="weight_val_35_read"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %weight_val_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_34

]]></Node>
<StgValue><ssdm name="weight_val_34_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %weight_val_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_33

]]></Node>
<StgValue><ssdm name="weight_val_33_read"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %weight_val_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_32

]]></Node>
<StgValue><ssdm name="weight_val_32_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %weight_val_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_31

]]></Node>
<StgValue><ssdm name="weight_val_31_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %weight_val_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_30

]]></Node>
<StgValue><ssdm name="weight_val_30_read"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %weight_val_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_29

]]></Node>
<StgValue><ssdm name="weight_val_29_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %weight_val_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_28

]]></Node>
<StgValue><ssdm name="weight_val_28_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %weight_val_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_27

]]></Node>
<StgValue><ssdm name="weight_val_27_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %weight_val_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_26

]]></Node>
<StgValue><ssdm name="weight_val_26_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %weight_val_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight_val_25

]]></Node>
<StgValue><ssdm name="weight_val_25_read"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:28 %sext_ln22_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln22_1

]]></Node>
<StgValue><ssdm name="sext_ln22_1_read"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:29 %sext_ln22_1_cast = sext i62 %sext_ln22_1_read

]]></Node>
<StgValue><ssdm name="sext_ln22_1_cast"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1680, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:32 %store_ln22 = store i5 0, i5 %h

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %VITIS_LOOP_26_3.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1:0 %h_1 = load i5 %h

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_26_3.1:3 %icmp_ln22 = icmp_eq  i5 %h_1, i5 28

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_26_3.1:4 %indvars_iv_next1246 = add i5 %h_1, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next1246"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1:5 %br_ln22 = br i1 %icmp_ln22, void %VITIS_LOOP_26_3.1.split, void %for.inc47.1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_26_3.1.split:0 %OUTPUT_r_addr = getelementptr i32 %OUTPUT_r, i64 %sext_ln22_1_cast

]]></Node>
<StgValue><ssdm name="OUTPUT_r_addr"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
VITIS_LOOP_26_3.1.split:4 %shl_ln32_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %h_1, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln32_1"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_26_3.1.split:5 %zext_ln32 = zext i12 %shl_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_26_3.1.split:6 %add_ln32 = add i64 %zext_ln32, i64 %input_r_read

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:7 %trunc_ln32_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln32, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_26_3.1.split:8 %sext_ln32 = sext i62 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_26_3.1.split:9 %INPUT_r_addr = getelementptr i32 %INPUT_r, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="INPUT_r_addr"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1815 %store_ln22 = store i5 %indvars_iv_next1246, i5 %h

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="264" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="265" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="266" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="267" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="268" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="269" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="270" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="271" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:10 %empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %INPUT_r_addr, i32 160

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="272" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:11 %INPUT_r_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:12 %input_val = bitcast i32 %INPUT_r_addr_read

]]></Node>
<StgValue><ssdm name="input_val"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:13 %INPUT_r_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_1"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:331 %mul_1 = fmul i32 %input_val, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:14 %input_val_1 = bitcast i32 %INPUT_r_addr_read_1

]]></Node>
<StgValue><ssdm name="input_val_1"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:15 %INPUT_r_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_2"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:331 %mul_1 = fmul i32 %input_val, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:333 %mul_1_s = fmul i32 %input_val_1, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:382 %mul_1_1 = fmul i32 %input_val_1, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:16 %input_val_2 = bitcast i32 %INPUT_r_addr_read_2

]]></Node>
<StgValue><ssdm name="input_val_2"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:17 %INPUT_r_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_3"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:331 %mul_1 = fmul i32 %input_val, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:333 %mul_1_s = fmul i32 %input_val_1, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:335 %mul_1_28 = fmul i32 %input_val_2, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_28"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:382 %mul_1_1 = fmul i32 %input_val_1, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:384 %mul_1_1_s = fmul i32 %input_val_2, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_1_s"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:433 %mul_1_2 = fmul i32 %input_val_2, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:18 %input_val_3 = bitcast i32 %INPUT_r_addr_read_3

]]></Node>
<StgValue><ssdm name="input_val_3"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:19 %INPUT_r_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_4"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:332 %sum = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:333 %mul_1_s = fmul i32 %input_val_1, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:335 %mul_1_28 = fmul i32 %input_val_2, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_28"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:337 %mul_1_29 = fmul i32 %input_val_3, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_29"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:382 %mul_1_1 = fmul i32 %input_val_1, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:384 %mul_1_1_s = fmul i32 %input_val_2, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_1_s"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:386 %mul_1_1_5 = fmul i32 %input_val_3, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:433 %mul_1_2 = fmul i32 %input_val_2, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:435 %mul_1_2_s = fmul i32 %input_val_3, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_2_s"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:484 %mul_1_3 = fmul i32 %input_val_3, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:20 %input_val_4 = bitcast i32 %INPUT_r_addr_read_4

]]></Node>
<StgValue><ssdm name="input_val_4"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:21 %INPUT_r_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_5"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:332 %sum = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:335 %mul_1_28 = fmul i32 %input_val_2, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_28"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:337 %mul_1_29 = fmul i32 %input_val_3, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_29"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:339 %mul_1_30 = fmul i32 %input_val_4, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_30"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:383 %sum_25 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:384 %mul_1_1_s = fmul i32 %input_val_2, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_1_s"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:386 %mul_1_1_5 = fmul i32 %input_val_3, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:388 %mul_1_1_6 = fmul i32 %input_val_4, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:433 %mul_1_2 = fmul i32 %input_val_2, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:435 %mul_1_2_s = fmul i32 %input_val_3, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_2_s"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:437 %mul_1_2_5 = fmul i32 %input_val_4, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:484 %mul_1_3 = fmul i32 %input_val_3, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:486 %mul_1_3_s = fmul i32 %input_val_4, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_3_s"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:535 %mul_1_4 = fmul i32 %input_val_4, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:22 %input_val_25 = bitcast i32 %INPUT_r_addr_read_5

]]></Node>
<StgValue><ssdm name="input_val_25"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:23 %INPUT_r_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_6"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:332 %sum = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:337 %mul_1_29 = fmul i32 %input_val_3, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_29"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:339 %mul_1_30 = fmul i32 %input_val_4, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_30"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:383 %sum_25 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:386 %mul_1_1_5 = fmul i32 %input_val_3, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_1_5"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:388 %mul_1_1_6 = fmul i32 %input_val_4, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:390 %mul_1_1_7 = fmul i32 %input_val_25, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:434 %sum_50 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:435 %mul_1_2_s = fmul i32 %input_val_3, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_2_s"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:437 %mul_1_2_5 = fmul i32 %input_val_4, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:439 %mul_1_2_6 = fmul i32 %input_val_25, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:484 %mul_1_3 = fmul i32 %input_val_3, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:486 %mul_1_3_s = fmul i32 %input_val_4, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_3_s"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:488 %mul_1_3_5 = fmul i32 %input_val_25, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:535 %mul_1_4 = fmul i32 %input_val_4, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:537 %mul_1_4_s = fmul i32 %input_val_25, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_4_s"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:586 %mul_1_5 = fmul i32 %input_val_25, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:24 %input_val_30 = bitcast i32 %INPUT_r_addr_read_6

]]></Node>
<StgValue><ssdm name="input_val_30"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:25 %INPUT_r_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_7"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:332 %sum = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:339 %mul_1_30 = fmul i32 %input_val_4, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_30"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:383 %sum_25 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:388 %mul_1_1_6 = fmul i32 %input_val_4, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_1_6"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:390 %mul_1_1_7 = fmul i32 %input_val_25, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="343" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:434 %sum_50 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="344" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:437 %mul_1_2_5 = fmul i32 %input_val_4, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_2_5"/></StgValue>
</operation>

<operation id="345" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:439 %mul_1_2_6 = fmul i32 %input_val_25, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="346" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:441 %mul_1_2_7 = fmul i32 %input_val_30, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="347" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:485 %sum_75 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:486 %mul_1_3_s = fmul i32 %input_val_4, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_3_s"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:488 %mul_1_3_5 = fmul i32 %input_val_25, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:490 %mul_1_3_6 = fmul i32 %input_val_30, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="351" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:535 %mul_1_4 = fmul i32 %input_val_4, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="352" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:537 %mul_1_4_s = fmul i32 %input_val_25, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_4_s"/></StgValue>
</operation>

<operation id="353" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:539 %mul_1_4_5 = fmul i32 %input_val_30, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="354" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:586 %mul_1_5 = fmul i32 %input_val_25, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="355" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:588 %mul_1_5_s = fmul i32 %input_val_30, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_5_s"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:637 %mul_1_6 = fmul i32 %input_val_30, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:26 %input_val_35 = bitcast i32 %INPUT_r_addr_read_7

]]></Node>
<StgValue><ssdm name="input_val_35"/></StgValue>
</operation>

<operation id="358" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:27 %INPUT_r_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_8"/></StgValue>
</operation>

<operation id="359" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:334 %sum_1 = fadd i32 %sum, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="360" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:383 %sum_25 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>

<operation id="361" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:390 %mul_1_1_7 = fmul i32 %input_val_25, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_1_7"/></StgValue>
</operation>

<operation id="362" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:434 %sum_50 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="363" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:439 %mul_1_2_6 = fmul i32 %input_val_25, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_2_6"/></StgValue>
</operation>

<operation id="364" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:441 %mul_1_2_7 = fmul i32 %input_val_30, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="365" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:485 %sum_75 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="366" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:488 %mul_1_3_5 = fmul i32 %input_val_25, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_3_5"/></StgValue>
</operation>

<operation id="367" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:490 %mul_1_3_6 = fmul i32 %input_val_30, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="368" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:492 %mul_1_3_7 = fmul i32 %input_val_35, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="369" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:536 %sum_100 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="sum_100"/></StgValue>
</operation>

<operation id="370" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:537 %mul_1_4_s = fmul i32 %input_val_25, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_4_s"/></StgValue>
</operation>

<operation id="371" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:539 %mul_1_4_5 = fmul i32 %input_val_30, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="372" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:541 %mul_1_4_6 = fmul i32 %input_val_35, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="373" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:586 %mul_1_5 = fmul i32 %input_val_25, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="374" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:588 %mul_1_5_s = fmul i32 %input_val_30, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_5_s"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:590 %mul_1_5_5 = fmul i32 %input_val_35, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:637 %mul_1_6 = fmul i32 %input_val_30, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:639 %mul_1_6_s = fmul i32 %input_val_35, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_6_s"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:688 %mul_1_7 = fmul i32 %input_val_35, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:28 %input_val_40 = bitcast i32 %INPUT_r_addr_read_8

]]></Node>
<StgValue><ssdm name="input_val_40"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:29 %INPUT_r_addr_read_9 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_9"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:334 %sum_1 = fadd i32 %sum, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:385 %sum_26 = fadd i32 %sum_25, i32 %mul_1_1_s

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:434 %sum_50 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="sum_50"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:441 %mul_1_2_7 = fmul i32 %input_val_30, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_2_7"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:485 %sum_75 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:490 %mul_1_3_6 = fmul i32 %input_val_30, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_3_6"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:492 %mul_1_3_7 = fmul i32 %input_val_35, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:536 %sum_100 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="sum_100"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:539 %mul_1_4_5 = fmul i32 %input_val_30, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_4_5"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:541 %mul_1_4_6 = fmul i32 %input_val_35, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="391" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:543 %mul_1_4_7 = fmul i32 %input_val_40, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="392" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:587 %sum_125 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="393" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:588 %mul_1_5_s = fmul i32 %input_val_30, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_5_s"/></StgValue>
</operation>

<operation id="394" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:590 %mul_1_5_5 = fmul i32 %input_val_35, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="395" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:592 %mul_1_5_6 = fmul i32 %input_val_40, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="396" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:637 %mul_1_6 = fmul i32 %input_val_30, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="397" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:639 %mul_1_6_s = fmul i32 %input_val_35, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_6_s"/></StgValue>
</operation>

<operation id="398" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:641 %mul_1_6_5 = fmul i32 %input_val_40, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="399" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:688 %mul_1_7 = fmul i32 %input_val_35, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:690 %mul_1_7_s = fmul i32 %input_val_40, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_7_s"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:739 %mul_1_8 = fmul i32 %input_val_40, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:30 %input_val_45 = bitcast i32 %INPUT_r_addr_read_9

]]></Node>
<StgValue><ssdm name="input_val_45"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:31 %INPUT_r_addr_read_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_10"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:334 %sum_1 = fadd i32 %sum, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:385 %sum_26 = fadd i32 %sum_25, i32 %mul_1_1_s

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:436 %sum_51 = fadd i32 %sum_50, i32 %mul_1_2_s

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:485 %sum_75 = fadd i32 %mul_1_3, i32 0

]]></Node>
<StgValue><ssdm name="sum_75"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:492 %mul_1_3_7 = fmul i32 %input_val_35, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_3_7"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:536 %sum_100 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="sum_100"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:541 %mul_1_4_6 = fmul i32 %input_val_35, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_4_6"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:543 %mul_1_4_7 = fmul i32 %input_val_40, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:587 %sum_125 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:590 %mul_1_5_5 = fmul i32 %input_val_35, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_5_5"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:592 %mul_1_5_6 = fmul i32 %input_val_40, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:594 %mul_1_5_7 = fmul i32 %input_val_45, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:638 %sum_150 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:639 %mul_1_6_s = fmul i32 %input_val_35, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_6_s"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:641 %mul_1_6_5 = fmul i32 %input_val_40, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:643 %mul_1_6_6 = fmul i32 %input_val_45, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:688 %mul_1_7 = fmul i32 %input_val_35, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_7"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:690 %mul_1_7_s = fmul i32 %input_val_40, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_7_s"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:692 %mul_1_7_5 = fmul i32 %input_val_45, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:739 %mul_1_8 = fmul i32 %input_val_40, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:741 %mul_1_8_s = fmul i32 %input_val_45, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_8_s"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:790 %mul_1_9 = fmul i32 %input_val_45, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:32 %input_val_50 = bitcast i32 %INPUT_r_addr_read_10

]]></Node>
<StgValue><ssdm name="input_val_50"/></StgValue>
</operation>

<operation id="427" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:33 %INPUT_r_addr_read_11 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_11"/></StgValue>
</operation>

<operation id="428" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:334 %sum_1 = fadd i32 %sum, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:385 %sum_26 = fadd i32 %sum_25, i32 %mul_1_1_s

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="430" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:436 %sum_51 = fadd i32 %sum_50, i32 %mul_1_2_s

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="431" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:487 %sum_76 = fadd i32 %sum_75, i32 %mul_1_3_s

]]></Node>
<StgValue><ssdm name="sum_76"/></StgValue>
</operation>

<operation id="432" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:536 %sum_100 = fadd i32 %mul_1_4, i32 0

]]></Node>
<StgValue><ssdm name="sum_100"/></StgValue>
</operation>

<operation id="433" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:543 %mul_1_4_7 = fmul i32 %input_val_40, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_4_7"/></StgValue>
</operation>

<operation id="434" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:587 %sum_125 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="435" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:592 %mul_1_5_6 = fmul i32 %input_val_40, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_5_6"/></StgValue>
</operation>

<operation id="436" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:594 %mul_1_5_7 = fmul i32 %input_val_45, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="437" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:638 %sum_150 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="438" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:641 %mul_1_6_5 = fmul i32 %input_val_40, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_6_5"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:643 %mul_1_6_6 = fmul i32 %input_val_45, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:645 %mul_1_6_7 = fmul i32 %input_val_50, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:689 %sum_175 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="442" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:690 %mul_1_7_s = fmul i32 %input_val_40, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_7_s"/></StgValue>
</operation>

<operation id="443" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:692 %mul_1_7_5 = fmul i32 %input_val_45, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="444" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:694 %mul_1_7_6 = fmul i32 %input_val_50, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="445" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:739 %mul_1_8 = fmul i32 %input_val_40, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_8"/></StgValue>
</operation>

<operation id="446" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:741 %mul_1_8_s = fmul i32 %input_val_45, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_8_s"/></StgValue>
</operation>

<operation id="447" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:743 %mul_1_8_5 = fmul i32 %input_val_50, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="448" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:790 %mul_1_9 = fmul i32 %input_val_45, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>

<operation id="449" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:792 %mul_1_9_s = fmul i32 %input_val_50, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_9_s"/></StgValue>
</operation>

<operation id="450" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:841 %mul_1_10 = fmul i32 %input_val_50, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="451" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:34 %input_val_55 = bitcast i32 %INPUT_r_addr_read_11

]]></Node>
<StgValue><ssdm name="input_val_55"/></StgValue>
</operation>

<operation id="452" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:35 %INPUT_r_addr_read_12 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_12"/></StgValue>
</operation>

<operation id="453" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:336 %sum_2 = fadd i32 %sum_1, i32 %mul_1_28

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="454" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:385 %sum_26 = fadd i32 %sum_25, i32 %mul_1_1_s

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>

<operation id="455" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:436 %sum_51 = fadd i32 %sum_50, i32 %mul_1_2_s

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="456" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:487 %sum_76 = fadd i32 %sum_75, i32 %mul_1_3_s

]]></Node>
<StgValue><ssdm name="sum_76"/></StgValue>
</operation>

<operation id="457" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:538 %sum_101 = fadd i32 %sum_100, i32 %mul_1_4_s

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="458" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:587 %sum_125 = fadd i32 %mul_1_5, i32 0

]]></Node>
<StgValue><ssdm name="sum_125"/></StgValue>
</operation>

<operation id="459" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:594 %mul_1_5_7 = fmul i32 %input_val_45, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_5_7"/></StgValue>
</operation>

<operation id="460" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:638 %sum_150 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="461" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:643 %mul_1_6_6 = fmul i32 %input_val_45, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_6_6"/></StgValue>
</operation>

<operation id="462" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:645 %mul_1_6_7 = fmul i32 %input_val_50, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="463" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:689 %sum_175 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="464" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:692 %mul_1_7_5 = fmul i32 %input_val_45, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_7_5"/></StgValue>
</operation>

<operation id="465" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:694 %mul_1_7_6 = fmul i32 %input_val_50, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="466" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:696 %mul_1_7_7 = fmul i32 %input_val_55, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="467" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:740 %sum_200 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="468" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:741 %mul_1_8_s = fmul i32 %input_val_45, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_8_s"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:743 %mul_1_8_5 = fmul i32 %input_val_50, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:745 %mul_1_8_6 = fmul i32 %input_val_55, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:790 %mul_1_9 = fmul i32 %input_val_45, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_9"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:792 %mul_1_9_s = fmul i32 %input_val_50, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_9_s"/></StgValue>
</operation>

<operation id="473" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:794 %mul_1_9_5 = fmul i32 %input_val_55, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_9_5"/></StgValue>
</operation>

<operation id="474" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:841 %mul_1_10 = fmul i32 %input_val_50, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>

<operation id="475" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:843 %mul_1_10_s = fmul i32 %input_val_55, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_10_s"/></StgValue>
</operation>

<operation id="476" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:892 %mul_1_11 = fmul i32 %input_val_55, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="477" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:36 %input_val_60 = bitcast i32 %INPUT_r_addr_read_12

]]></Node>
<StgValue><ssdm name="input_val_60"/></StgValue>
</operation>

<operation id="478" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:37 %INPUT_r_addr_read_13 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_13"/></StgValue>
</operation>

<operation id="479" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:336 %sum_2 = fadd i32 %sum_1, i32 %mul_1_28

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="480" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:387 %sum_27 = fadd i32 %sum_26, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="481" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:436 %sum_51 = fadd i32 %sum_50, i32 %mul_1_2_s

]]></Node>
<StgValue><ssdm name="sum_51"/></StgValue>
</operation>

<operation id="482" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:487 %sum_76 = fadd i32 %sum_75, i32 %mul_1_3_s

]]></Node>
<StgValue><ssdm name="sum_76"/></StgValue>
</operation>

<operation id="483" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:538 %sum_101 = fadd i32 %sum_100, i32 %mul_1_4_s

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="484" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:589 %sum_126 = fadd i32 %sum_125, i32 %mul_1_5_s

]]></Node>
<StgValue><ssdm name="sum_126"/></StgValue>
</operation>

<operation id="485" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:638 %sum_150 = fadd i32 %mul_1_6, i32 0

]]></Node>
<StgValue><ssdm name="sum_150"/></StgValue>
</operation>

<operation id="486" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:645 %mul_1_6_7 = fmul i32 %input_val_50, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_6_7"/></StgValue>
</operation>

<operation id="487" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:689 %sum_175 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="488" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:694 %mul_1_7_6 = fmul i32 %input_val_50, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_7_6"/></StgValue>
</operation>

<operation id="489" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:696 %mul_1_7_7 = fmul i32 %input_val_55, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="490" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:740 %sum_200 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="491" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:743 %mul_1_8_5 = fmul i32 %input_val_50, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_8_5"/></StgValue>
</operation>

<operation id="492" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:745 %mul_1_8_6 = fmul i32 %input_val_55, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="493" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:747 %mul_1_8_7 = fmul i32 %input_val_60, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="494" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:791 %sum_225 = fadd i32 %mul_1_9, i32 0

]]></Node>
<StgValue><ssdm name="sum_225"/></StgValue>
</operation>

<operation id="495" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:792 %mul_1_9_s = fmul i32 %input_val_50, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_9_s"/></StgValue>
</operation>

<operation id="496" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:794 %mul_1_9_5 = fmul i32 %input_val_55, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_9_5"/></StgValue>
</operation>

<operation id="497" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:796 %mul_1_9_6 = fmul i32 %input_val_60, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_9_6"/></StgValue>
</operation>

<operation id="498" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:841 %mul_1_10 = fmul i32 %input_val_50, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_10"/></StgValue>
</operation>

<operation id="499" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:843 %mul_1_10_s = fmul i32 %input_val_55, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_10_s"/></StgValue>
</operation>

<operation id="500" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:845 %mul_1_10_5 = fmul i32 %input_val_60, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_10_5"/></StgValue>
</operation>

<operation id="501" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:892 %mul_1_11 = fmul i32 %input_val_55, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>

<operation id="502" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:894 %mul_1_11_s = fmul i32 %input_val_60, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_11_s"/></StgValue>
</operation>

<operation id="503" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:943 %mul_1_12 = fmul i32 %input_val_60, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:38 %input_val_65 = bitcast i32 %INPUT_r_addr_read_13

]]></Node>
<StgValue><ssdm name="input_val_65"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:39 %INPUT_r_addr_read_14 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_14"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:336 %sum_2 = fadd i32 %sum_1, i32 %mul_1_28

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:387 %sum_27 = fadd i32 %sum_26, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:438 %sum_52 = fadd i32 %sum_51, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:487 %sum_76 = fadd i32 %sum_75, i32 %mul_1_3_s

]]></Node>
<StgValue><ssdm name="sum_76"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:538 %sum_101 = fadd i32 %sum_100, i32 %mul_1_4_s

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="511" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:589 %sum_126 = fadd i32 %sum_125, i32 %mul_1_5_s

]]></Node>
<StgValue><ssdm name="sum_126"/></StgValue>
</operation>

<operation id="512" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:640 %sum_151 = fadd i32 %sum_150, i32 %mul_1_6_s

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="513" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:689 %sum_175 = fadd i32 %mul_1_7, i32 0

]]></Node>
<StgValue><ssdm name="sum_175"/></StgValue>
</operation>

<operation id="514" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:696 %mul_1_7_7 = fmul i32 %input_val_55, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_7_7"/></StgValue>
</operation>

<operation id="515" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:740 %sum_200 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="516" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:745 %mul_1_8_6 = fmul i32 %input_val_55, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_8_6"/></StgValue>
</operation>

<operation id="517" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:747 %mul_1_8_7 = fmul i32 %input_val_60, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="518" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:791 %sum_225 = fadd i32 %mul_1_9, i32 0

]]></Node>
<StgValue><ssdm name="sum_225"/></StgValue>
</operation>

<operation id="519" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:794 %mul_1_9_5 = fmul i32 %input_val_55, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_9_5"/></StgValue>
</operation>

<operation id="520" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:796 %mul_1_9_6 = fmul i32 %input_val_60, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_9_6"/></StgValue>
</operation>

<operation id="521" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:798 %mul_1_9_7 = fmul i32 %input_val_65, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_9_7"/></StgValue>
</operation>

<operation id="522" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:842 %sum_250 = fadd i32 %mul_1_10, i32 0

]]></Node>
<StgValue><ssdm name="sum_250"/></StgValue>
</operation>

<operation id="523" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:843 %mul_1_10_s = fmul i32 %input_val_55, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_10_s"/></StgValue>
</operation>

<operation id="524" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:845 %mul_1_10_5 = fmul i32 %input_val_60, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_10_5"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:847 %mul_1_10_6 = fmul i32 %input_val_65, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_10_6"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:892 %mul_1_11 = fmul i32 %input_val_55, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_11"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:894 %mul_1_11_s = fmul i32 %input_val_60, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_11_s"/></StgValue>
</operation>

<operation id="528" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:896 %mul_1_11_5 = fmul i32 %input_val_65, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_11_5"/></StgValue>
</operation>

<operation id="529" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:943 %mul_1_12 = fmul i32 %input_val_60, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:945 %mul_1_12_s = fmul i32 %input_val_65, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_12_s"/></StgValue>
</operation>

<operation id="531" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:994 %mul_1_13 = fmul i32 %input_val_65, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:40 %input_val_70 = bitcast i32 %INPUT_r_addr_read_14

]]></Node>
<StgValue><ssdm name="input_val_70"/></StgValue>
</operation>

<operation id="533" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:41 %INPUT_r_addr_read_15 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_15"/></StgValue>
</operation>

<operation id="534" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:336 %sum_2 = fadd i32 %sum_1, i32 %mul_1_28

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="535" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:387 %sum_27 = fadd i32 %sum_26, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="536" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:438 %sum_52 = fadd i32 %sum_51, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="537" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:489 %sum_77 = fadd i32 %sum_76, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="538" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:538 %sum_101 = fadd i32 %sum_100, i32 %mul_1_4_s

]]></Node>
<StgValue><ssdm name="sum_101"/></StgValue>
</operation>

<operation id="539" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:589 %sum_126 = fadd i32 %sum_125, i32 %mul_1_5_s

]]></Node>
<StgValue><ssdm name="sum_126"/></StgValue>
</operation>

<operation id="540" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:640 %sum_151 = fadd i32 %sum_150, i32 %mul_1_6_s

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="541" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:691 %sum_176 = fadd i32 %sum_175, i32 %mul_1_7_s

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="542" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:740 %sum_200 = fadd i32 %mul_1_8, i32 0

]]></Node>
<StgValue><ssdm name="sum_200"/></StgValue>
</operation>

<operation id="543" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:747 %mul_1_8_7 = fmul i32 %input_val_60, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_8_7"/></StgValue>
</operation>

<operation id="544" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:791 %sum_225 = fadd i32 %mul_1_9, i32 0

]]></Node>
<StgValue><ssdm name="sum_225"/></StgValue>
</operation>

<operation id="545" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:796 %mul_1_9_6 = fmul i32 %input_val_60, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_9_6"/></StgValue>
</operation>

<operation id="546" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:798 %mul_1_9_7 = fmul i32 %input_val_65, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_9_7"/></StgValue>
</operation>

<operation id="547" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:842 %sum_250 = fadd i32 %mul_1_10, i32 0

]]></Node>
<StgValue><ssdm name="sum_250"/></StgValue>
</operation>

<operation id="548" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:845 %mul_1_10_5 = fmul i32 %input_val_60, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_10_5"/></StgValue>
</operation>

<operation id="549" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:847 %mul_1_10_6 = fmul i32 %input_val_65, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_10_6"/></StgValue>
</operation>

<operation id="550" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:849 %mul_1_10_7 = fmul i32 %input_val_70, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_10_7"/></StgValue>
</operation>

<operation id="551" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:893 %sum_275 = fadd i32 %mul_1_11, i32 0

]]></Node>
<StgValue><ssdm name="sum_275"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:894 %mul_1_11_s = fmul i32 %input_val_60, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_11_s"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:896 %mul_1_11_5 = fmul i32 %input_val_65, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_11_5"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:898 %mul_1_11_6 = fmul i32 %input_val_70, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_11_6"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:943 %mul_1_12 = fmul i32 %input_val_60, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_12"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:945 %mul_1_12_s = fmul i32 %input_val_65, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_12_s"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:947 %mul_1_12_5 = fmul i32 %input_val_70, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_12_5"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:994 %mul_1_13 = fmul i32 %input_val_65, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:996 %mul_1_13_s = fmul i32 %input_val_70, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_13_s"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1045 %mul_1_14 = fmul i32 %input_val_70, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="561" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:42 %input_val_75 = bitcast i32 %INPUT_r_addr_read_15

]]></Node>
<StgValue><ssdm name="input_val_75"/></StgValue>
</operation>

<operation id="562" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:43 %INPUT_r_addr_read_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_16"/></StgValue>
</operation>

<operation id="563" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:338 %sum_3 = fadd i32 %sum_2, i32 %mul_1_29

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="564" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:387 %sum_27 = fadd i32 %sum_26, i32 %mul_1_1_5

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>

<operation id="565" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:438 %sum_52 = fadd i32 %sum_51, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="566" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:489 %sum_77 = fadd i32 %sum_76, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="567" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:540 %sum_102 = fadd i32 %sum_101, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="sum_102"/></StgValue>
</operation>

<operation id="568" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:589 %sum_126 = fadd i32 %sum_125, i32 %mul_1_5_s

]]></Node>
<StgValue><ssdm name="sum_126"/></StgValue>
</operation>

<operation id="569" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:640 %sum_151 = fadd i32 %sum_150, i32 %mul_1_6_s

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:691 %sum_176 = fadd i32 %sum_175, i32 %mul_1_7_s

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:742 %sum_201 = fadd i32 %sum_200, i32 %mul_1_8_s

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:791 %sum_225 = fadd i32 %mul_1_9, i32 0

]]></Node>
<StgValue><ssdm name="sum_225"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:798 %mul_1_9_7 = fmul i32 %input_val_65, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_9_7"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:842 %sum_250 = fadd i32 %mul_1_10, i32 0

]]></Node>
<StgValue><ssdm name="sum_250"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:847 %mul_1_10_6 = fmul i32 %input_val_65, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_10_6"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:849 %mul_1_10_7 = fmul i32 %input_val_70, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_10_7"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:893 %sum_275 = fadd i32 %mul_1_11, i32 0

]]></Node>
<StgValue><ssdm name="sum_275"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:896 %mul_1_11_5 = fmul i32 %input_val_65, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_11_5"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:898 %mul_1_11_6 = fmul i32 %input_val_70, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_11_6"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:900 %mul_1_11_7 = fmul i32 %input_val_75, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_11_7"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:944 %sum_300 = fadd i32 %mul_1_12, i32 0

]]></Node>
<StgValue><ssdm name="sum_300"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:945 %mul_1_12_s = fmul i32 %input_val_65, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_12_s"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:947 %mul_1_12_5 = fmul i32 %input_val_70, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_12_5"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:949 %mul_1_12_6 = fmul i32 %input_val_75, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_12_6"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:994 %mul_1_13 = fmul i32 %input_val_65, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_13"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:996 %mul_1_13_s = fmul i32 %input_val_70, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_13_s"/></StgValue>
</operation>

<operation id="587" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:998 %mul_1_13_5 = fmul i32 %input_val_75, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_13_5"/></StgValue>
</operation>

<operation id="588" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1045 %mul_1_14 = fmul i32 %input_val_70, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>

<operation id="589" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1047 %mul_1_14_s = fmul i32 %input_val_75, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_14_s"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1096 %mul_1_15 = fmul i32 %input_val_75, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:44 %input_val_80 = bitcast i32 %INPUT_r_addr_read_16

]]></Node>
<StgValue><ssdm name="input_val_80"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:45 %INPUT_r_addr_read_17 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_17"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:338 %sum_3 = fadd i32 %sum_2, i32 %mul_1_29

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:389 %sum_28 = fadd i32 %sum_27, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:438 %sum_52 = fadd i32 %sum_51, i32 %mul_1_2_5

]]></Node>
<StgValue><ssdm name="sum_52"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:489 %sum_77 = fadd i32 %sum_76, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:540 %sum_102 = fadd i32 %sum_101, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="sum_102"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:591 %sum_127 = fadd i32 %sum_126, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:640 %sum_151 = fadd i32 %sum_150, i32 %mul_1_6_s

]]></Node>
<StgValue><ssdm name="sum_151"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:691 %sum_176 = fadd i32 %sum_175, i32 %mul_1_7_s

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:742 %sum_201 = fadd i32 %sum_200, i32 %mul_1_8_s

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:793 %sum_226 = fadd i32 %sum_225, i32 %mul_1_9_s

]]></Node>
<StgValue><ssdm name="sum_226"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:842 %sum_250 = fadd i32 %mul_1_10, i32 0

]]></Node>
<StgValue><ssdm name="sum_250"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:849 %mul_1_10_7 = fmul i32 %input_val_70, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_10_7"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:893 %sum_275 = fadd i32 %mul_1_11, i32 0

]]></Node>
<StgValue><ssdm name="sum_275"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:898 %mul_1_11_6 = fmul i32 %input_val_70, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_11_6"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:900 %mul_1_11_7 = fmul i32 %input_val_75, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_11_7"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:944 %sum_300 = fadd i32 %mul_1_12, i32 0

]]></Node>
<StgValue><ssdm name="sum_300"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:947 %mul_1_12_5 = fmul i32 %input_val_70, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_12_5"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:949 %mul_1_12_6 = fmul i32 %input_val_75, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_12_6"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:951 %mul_1_12_7 = fmul i32 %input_val_80, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_12_7"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:995 %sum_325 = fadd i32 %mul_1_13, i32 0

]]></Node>
<StgValue><ssdm name="sum_325"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:996 %mul_1_13_s = fmul i32 %input_val_70, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_13_s"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:998 %mul_1_13_5 = fmul i32 %input_val_75, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_13_5"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1000 %mul_1_13_6 = fmul i32 %input_val_80, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_13_6"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1045 %mul_1_14 = fmul i32 %input_val_70, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_14"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1047 %mul_1_14_s = fmul i32 %input_val_75, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_14_s"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1049 %mul_1_14_5 = fmul i32 %input_val_80, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_14_5"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1096 %mul_1_15 = fmul i32 %input_val_75, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1098 %mul_1_15_s = fmul i32 %input_val_80, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_15_s"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1147 %mul_1_16 = fmul i32 %input_val_80, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:46 %input_val_85 = bitcast i32 %INPUT_r_addr_read_17

]]></Node>
<StgValue><ssdm name="input_val_85"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:47 %INPUT_r_addr_read_18 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_18"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:338 %sum_3 = fadd i32 %sum_2, i32 %mul_1_29

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:389 %sum_28 = fadd i32 %sum_27, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:440 %sum_53 = fadd i32 %sum_52, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:489 %sum_77 = fadd i32 %sum_76, i32 %mul_1_3_5

]]></Node>
<StgValue><ssdm name="sum_77"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:540 %sum_102 = fadd i32 %sum_101, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="sum_102"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:591 %sum_127 = fadd i32 %sum_126, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:642 %sum_152 = fadd i32 %sum_151, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:691 %sum_176 = fadd i32 %sum_175, i32 %mul_1_7_s

]]></Node>
<StgValue><ssdm name="sum_176"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:742 %sum_201 = fadd i32 %sum_200, i32 %mul_1_8_s

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:793 %sum_226 = fadd i32 %sum_225, i32 %mul_1_9_s

]]></Node>
<StgValue><ssdm name="sum_226"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:844 %sum_251 = fadd i32 %sum_250, i32 %mul_1_10_s

]]></Node>
<StgValue><ssdm name="sum_251"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:893 %sum_275 = fadd i32 %mul_1_11, i32 0

]]></Node>
<StgValue><ssdm name="sum_275"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:900 %mul_1_11_7 = fmul i32 %input_val_75, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_11_7"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:944 %sum_300 = fadd i32 %mul_1_12, i32 0

]]></Node>
<StgValue><ssdm name="sum_300"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:949 %mul_1_12_6 = fmul i32 %input_val_75, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_12_6"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:951 %mul_1_12_7 = fmul i32 %input_val_80, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_12_7"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:995 %sum_325 = fadd i32 %mul_1_13, i32 0

]]></Node>
<StgValue><ssdm name="sum_325"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:998 %mul_1_13_5 = fmul i32 %input_val_75, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_13_5"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1000 %mul_1_13_6 = fmul i32 %input_val_80, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_13_6"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1002 %mul_1_13_7 = fmul i32 %input_val_85, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_13_7"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1046 %sum_350 = fadd i32 %mul_1_14, i32 0

]]></Node>
<StgValue><ssdm name="sum_350"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1047 %mul_1_14_s = fmul i32 %input_val_75, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_14_s"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1049 %mul_1_14_5 = fmul i32 %input_val_80, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_14_5"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1051 %mul_1_14_6 = fmul i32 %input_val_85, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_14_6"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1096 %mul_1_15 = fmul i32 %input_val_75, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_15"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1098 %mul_1_15_s = fmul i32 %input_val_80, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_15_s"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1100 %mul_1_15_5 = fmul i32 %input_val_85, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_15_5"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1147 %mul_1_16 = fmul i32 %input_val_80, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_16"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1149 %mul_1_16_s = fmul i32 %input_val_85, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_16_s"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1198 %mul_1_17 = fmul i32 %input_val_85, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:48 %input_val_90 = bitcast i32 %INPUT_r_addr_read_18

]]></Node>
<StgValue><ssdm name="input_val_90"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:49 %INPUT_r_addr_read_19 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_19"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:338 %sum_3 = fadd i32 %sum_2, i32 %mul_1_29

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:389 %sum_28 = fadd i32 %sum_27, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:440 %sum_53 = fadd i32 %sum_52, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:491 %sum_78 = fadd i32 %sum_77, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="sum_78"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:540 %sum_102 = fadd i32 %sum_101, i32 %mul_1_4_5

]]></Node>
<StgValue><ssdm name="sum_102"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:591 %sum_127 = fadd i32 %sum_126, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:642 %sum_152 = fadd i32 %sum_151, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:693 %sum_177 = fadd i32 %sum_176, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:742 %sum_201 = fadd i32 %sum_200, i32 %mul_1_8_s

]]></Node>
<StgValue><ssdm name="sum_201"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:793 %sum_226 = fadd i32 %sum_225, i32 %mul_1_9_s

]]></Node>
<StgValue><ssdm name="sum_226"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:844 %sum_251 = fadd i32 %sum_250, i32 %mul_1_10_s

]]></Node>
<StgValue><ssdm name="sum_251"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:895 %sum_276 = fadd i32 %sum_275, i32 %mul_1_11_s

]]></Node>
<StgValue><ssdm name="sum_276"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:944 %sum_300 = fadd i32 %mul_1_12, i32 0

]]></Node>
<StgValue><ssdm name="sum_300"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:951 %mul_1_12_7 = fmul i32 %input_val_80, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_12_7"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:995 %sum_325 = fadd i32 %mul_1_13, i32 0

]]></Node>
<StgValue><ssdm name="sum_325"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1000 %mul_1_13_6 = fmul i32 %input_val_80, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_13_6"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1002 %mul_1_13_7 = fmul i32 %input_val_85, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_13_7"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1046 %sum_350 = fadd i32 %mul_1_14, i32 0

]]></Node>
<StgValue><ssdm name="sum_350"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1049 %mul_1_14_5 = fmul i32 %input_val_80, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_14_5"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1051 %mul_1_14_6 = fmul i32 %input_val_85, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_14_6"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1053 %mul_1_14_7 = fmul i32 %input_val_90, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_14_7"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1097 %sum_375 = fadd i32 %mul_1_15, i32 0

]]></Node>
<StgValue><ssdm name="sum_375"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1098 %mul_1_15_s = fmul i32 %input_val_80, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_15_s"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1100 %mul_1_15_5 = fmul i32 %input_val_85, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_15_5"/></StgValue>
</operation>

<operation id="680" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1102 %mul_1_15_6 = fmul i32 %input_val_90, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_15_6"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1147 %mul_1_16 = fmul i32 %input_val_80, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_16"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1149 %mul_1_16_s = fmul i32 %input_val_85, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_16_s"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1151 %mul_1_16_5 = fmul i32 %input_val_90, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_16_5"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1198 %mul_1_17 = fmul i32 %input_val_85, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_17"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1200 %mul_1_17_s = fmul i32 %input_val_90, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_17_s"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1249 %mul_1_18 = fmul i32 %input_val_90, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_18"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="687" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:50 %input_val_95 = bitcast i32 %INPUT_r_addr_read_19

]]></Node>
<StgValue><ssdm name="input_val_95"/></StgValue>
</operation>

<operation id="688" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:51 %INPUT_r_addr_read_20 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_20"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:340 %sum_4 = fadd i32 %sum_3, i32 %mul_1_30

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="690" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:389 %sum_28 = fadd i32 %sum_27, i32 %mul_1_1_6

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>

<operation id="691" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:440 %sum_53 = fadd i32 %sum_52, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="692" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:491 %sum_78 = fadd i32 %sum_77, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="sum_78"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:542 %sum_103 = fadd i32 %sum_102, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="694" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:591 %sum_127 = fadd i32 %sum_126, i32 %mul_1_5_5

]]></Node>
<StgValue><ssdm name="sum_127"/></StgValue>
</operation>

<operation id="695" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:642 %sum_152 = fadd i32 %sum_151, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:693 %sum_177 = fadd i32 %sum_176, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:744 %sum_202 = fadd i32 %sum_201, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="sum_202"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:793 %sum_226 = fadd i32 %sum_225, i32 %mul_1_9_s

]]></Node>
<StgValue><ssdm name="sum_226"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:844 %sum_251 = fadd i32 %sum_250, i32 %mul_1_10_s

]]></Node>
<StgValue><ssdm name="sum_251"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:895 %sum_276 = fadd i32 %sum_275, i32 %mul_1_11_s

]]></Node>
<StgValue><ssdm name="sum_276"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:946 %sum_301 = fadd i32 %sum_300, i32 %mul_1_12_s

]]></Node>
<StgValue><ssdm name="sum_301"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:995 %sum_325 = fadd i32 %mul_1_13, i32 0

]]></Node>
<StgValue><ssdm name="sum_325"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1002 %mul_1_13_7 = fmul i32 %input_val_85, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_13_7"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1046 %sum_350 = fadd i32 %mul_1_14, i32 0

]]></Node>
<StgValue><ssdm name="sum_350"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1051 %mul_1_14_6 = fmul i32 %input_val_85, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_14_6"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1053 %mul_1_14_7 = fmul i32 %input_val_90, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_14_7"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1097 %sum_375 = fadd i32 %mul_1_15, i32 0

]]></Node>
<StgValue><ssdm name="sum_375"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1100 %mul_1_15_5 = fmul i32 %input_val_85, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_15_5"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1102 %mul_1_15_6 = fmul i32 %input_val_90, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_15_6"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1104 %mul_1_15_7 = fmul i32 %input_val_95, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_15_7"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1148 %sum_400 = fadd i32 %mul_1_16, i32 0

]]></Node>
<StgValue><ssdm name="sum_400"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1149 %mul_1_16_s = fmul i32 %input_val_85, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_16_s"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1151 %mul_1_16_5 = fmul i32 %input_val_90, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_16_5"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1153 %mul_1_16_6 = fmul i32 %input_val_95, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_16_6"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1198 %mul_1_17 = fmul i32 %input_val_85, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_17"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1200 %mul_1_17_s = fmul i32 %input_val_90, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_17_s"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1202 %mul_1_17_5 = fmul i32 %input_val_95, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_17_5"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1249 %mul_1_18 = fmul i32 %input_val_90, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_18"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1251 %mul_1_18_s = fmul i32 %input_val_95, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_18_s"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1300 %mul_1_19 = fmul i32 %input_val_95, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="721" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:52 %input_val_100 = bitcast i32 %INPUT_r_addr_read_20

]]></Node>
<StgValue><ssdm name="input_val_100"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:53 %INPUT_r_addr_read_21 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_21"/></StgValue>
</operation>

<operation id="723" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:340 %sum_4 = fadd i32 %sum_3, i32 %mul_1_30

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="724" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:391 %sum_29 = fadd i32 %sum_28, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="725" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:440 %sum_53 = fadd i32 %sum_52, i32 %mul_1_2_6

]]></Node>
<StgValue><ssdm name="sum_53"/></StgValue>
</operation>

<operation id="726" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:491 %sum_78 = fadd i32 %sum_77, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="sum_78"/></StgValue>
</operation>

<operation id="727" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:542 %sum_103 = fadd i32 %sum_102, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="728" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:593 %sum_128 = fadd i32 %sum_127, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="sum_128"/></StgValue>
</operation>

<operation id="729" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:642 %sum_152 = fadd i32 %sum_151, i32 %mul_1_6_5

]]></Node>
<StgValue><ssdm name="sum_152"/></StgValue>
</operation>

<operation id="730" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:693 %sum_177 = fadd i32 %sum_176, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="731" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:744 %sum_202 = fadd i32 %sum_201, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="sum_202"/></StgValue>
</operation>

<operation id="732" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:795 %sum_227 = fadd i32 %sum_226, i32 %mul_1_9_5

]]></Node>
<StgValue><ssdm name="sum_227"/></StgValue>
</operation>

<operation id="733" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:844 %sum_251 = fadd i32 %sum_250, i32 %mul_1_10_s

]]></Node>
<StgValue><ssdm name="sum_251"/></StgValue>
</operation>

<operation id="734" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:895 %sum_276 = fadd i32 %sum_275, i32 %mul_1_11_s

]]></Node>
<StgValue><ssdm name="sum_276"/></StgValue>
</operation>

<operation id="735" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:946 %sum_301 = fadd i32 %sum_300, i32 %mul_1_12_s

]]></Node>
<StgValue><ssdm name="sum_301"/></StgValue>
</operation>

<operation id="736" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:997 %sum_326 = fadd i32 %sum_325, i32 %mul_1_13_s

]]></Node>
<StgValue><ssdm name="sum_326"/></StgValue>
</operation>

<operation id="737" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1046 %sum_350 = fadd i32 %mul_1_14, i32 0

]]></Node>
<StgValue><ssdm name="sum_350"/></StgValue>
</operation>

<operation id="738" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1053 %mul_1_14_7 = fmul i32 %input_val_90, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_14_7"/></StgValue>
</operation>

<operation id="739" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1097 %sum_375 = fadd i32 %mul_1_15, i32 0

]]></Node>
<StgValue><ssdm name="sum_375"/></StgValue>
</operation>

<operation id="740" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1102 %mul_1_15_6 = fmul i32 %input_val_90, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_15_6"/></StgValue>
</operation>

<operation id="741" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1104 %mul_1_15_7 = fmul i32 %input_val_95, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_15_7"/></StgValue>
</operation>

<operation id="742" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1148 %sum_400 = fadd i32 %mul_1_16, i32 0

]]></Node>
<StgValue><ssdm name="sum_400"/></StgValue>
</operation>

<operation id="743" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1151 %mul_1_16_5 = fmul i32 %input_val_90, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_16_5"/></StgValue>
</operation>

<operation id="744" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1153 %mul_1_16_6 = fmul i32 %input_val_95, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_16_6"/></StgValue>
</operation>

<operation id="745" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1155 %mul_1_16_7 = fmul i32 %input_val_100, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_16_7"/></StgValue>
</operation>

<operation id="746" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1199 %sum_425 = fadd i32 %mul_1_17, i32 0

]]></Node>
<StgValue><ssdm name="sum_425"/></StgValue>
</operation>

<operation id="747" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1200 %mul_1_17_s = fmul i32 %input_val_90, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_17_s"/></StgValue>
</operation>

<operation id="748" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1202 %mul_1_17_5 = fmul i32 %input_val_95, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_17_5"/></StgValue>
</operation>

<operation id="749" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1204 %mul_1_17_6 = fmul i32 %input_val_100, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_17_6"/></StgValue>
</operation>

<operation id="750" st_id="31" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1249 %mul_1_18 = fmul i32 %input_val_90, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_18"/></StgValue>
</operation>

<operation id="751" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1251 %mul_1_18_s = fmul i32 %input_val_95, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_18_s"/></StgValue>
</operation>

<operation id="752" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1253 %mul_1_18_5 = fmul i32 %input_val_100, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_18_5"/></StgValue>
</operation>

<operation id="753" st_id="31" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1300 %mul_1_19 = fmul i32 %input_val_95, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_19"/></StgValue>
</operation>

<operation id="754" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1302 %mul_1_19_s = fmul i32 %input_val_100, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_19_s"/></StgValue>
</operation>

<operation id="755" st_id="31" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1351 %mul_1_20 = fmul i32 %input_val_100, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_20"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="756" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:54 %input_val_105 = bitcast i32 %INPUT_r_addr_read_21

]]></Node>
<StgValue><ssdm name="input_val_105"/></StgValue>
</operation>

<operation id="757" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:55 %INPUT_r_addr_read_22 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_22"/></StgValue>
</operation>

<operation id="758" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:340 %sum_4 = fadd i32 %sum_3, i32 %mul_1_30

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="759" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:391 %sum_29 = fadd i32 %sum_28, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="760" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:442 %sum_54 = fadd i32 %sum_53, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="761" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:491 %sum_78 = fadd i32 %sum_77, i32 %mul_1_3_6

]]></Node>
<StgValue><ssdm name="sum_78"/></StgValue>
</operation>

<operation id="762" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:542 %sum_103 = fadd i32 %sum_102, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="763" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:593 %sum_128 = fadd i32 %sum_127, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="sum_128"/></StgValue>
</operation>

<operation id="764" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:644 %sum_153 = fadd i32 %sum_152, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="765" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:693 %sum_177 = fadd i32 %sum_176, i32 %mul_1_7_5

]]></Node>
<StgValue><ssdm name="sum_177"/></StgValue>
</operation>

<operation id="766" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:744 %sum_202 = fadd i32 %sum_201, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="sum_202"/></StgValue>
</operation>

<operation id="767" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:795 %sum_227 = fadd i32 %sum_226, i32 %mul_1_9_5

]]></Node>
<StgValue><ssdm name="sum_227"/></StgValue>
</operation>

<operation id="768" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:846 %sum_252 = fadd i32 %sum_251, i32 %mul_1_10_5

]]></Node>
<StgValue><ssdm name="sum_252"/></StgValue>
</operation>

<operation id="769" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:895 %sum_276 = fadd i32 %sum_275, i32 %mul_1_11_s

]]></Node>
<StgValue><ssdm name="sum_276"/></StgValue>
</operation>

<operation id="770" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:946 %sum_301 = fadd i32 %sum_300, i32 %mul_1_12_s

]]></Node>
<StgValue><ssdm name="sum_301"/></StgValue>
</operation>

<operation id="771" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:997 %sum_326 = fadd i32 %sum_325, i32 %mul_1_13_s

]]></Node>
<StgValue><ssdm name="sum_326"/></StgValue>
</operation>

<operation id="772" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1048 %sum_351 = fadd i32 %sum_350, i32 %mul_1_14_s

]]></Node>
<StgValue><ssdm name="sum_351"/></StgValue>
</operation>

<operation id="773" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1097 %sum_375 = fadd i32 %mul_1_15, i32 0

]]></Node>
<StgValue><ssdm name="sum_375"/></StgValue>
</operation>

<operation id="774" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1104 %mul_1_15_7 = fmul i32 %input_val_95, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_15_7"/></StgValue>
</operation>

<operation id="775" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1148 %sum_400 = fadd i32 %mul_1_16, i32 0

]]></Node>
<StgValue><ssdm name="sum_400"/></StgValue>
</operation>

<operation id="776" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1153 %mul_1_16_6 = fmul i32 %input_val_95, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_16_6"/></StgValue>
</operation>

<operation id="777" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1155 %mul_1_16_7 = fmul i32 %input_val_100, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_16_7"/></StgValue>
</operation>

<operation id="778" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1199 %sum_425 = fadd i32 %mul_1_17, i32 0

]]></Node>
<StgValue><ssdm name="sum_425"/></StgValue>
</operation>

<operation id="779" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1202 %mul_1_17_5 = fmul i32 %input_val_95, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_17_5"/></StgValue>
</operation>

<operation id="780" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1204 %mul_1_17_6 = fmul i32 %input_val_100, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_17_6"/></StgValue>
</operation>

<operation id="781" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1206 %mul_1_17_7 = fmul i32 %input_val_105, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_17_7"/></StgValue>
</operation>

<operation id="782" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1250 %sum_450 = fadd i32 %mul_1_18, i32 0

]]></Node>
<StgValue><ssdm name="sum_450"/></StgValue>
</operation>

<operation id="783" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1251 %mul_1_18_s = fmul i32 %input_val_95, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_18_s"/></StgValue>
</operation>

<operation id="784" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1253 %mul_1_18_5 = fmul i32 %input_val_100, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_18_5"/></StgValue>
</operation>

<operation id="785" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1255 %mul_1_18_6 = fmul i32 %input_val_105, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_18_6"/></StgValue>
</operation>

<operation id="786" st_id="32" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1300 %mul_1_19 = fmul i32 %input_val_95, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_19"/></StgValue>
</operation>

<operation id="787" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1302 %mul_1_19_s = fmul i32 %input_val_100, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_19_s"/></StgValue>
</operation>

<operation id="788" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1304 %mul_1_19_5 = fmul i32 %input_val_105, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_19_5"/></StgValue>
</operation>

<operation id="789" st_id="32" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1351 %mul_1_20 = fmul i32 %input_val_100, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_20"/></StgValue>
</operation>

<operation id="790" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1353 %mul_1_20_s = fmul i32 %input_val_105, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_20_s"/></StgValue>
</operation>

<operation id="791" st_id="32" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1402 %mul_1_21 = fmul i32 %input_val_105, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_21"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="792" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:56 %input_val_110 = bitcast i32 %INPUT_r_addr_read_22

]]></Node>
<StgValue><ssdm name="input_val_110"/></StgValue>
</operation>

<operation id="793" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:57 %INPUT_r_addr_read_23 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_23"/></StgValue>
</operation>

<operation id="794" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:340 %sum_4 = fadd i32 %sum_3, i32 %mul_1_30

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="795" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:391 %sum_29 = fadd i32 %sum_28, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="796" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:442 %sum_54 = fadd i32 %sum_53, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="797" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:493 %sum_79 = fadd i32 %sum_78, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="798" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:542 %sum_103 = fadd i32 %sum_102, i32 %mul_1_4_6

]]></Node>
<StgValue><ssdm name="sum_103"/></StgValue>
</operation>

<operation id="799" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:593 %sum_128 = fadd i32 %sum_127, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="sum_128"/></StgValue>
</operation>

<operation id="800" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:644 %sum_153 = fadd i32 %sum_152, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="801" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:695 %sum_178 = fadd i32 %sum_177, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="802" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:744 %sum_202 = fadd i32 %sum_201, i32 %mul_1_8_5

]]></Node>
<StgValue><ssdm name="sum_202"/></StgValue>
</operation>

<operation id="803" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:795 %sum_227 = fadd i32 %sum_226, i32 %mul_1_9_5

]]></Node>
<StgValue><ssdm name="sum_227"/></StgValue>
</operation>

<operation id="804" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:846 %sum_252 = fadd i32 %sum_251, i32 %mul_1_10_5

]]></Node>
<StgValue><ssdm name="sum_252"/></StgValue>
</operation>

<operation id="805" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:897 %sum_277 = fadd i32 %sum_276, i32 %mul_1_11_5

]]></Node>
<StgValue><ssdm name="sum_277"/></StgValue>
</operation>

<operation id="806" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:946 %sum_301 = fadd i32 %sum_300, i32 %mul_1_12_s

]]></Node>
<StgValue><ssdm name="sum_301"/></StgValue>
</operation>

<operation id="807" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:997 %sum_326 = fadd i32 %sum_325, i32 %mul_1_13_s

]]></Node>
<StgValue><ssdm name="sum_326"/></StgValue>
</operation>

<operation id="808" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1048 %sum_351 = fadd i32 %sum_350, i32 %mul_1_14_s

]]></Node>
<StgValue><ssdm name="sum_351"/></StgValue>
</operation>

<operation id="809" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1099 %sum_376 = fadd i32 %sum_375, i32 %mul_1_15_s

]]></Node>
<StgValue><ssdm name="sum_376"/></StgValue>
</operation>

<operation id="810" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1148 %sum_400 = fadd i32 %mul_1_16, i32 0

]]></Node>
<StgValue><ssdm name="sum_400"/></StgValue>
</operation>

<operation id="811" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1155 %mul_1_16_7 = fmul i32 %input_val_100, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_16_7"/></StgValue>
</operation>

<operation id="812" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1199 %sum_425 = fadd i32 %mul_1_17, i32 0

]]></Node>
<StgValue><ssdm name="sum_425"/></StgValue>
</operation>

<operation id="813" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1204 %mul_1_17_6 = fmul i32 %input_val_100, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_17_6"/></StgValue>
</operation>

<operation id="814" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1206 %mul_1_17_7 = fmul i32 %input_val_105, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_17_7"/></StgValue>
</operation>

<operation id="815" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1250 %sum_450 = fadd i32 %mul_1_18, i32 0

]]></Node>
<StgValue><ssdm name="sum_450"/></StgValue>
</operation>

<operation id="816" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1253 %mul_1_18_5 = fmul i32 %input_val_100, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_18_5"/></StgValue>
</operation>

<operation id="817" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1255 %mul_1_18_6 = fmul i32 %input_val_105, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_18_6"/></StgValue>
</operation>

<operation id="818" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1257 %mul_1_18_7 = fmul i32 %input_val_110, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_18_7"/></StgValue>
</operation>

<operation id="819" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1301 %sum_475 = fadd i32 %mul_1_19, i32 0

]]></Node>
<StgValue><ssdm name="sum_475"/></StgValue>
</operation>

<operation id="820" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1302 %mul_1_19_s = fmul i32 %input_val_100, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_19_s"/></StgValue>
</operation>

<operation id="821" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1304 %mul_1_19_5 = fmul i32 %input_val_105, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_19_5"/></StgValue>
</operation>

<operation id="822" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1306 %mul_1_19_6 = fmul i32 %input_val_110, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_19_6"/></StgValue>
</operation>

<operation id="823" st_id="33" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1351 %mul_1_20 = fmul i32 %input_val_100, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_20"/></StgValue>
</operation>

<operation id="824" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1353 %mul_1_20_s = fmul i32 %input_val_105, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_20_s"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1355 %mul_1_20_5 = fmul i32 %input_val_110, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_20_5"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1402 %mul_1_21 = fmul i32 %input_val_105, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_21"/></StgValue>
</operation>

<operation id="827" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1404 %mul_1_21_s = fmul i32 %input_val_110, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_21_s"/></StgValue>
</operation>

<operation id="828" st_id="33" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1453 %mul_1_22 = fmul i32 %input_val_110, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_22"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="829" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:58 %input_val_115 = bitcast i32 %INPUT_r_addr_read_23

]]></Node>
<StgValue><ssdm name="input_val_115"/></StgValue>
</operation>

<operation id="830" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:59 %INPUT_r_addr_read_24 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_24"/></StgValue>
</operation>

<operation id="831" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:391 %sum_29 = fadd i32 %sum_28, i32 %mul_1_1_7

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>

<operation id="832" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:442 %sum_54 = fadd i32 %sum_53, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="833" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:493 %sum_79 = fadd i32 %sum_78, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="834" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:544 %sum_104 = fadd i32 %sum_103, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="sum_104"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:593 %sum_128 = fadd i32 %sum_127, i32 %mul_1_5_6

]]></Node>
<StgValue><ssdm name="sum_128"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:644 %sum_153 = fadd i32 %sum_152, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:695 %sum_178 = fadd i32 %sum_177, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:746 %sum_203 = fadd i32 %sum_202, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="sum_203"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:795 %sum_227 = fadd i32 %sum_226, i32 %mul_1_9_5

]]></Node>
<StgValue><ssdm name="sum_227"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:846 %sum_252 = fadd i32 %sum_251, i32 %mul_1_10_5

]]></Node>
<StgValue><ssdm name="sum_252"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:897 %sum_277 = fadd i32 %sum_276, i32 %mul_1_11_5

]]></Node>
<StgValue><ssdm name="sum_277"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:948 %sum_302 = fadd i32 %sum_301, i32 %mul_1_12_5

]]></Node>
<StgValue><ssdm name="sum_302"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:997 %sum_326 = fadd i32 %sum_325, i32 %mul_1_13_s

]]></Node>
<StgValue><ssdm name="sum_326"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1048 %sum_351 = fadd i32 %sum_350, i32 %mul_1_14_s

]]></Node>
<StgValue><ssdm name="sum_351"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1099 %sum_376 = fadd i32 %sum_375, i32 %mul_1_15_s

]]></Node>
<StgValue><ssdm name="sum_376"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1150 %sum_401 = fadd i32 %sum_400, i32 %mul_1_16_s

]]></Node>
<StgValue><ssdm name="sum_401"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1199 %sum_425 = fadd i32 %mul_1_17, i32 0

]]></Node>
<StgValue><ssdm name="sum_425"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1206 %mul_1_17_7 = fmul i32 %input_val_105, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_17_7"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1250 %sum_450 = fadd i32 %mul_1_18, i32 0

]]></Node>
<StgValue><ssdm name="sum_450"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1255 %mul_1_18_6 = fmul i32 %input_val_105, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_18_6"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1257 %mul_1_18_7 = fmul i32 %input_val_110, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_18_7"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1301 %sum_475 = fadd i32 %mul_1_19, i32 0

]]></Node>
<StgValue><ssdm name="sum_475"/></StgValue>
</operation>

<operation id="853" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1304 %mul_1_19_5 = fmul i32 %input_val_105, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_19_5"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1306 %mul_1_19_6 = fmul i32 %input_val_110, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_19_6"/></StgValue>
</operation>

<operation id="855" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1308 %mul_1_19_7 = fmul i32 %input_val_115, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_19_7"/></StgValue>
</operation>

<operation id="856" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1352 %sum_500 = fadd i32 %mul_1_20, i32 0

]]></Node>
<StgValue><ssdm name="sum_500"/></StgValue>
</operation>

<operation id="857" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1353 %mul_1_20_s = fmul i32 %input_val_105, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_20_s"/></StgValue>
</operation>

<operation id="858" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1355 %mul_1_20_5 = fmul i32 %input_val_110, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_20_5"/></StgValue>
</operation>

<operation id="859" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1357 %mul_1_20_6 = fmul i32 %input_val_115, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_20_6"/></StgValue>
</operation>

<operation id="860" st_id="34" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1402 %mul_1_21 = fmul i32 %input_val_105, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_21"/></StgValue>
</operation>

<operation id="861" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1404 %mul_1_21_s = fmul i32 %input_val_110, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_21_s"/></StgValue>
</operation>

<operation id="862" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1406 %mul_1_21_5 = fmul i32 %input_val_115, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_21_5"/></StgValue>
</operation>

<operation id="863" st_id="34" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1453 %mul_1_22 = fmul i32 %input_val_110, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_22"/></StgValue>
</operation>

<operation id="864" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1455 %mul_1_22_s = fmul i32 %input_val_115, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_22_s"/></StgValue>
</operation>

<operation id="865" st_id="34" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1504 %mul_1_23 = fmul i32 %input_val_115, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_23"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:60 %input_val_120 = bitcast i32 %INPUT_r_addr_read_24

]]></Node>
<StgValue><ssdm name="input_val_120"/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:61 %INPUT_r_addr_read_25 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_25"/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:442 %sum_54 = fadd i32 %sum_53, i32 %mul_1_2_7

]]></Node>
<StgValue><ssdm name="sum_54"/></StgValue>
</operation>

<operation id="869" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:493 %sum_79 = fadd i32 %sum_78, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="870" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:544 %sum_104 = fadd i32 %sum_103, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="sum_104"/></StgValue>
</operation>

<operation id="871" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:595 %sum_129 = fadd i32 %sum_128, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:644 %sum_153 = fadd i32 %sum_152, i32 %mul_1_6_6

]]></Node>
<StgValue><ssdm name="sum_153"/></StgValue>
</operation>

<operation id="873" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:695 %sum_178 = fadd i32 %sum_177, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="874" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:746 %sum_203 = fadd i32 %sum_202, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="sum_203"/></StgValue>
</operation>

<operation id="875" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:797 %sum_228 = fadd i32 %sum_227, i32 %mul_1_9_6

]]></Node>
<StgValue><ssdm name="sum_228"/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:846 %sum_252 = fadd i32 %sum_251, i32 %mul_1_10_5

]]></Node>
<StgValue><ssdm name="sum_252"/></StgValue>
</operation>

<operation id="877" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:897 %sum_277 = fadd i32 %sum_276, i32 %mul_1_11_5

]]></Node>
<StgValue><ssdm name="sum_277"/></StgValue>
</operation>

<operation id="878" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:948 %sum_302 = fadd i32 %sum_301, i32 %mul_1_12_5

]]></Node>
<StgValue><ssdm name="sum_302"/></StgValue>
</operation>

<operation id="879" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:999 %sum_327 = fadd i32 %sum_326, i32 %mul_1_13_5

]]></Node>
<StgValue><ssdm name="sum_327"/></StgValue>
</operation>

<operation id="880" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1048 %sum_351 = fadd i32 %sum_350, i32 %mul_1_14_s

]]></Node>
<StgValue><ssdm name="sum_351"/></StgValue>
</operation>

<operation id="881" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1099 %sum_376 = fadd i32 %sum_375, i32 %mul_1_15_s

]]></Node>
<StgValue><ssdm name="sum_376"/></StgValue>
</operation>

<operation id="882" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1150 %sum_401 = fadd i32 %sum_400, i32 %mul_1_16_s

]]></Node>
<StgValue><ssdm name="sum_401"/></StgValue>
</operation>

<operation id="883" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1201 %sum_426 = fadd i32 %sum_425, i32 %mul_1_17_s

]]></Node>
<StgValue><ssdm name="sum_426"/></StgValue>
</operation>

<operation id="884" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1250 %sum_450 = fadd i32 %mul_1_18, i32 0

]]></Node>
<StgValue><ssdm name="sum_450"/></StgValue>
</operation>

<operation id="885" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1257 %mul_1_18_7 = fmul i32 %input_val_110, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_18_7"/></StgValue>
</operation>

<operation id="886" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1301 %sum_475 = fadd i32 %mul_1_19, i32 0

]]></Node>
<StgValue><ssdm name="sum_475"/></StgValue>
</operation>

<operation id="887" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1306 %mul_1_19_6 = fmul i32 %input_val_110, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_19_6"/></StgValue>
</operation>

<operation id="888" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1308 %mul_1_19_7 = fmul i32 %input_val_115, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_19_7"/></StgValue>
</operation>

<operation id="889" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1352 %sum_500 = fadd i32 %mul_1_20, i32 0

]]></Node>
<StgValue><ssdm name="sum_500"/></StgValue>
</operation>

<operation id="890" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1355 %mul_1_20_5 = fmul i32 %input_val_110, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_20_5"/></StgValue>
</operation>

<operation id="891" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1357 %mul_1_20_6 = fmul i32 %input_val_115, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_20_6"/></StgValue>
</operation>

<operation id="892" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1359 %mul_1_20_7 = fmul i32 %input_val_120, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_20_7"/></StgValue>
</operation>

<operation id="893" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1403 %sum_525 = fadd i32 %mul_1_21, i32 0

]]></Node>
<StgValue><ssdm name="sum_525"/></StgValue>
</operation>

<operation id="894" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1404 %mul_1_21_s = fmul i32 %input_val_110, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_21_s"/></StgValue>
</operation>

<operation id="895" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1406 %mul_1_21_5 = fmul i32 %input_val_115, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_21_5"/></StgValue>
</operation>

<operation id="896" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1408 %mul_1_21_6 = fmul i32 %input_val_120, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_21_6"/></StgValue>
</operation>

<operation id="897" st_id="35" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1453 %mul_1_22 = fmul i32 %input_val_110, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_22"/></StgValue>
</operation>

<operation id="898" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1455 %mul_1_22_s = fmul i32 %input_val_115, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_22_s"/></StgValue>
</operation>

<operation id="899" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1457 %mul_1_22_5 = fmul i32 %input_val_120, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_22_5"/></StgValue>
</operation>

<operation id="900" st_id="35" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1504 %mul_1_23 = fmul i32 %input_val_115, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_23"/></StgValue>
</operation>

<operation id="901" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1506 %mul_1_23_s = fmul i32 %input_val_120, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_23_s"/></StgValue>
</operation>

<operation id="902" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1555 %mul_1_24 = fmul i32 %input_val_120, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_24"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="903" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:62 %input_val_125 = bitcast i32 %INPUT_r_addr_read_25

]]></Node>
<StgValue><ssdm name="input_val_125"/></StgValue>
</operation>

<operation id="904" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:63 %INPUT_r_addr_read_26 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_26"/></StgValue>
</operation>

<operation id="905" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:493 %sum_79 = fadd i32 %sum_78, i32 %mul_1_3_7

]]></Node>
<StgValue><ssdm name="sum_79"/></StgValue>
</operation>

<operation id="906" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:544 %sum_104 = fadd i32 %sum_103, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="sum_104"/></StgValue>
</operation>

<operation id="907" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:595 %sum_129 = fadd i32 %sum_128, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="908" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:646 %sum_154 = fadd i32 %sum_153, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="909" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:695 %sum_178 = fadd i32 %sum_177, i32 %mul_1_7_6

]]></Node>
<StgValue><ssdm name="sum_178"/></StgValue>
</operation>

<operation id="910" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:746 %sum_203 = fadd i32 %sum_202, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="sum_203"/></StgValue>
</operation>

<operation id="911" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:797 %sum_228 = fadd i32 %sum_227, i32 %mul_1_9_6

]]></Node>
<StgValue><ssdm name="sum_228"/></StgValue>
</operation>

<operation id="912" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:848 %sum_253 = fadd i32 %sum_252, i32 %mul_1_10_6

]]></Node>
<StgValue><ssdm name="sum_253"/></StgValue>
</operation>

<operation id="913" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:897 %sum_277 = fadd i32 %sum_276, i32 %mul_1_11_5

]]></Node>
<StgValue><ssdm name="sum_277"/></StgValue>
</operation>

<operation id="914" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:948 %sum_302 = fadd i32 %sum_301, i32 %mul_1_12_5

]]></Node>
<StgValue><ssdm name="sum_302"/></StgValue>
</operation>

<operation id="915" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:999 %sum_327 = fadd i32 %sum_326, i32 %mul_1_13_5

]]></Node>
<StgValue><ssdm name="sum_327"/></StgValue>
</operation>

<operation id="916" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1050 %sum_352 = fadd i32 %sum_351, i32 %mul_1_14_5

]]></Node>
<StgValue><ssdm name="sum_352"/></StgValue>
</operation>

<operation id="917" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1099 %sum_376 = fadd i32 %sum_375, i32 %mul_1_15_s

]]></Node>
<StgValue><ssdm name="sum_376"/></StgValue>
</operation>

<operation id="918" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1150 %sum_401 = fadd i32 %sum_400, i32 %mul_1_16_s

]]></Node>
<StgValue><ssdm name="sum_401"/></StgValue>
</operation>

<operation id="919" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1201 %sum_426 = fadd i32 %sum_425, i32 %mul_1_17_s

]]></Node>
<StgValue><ssdm name="sum_426"/></StgValue>
</operation>

<operation id="920" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1252 %sum_451 = fadd i32 %sum_450, i32 %mul_1_18_s

]]></Node>
<StgValue><ssdm name="sum_451"/></StgValue>
</operation>

<operation id="921" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1301 %sum_475 = fadd i32 %mul_1_19, i32 0

]]></Node>
<StgValue><ssdm name="sum_475"/></StgValue>
</operation>

<operation id="922" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1308 %mul_1_19_7 = fmul i32 %input_val_115, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_19_7"/></StgValue>
</operation>

<operation id="923" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1352 %sum_500 = fadd i32 %mul_1_20, i32 0

]]></Node>
<StgValue><ssdm name="sum_500"/></StgValue>
</operation>

<operation id="924" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1357 %mul_1_20_6 = fmul i32 %input_val_115, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_20_6"/></StgValue>
</operation>

<operation id="925" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1359 %mul_1_20_7 = fmul i32 %input_val_120, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_20_7"/></StgValue>
</operation>

<operation id="926" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1403 %sum_525 = fadd i32 %mul_1_21, i32 0

]]></Node>
<StgValue><ssdm name="sum_525"/></StgValue>
</operation>

<operation id="927" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1406 %mul_1_21_5 = fmul i32 %input_val_115, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_21_5"/></StgValue>
</operation>

<operation id="928" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1408 %mul_1_21_6 = fmul i32 %input_val_120, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_21_6"/></StgValue>
</operation>

<operation id="929" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1410 %mul_1_21_7 = fmul i32 %input_val_125, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_21_7"/></StgValue>
</operation>

<operation id="930" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1454 %sum_550 = fadd i32 %mul_1_22, i32 0

]]></Node>
<StgValue><ssdm name="sum_550"/></StgValue>
</operation>

<operation id="931" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1455 %mul_1_22_s = fmul i32 %input_val_115, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_22_s"/></StgValue>
</operation>

<operation id="932" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1457 %mul_1_22_5 = fmul i32 %input_val_120, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_22_5"/></StgValue>
</operation>

<operation id="933" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1459 %mul_1_22_6 = fmul i32 %input_val_125, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_22_6"/></StgValue>
</operation>

<operation id="934" st_id="36" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1504 %mul_1_23 = fmul i32 %input_val_115, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_23"/></StgValue>
</operation>

<operation id="935" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1506 %mul_1_23_s = fmul i32 %input_val_120, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_23_s"/></StgValue>
</operation>

<operation id="936" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1508 %mul_1_23_5 = fmul i32 %input_val_125, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_23_5"/></StgValue>
</operation>

<operation id="937" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1555 %mul_1_24 = fmul i32 %input_val_120, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_24"/></StgValue>
</operation>

<operation id="938" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1557 %mul_1_24_s = fmul i32 %input_val_125, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_24_s"/></StgValue>
</operation>

<operation id="939" st_id="36" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1606 %mul_1_25 = fmul i32 %input_val_125, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="940" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:64 %input_val_130 = bitcast i32 %INPUT_r_addr_read_26

]]></Node>
<StgValue><ssdm name="input_val_130"/></StgValue>
</operation>

<operation id="941" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:65 %INPUT_r_addr_read_27 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_27"/></StgValue>
</operation>

<operation id="942" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:544 %sum_104 = fadd i32 %sum_103, i32 %mul_1_4_7

]]></Node>
<StgValue><ssdm name="sum_104"/></StgValue>
</operation>

<operation id="943" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:595 %sum_129 = fadd i32 %sum_128, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="944" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:646 %sum_154 = fadd i32 %sum_153, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="945" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:697 %sum_179 = fadd i32 %sum_178, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:746 %sum_203 = fadd i32 %sum_202, i32 %mul_1_8_6

]]></Node>
<StgValue><ssdm name="sum_203"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:797 %sum_228 = fadd i32 %sum_227, i32 %mul_1_9_6

]]></Node>
<StgValue><ssdm name="sum_228"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:848 %sum_253 = fadd i32 %sum_252, i32 %mul_1_10_6

]]></Node>
<StgValue><ssdm name="sum_253"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:899 %sum_278 = fadd i32 %sum_277, i32 %mul_1_11_6

]]></Node>
<StgValue><ssdm name="sum_278"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:948 %sum_302 = fadd i32 %sum_301, i32 %mul_1_12_5

]]></Node>
<StgValue><ssdm name="sum_302"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:999 %sum_327 = fadd i32 %sum_326, i32 %mul_1_13_5

]]></Node>
<StgValue><ssdm name="sum_327"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1050 %sum_352 = fadd i32 %sum_351, i32 %mul_1_14_5

]]></Node>
<StgValue><ssdm name="sum_352"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1101 %sum_377 = fadd i32 %sum_376, i32 %mul_1_15_5

]]></Node>
<StgValue><ssdm name="sum_377"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1150 %sum_401 = fadd i32 %sum_400, i32 %mul_1_16_s

]]></Node>
<StgValue><ssdm name="sum_401"/></StgValue>
</operation>

<operation id="955" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1201 %sum_426 = fadd i32 %sum_425, i32 %mul_1_17_s

]]></Node>
<StgValue><ssdm name="sum_426"/></StgValue>
</operation>

<operation id="956" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1252 %sum_451 = fadd i32 %sum_450, i32 %mul_1_18_s

]]></Node>
<StgValue><ssdm name="sum_451"/></StgValue>
</operation>

<operation id="957" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1303 %sum_476 = fadd i32 %sum_475, i32 %mul_1_19_s

]]></Node>
<StgValue><ssdm name="sum_476"/></StgValue>
</operation>

<operation id="958" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1352 %sum_500 = fadd i32 %mul_1_20, i32 0

]]></Node>
<StgValue><ssdm name="sum_500"/></StgValue>
</operation>

<operation id="959" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1359 %mul_1_20_7 = fmul i32 %input_val_120, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_20_7"/></StgValue>
</operation>

<operation id="960" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1403 %sum_525 = fadd i32 %mul_1_21, i32 0

]]></Node>
<StgValue><ssdm name="sum_525"/></StgValue>
</operation>

<operation id="961" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1408 %mul_1_21_6 = fmul i32 %input_val_120, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_21_6"/></StgValue>
</operation>

<operation id="962" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1410 %mul_1_21_7 = fmul i32 %input_val_125, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_21_7"/></StgValue>
</operation>

<operation id="963" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1454 %sum_550 = fadd i32 %mul_1_22, i32 0

]]></Node>
<StgValue><ssdm name="sum_550"/></StgValue>
</operation>

<operation id="964" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1457 %mul_1_22_5 = fmul i32 %input_val_120, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_22_5"/></StgValue>
</operation>

<operation id="965" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1459 %mul_1_22_6 = fmul i32 %input_val_125, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_22_6"/></StgValue>
</operation>

<operation id="966" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1461 %mul_1_22_7 = fmul i32 %input_val_130, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_22_7"/></StgValue>
</operation>

<operation id="967" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1505 %sum_575 = fadd i32 %mul_1_23, i32 0

]]></Node>
<StgValue><ssdm name="sum_575"/></StgValue>
</operation>

<operation id="968" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1506 %mul_1_23_s = fmul i32 %input_val_120, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_23_s"/></StgValue>
</operation>

<operation id="969" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1508 %mul_1_23_5 = fmul i32 %input_val_125, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_23_5"/></StgValue>
</operation>

<operation id="970" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1510 %mul_1_23_6 = fmul i32 %input_val_130, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_23_6"/></StgValue>
</operation>

<operation id="971" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1555 %mul_1_24 = fmul i32 %input_val_120, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_24"/></StgValue>
</operation>

<operation id="972" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1557 %mul_1_24_s = fmul i32 %input_val_125, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_24_s"/></StgValue>
</operation>

<operation id="973" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1559 %mul_1_24_5 = fmul i32 %input_val_130, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_24_5"/></StgValue>
</operation>

<operation id="974" st_id="37" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1606 %mul_1_25 = fmul i32 %input_val_125, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_25"/></StgValue>
</operation>

<operation id="975" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1608 %mul_1_25_s = fmul i32 %input_val_130, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_25_s"/></StgValue>
</operation>

<operation id="976" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1657 %mul_1_26 = fmul i32 %input_val_130, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_26"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="977" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:66 %input_val_135 = bitcast i32 %INPUT_r_addr_read_27

]]></Node>
<StgValue><ssdm name="input_val_135"/></StgValue>
</operation>

<operation id="978" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:67 %INPUT_r_addr_read_28 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_28"/></StgValue>
</operation>

<operation id="979" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:595 %sum_129 = fadd i32 %sum_128, i32 %mul_1_5_7

]]></Node>
<StgValue><ssdm name="sum_129"/></StgValue>
</operation>

<operation id="980" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:646 %sum_154 = fadd i32 %sum_153, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="981" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:697 %sum_179 = fadd i32 %sum_178, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="982" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:748 %sum_204 = fadd i32 %sum_203, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="sum_204"/></StgValue>
</operation>

<operation id="983" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:797 %sum_228 = fadd i32 %sum_227, i32 %mul_1_9_6

]]></Node>
<StgValue><ssdm name="sum_228"/></StgValue>
</operation>

<operation id="984" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:848 %sum_253 = fadd i32 %sum_252, i32 %mul_1_10_6

]]></Node>
<StgValue><ssdm name="sum_253"/></StgValue>
</operation>

<operation id="985" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:899 %sum_278 = fadd i32 %sum_277, i32 %mul_1_11_6

]]></Node>
<StgValue><ssdm name="sum_278"/></StgValue>
</operation>

<operation id="986" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:950 %sum_303 = fadd i32 %sum_302, i32 %mul_1_12_6

]]></Node>
<StgValue><ssdm name="sum_303"/></StgValue>
</operation>

<operation id="987" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:999 %sum_327 = fadd i32 %sum_326, i32 %mul_1_13_5

]]></Node>
<StgValue><ssdm name="sum_327"/></StgValue>
</operation>

<operation id="988" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1050 %sum_352 = fadd i32 %sum_351, i32 %mul_1_14_5

]]></Node>
<StgValue><ssdm name="sum_352"/></StgValue>
</operation>

<operation id="989" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1101 %sum_377 = fadd i32 %sum_376, i32 %mul_1_15_5

]]></Node>
<StgValue><ssdm name="sum_377"/></StgValue>
</operation>

<operation id="990" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1152 %sum_402 = fadd i32 %sum_401, i32 %mul_1_16_5

]]></Node>
<StgValue><ssdm name="sum_402"/></StgValue>
</operation>

<operation id="991" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1201 %sum_426 = fadd i32 %sum_425, i32 %mul_1_17_s

]]></Node>
<StgValue><ssdm name="sum_426"/></StgValue>
</operation>

<operation id="992" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1252 %sum_451 = fadd i32 %sum_450, i32 %mul_1_18_s

]]></Node>
<StgValue><ssdm name="sum_451"/></StgValue>
</operation>

<operation id="993" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1303 %sum_476 = fadd i32 %sum_475, i32 %mul_1_19_s

]]></Node>
<StgValue><ssdm name="sum_476"/></StgValue>
</operation>

<operation id="994" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1354 %sum_501 = fadd i32 %sum_500, i32 %mul_1_20_s

]]></Node>
<StgValue><ssdm name="sum_501"/></StgValue>
</operation>

<operation id="995" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1403 %sum_525 = fadd i32 %mul_1_21, i32 0

]]></Node>
<StgValue><ssdm name="sum_525"/></StgValue>
</operation>

<operation id="996" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1410 %mul_1_21_7 = fmul i32 %input_val_125, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_21_7"/></StgValue>
</operation>

<operation id="997" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1454 %sum_550 = fadd i32 %mul_1_22, i32 0

]]></Node>
<StgValue><ssdm name="sum_550"/></StgValue>
</operation>

<operation id="998" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1459 %mul_1_22_6 = fmul i32 %input_val_125, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_22_6"/></StgValue>
</operation>

<operation id="999" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1461 %mul_1_22_7 = fmul i32 %input_val_130, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_22_7"/></StgValue>
</operation>

<operation id="1000" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1505 %sum_575 = fadd i32 %mul_1_23, i32 0

]]></Node>
<StgValue><ssdm name="sum_575"/></StgValue>
</operation>

<operation id="1001" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1508 %mul_1_23_5 = fmul i32 %input_val_125, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_23_5"/></StgValue>
</operation>

<operation id="1002" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1510 %mul_1_23_6 = fmul i32 %input_val_130, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_23_6"/></StgValue>
</operation>

<operation id="1003" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1512 %mul_1_23_7 = fmul i32 %input_val_135, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_23_7"/></StgValue>
</operation>

<operation id="1004" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1556 %sum_600 = fadd i32 %mul_1_24, i32 0

]]></Node>
<StgValue><ssdm name="sum_600"/></StgValue>
</operation>

<operation id="1005" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1557 %mul_1_24_s = fmul i32 %input_val_125, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_24_s"/></StgValue>
</operation>

<operation id="1006" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1559 %mul_1_24_5 = fmul i32 %input_val_130, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_24_5"/></StgValue>
</operation>

<operation id="1007" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1561 %mul_1_24_6 = fmul i32 %input_val_135, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_24_6"/></StgValue>
</operation>

<operation id="1008" st_id="38" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1606 %mul_1_25 = fmul i32 %input_val_125, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_25"/></StgValue>
</operation>

<operation id="1009" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1608 %mul_1_25_s = fmul i32 %input_val_130, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_25_s"/></StgValue>
</operation>

<operation id="1010" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1610 %mul_1_25_5 = fmul i32 %input_val_135, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_25_5"/></StgValue>
</operation>

<operation id="1011" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1657 %mul_1_26 = fmul i32 %input_val_130, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_26"/></StgValue>
</operation>

<operation id="1012" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1659 %mul_1_26_s = fmul i32 %input_val_135, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_26_s"/></StgValue>
</operation>

<operation id="1013" st_id="38" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1708 %mul_1_27 = fmul i32 %input_val_135, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_27"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1014" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:68 %input_val_140 = bitcast i32 %INPUT_r_addr_read_28

]]></Node>
<StgValue><ssdm name="input_val_140"/></StgValue>
</operation>

<operation id="1015" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:69 %INPUT_r_addr_read_29 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_29"/></StgValue>
</operation>

<operation id="1016" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:646 %sum_154 = fadd i32 %sum_153, i32 %mul_1_6_7

]]></Node>
<StgValue><ssdm name="sum_154"/></StgValue>
</operation>

<operation id="1017" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:697 %sum_179 = fadd i32 %sum_178, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="1018" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:748 %sum_204 = fadd i32 %sum_203, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="sum_204"/></StgValue>
</operation>

<operation id="1019" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:799 %sum_229 = fadd i32 %sum_228, i32 %mul_1_9_7

]]></Node>
<StgValue><ssdm name="sum_229"/></StgValue>
</operation>

<operation id="1020" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:848 %sum_253 = fadd i32 %sum_252, i32 %mul_1_10_6

]]></Node>
<StgValue><ssdm name="sum_253"/></StgValue>
</operation>

<operation id="1021" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:899 %sum_278 = fadd i32 %sum_277, i32 %mul_1_11_6

]]></Node>
<StgValue><ssdm name="sum_278"/></StgValue>
</operation>

<operation id="1022" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:950 %sum_303 = fadd i32 %sum_302, i32 %mul_1_12_6

]]></Node>
<StgValue><ssdm name="sum_303"/></StgValue>
</operation>

<operation id="1023" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1001 %sum_328 = fadd i32 %sum_327, i32 %mul_1_13_6

]]></Node>
<StgValue><ssdm name="sum_328"/></StgValue>
</operation>

<operation id="1024" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1050 %sum_352 = fadd i32 %sum_351, i32 %mul_1_14_5

]]></Node>
<StgValue><ssdm name="sum_352"/></StgValue>
</operation>

<operation id="1025" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1101 %sum_377 = fadd i32 %sum_376, i32 %mul_1_15_5

]]></Node>
<StgValue><ssdm name="sum_377"/></StgValue>
</operation>

<operation id="1026" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1152 %sum_402 = fadd i32 %sum_401, i32 %mul_1_16_5

]]></Node>
<StgValue><ssdm name="sum_402"/></StgValue>
</operation>

<operation id="1027" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1203 %sum_427 = fadd i32 %sum_426, i32 %mul_1_17_5

]]></Node>
<StgValue><ssdm name="sum_427"/></StgValue>
</operation>

<operation id="1028" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1252 %sum_451 = fadd i32 %sum_450, i32 %mul_1_18_s

]]></Node>
<StgValue><ssdm name="sum_451"/></StgValue>
</operation>

<operation id="1029" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1303 %sum_476 = fadd i32 %sum_475, i32 %mul_1_19_s

]]></Node>
<StgValue><ssdm name="sum_476"/></StgValue>
</operation>

<operation id="1030" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1354 %sum_501 = fadd i32 %sum_500, i32 %mul_1_20_s

]]></Node>
<StgValue><ssdm name="sum_501"/></StgValue>
</operation>

<operation id="1031" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1405 %sum_526 = fadd i32 %sum_525, i32 %mul_1_21_s

]]></Node>
<StgValue><ssdm name="sum_526"/></StgValue>
</operation>

<operation id="1032" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1454 %sum_550 = fadd i32 %mul_1_22, i32 0

]]></Node>
<StgValue><ssdm name="sum_550"/></StgValue>
</operation>

<operation id="1033" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1461 %mul_1_22_7 = fmul i32 %input_val_130, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_22_7"/></StgValue>
</operation>

<operation id="1034" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1505 %sum_575 = fadd i32 %mul_1_23, i32 0

]]></Node>
<StgValue><ssdm name="sum_575"/></StgValue>
</operation>

<operation id="1035" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1510 %mul_1_23_6 = fmul i32 %input_val_130, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_23_6"/></StgValue>
</operation>

<operation id="1036" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1512 %mul_1_23_7 = fmul i32 %input_val_135, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_23_7"/></StgValue>
</operation>

<operation id="1037" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1556 %sum_600 = fadd i32 %mul_1_24, i32 0

]]></Node>
<StgValue><ssdm name="sum_600"/></StgValue>
</operation>

<operation id="1038" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1559 %mul_1_24_5 = fmul i32 %input_val_130, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_24_5"/></StgValue>
</operation>

<operation id="1039" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1561 %mul_1_24_6 = fmul i32 %input_val_135, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_24_6"/></StgValue>
</operation>

<operation id="1040" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1563 %mul_1_24_7 = fmul i32 %input_val_140, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_24_7"/></StgValue>
</operation>

<operation id="1041" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1607 %sum_625 = fadd i32 %mul_1_25, i32 0

]]></Node>
<StgValue><ssdm name="sum_625"/></StgValue>
</operation>

<operation id="1042" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1608 %mul_1_25_s = fmul i32 %input_val_130, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_25_s"/></StgValue>
</operation>

<operation id="1043" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1610 %mul_1_25_5 = fmul i32 %input_val_135, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_25_5"/></StgValue>
</operation>

<operation id="1044" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1612 %mul_1_25_6 = fmul i32 %input_val_140, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_25_6"/></StgValue>
</operation>

<operation id="1045" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1657 %mul_1_26 = fmul i32 %input_val_130, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_26"/></StgValue>
</operation>

<operation id="1046" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1659 %mul_1_26_s = fmul i32 %input_val_135, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_26_s"/></StgValue>
</operation>

<operation id="1047" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1661 %mul_1_26_5 = fmul i32 %input_val_140, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_26_5"/></StgValue>
</operation>

<operation id="1048" st_id="39" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1708 %mul_1_27 = fmul i32 %input_val_135, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_27"/></StgValue>
</operation>

<operation id="1049" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1710 %mul_1_27_s = fmul i32 %input_val_140, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_27_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1050" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:70 %input_val_145 = bitcast i32 %INPUT_r_addr_read_29

]]></Node>
<StgValue><ssdm name="input_val_145"/></StgValue>
</operation>

<operation id="1051" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:71 %INPUT_r_addr_read_30 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_30"/></StgValue>
</operation>

<operation id="1052" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:697 %sum_179 = fadd i32 %sum_178, i32 %mul_1_7_7

]]></Node>
<StgValue><ssdm name="sum_179"/></StgValue>
</operation>

<operation id="1053" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:748 %sum_204 = fadd i32 %sum_203, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="sum_204"/></StgValue>
</operation>

<operation id="1054" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:799 %sum_229 = fadd i32 %sum_228, i32 %mul_1_9_7

]]></Node>
<StgValue><ssdm name="sum_229"/></StgValue>
</operation>

<operation id="1055" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:850 %sum_254 = fadd i32 %sum_253, i32 %mul_1_10_7

]]></Node>
<StgValue><ssdm name="sum_254"/></StgValue>
</operation>

<operation id="1056" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:899 %sum_278 = fadd i32 %sum_277, i32 %mul_1_11_6

]]></Node>
<StgValue><ssdm name="sum_278"/></StgValue>
</operation>

<operation id="1057" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:950 %sum_303 = fadd i32 %sum_302, i32 %mul_1_12_6

]]></Node>
<StgValue><ssdm name="sum_303"/></StgValue>
</operation>

<operation id="1058" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1001 %sum_328 = fadd i32 %sum_327, i32 %mul_1_13_6

]]></Node>
<StgValue><ssdm name="sum_328"/></StgValue>
</operation>

<operation id="1059" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1052 %sum_353 = fadd i32 %sum_352, i32 %mul_1_14_6

]]></Node>
<StgValue><ssdm name="sum_353"/></StgValue>
</operation>

<operation id="1060" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1101 %sum_377 = fadd i32 %sum_376, i32 %mul_1_15_5

]]></Node>
<StgValue><ssdm name="sum_377"/></StgValue>
</operation>

<operation id="1061" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1152 %sum_402 = fadd i32 %sum_401, i32 %mul_1_16_5

]]></Node>
<StgValue><ssdm name="sum_402"/></StgValue>
</operation>

<operation id="1062" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1203 %sum_427 = fadd i32 %sum_426, i32 %mul_1_17_5

]]></Node>
<StgValue><ssdm name="sum_427"/></StgValue>
</operation>

<operation id="1063" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1254 %sum_452 = fadd i32 %sum_451, i32 %mul_1_18_5

]]></Node>
<StgValue><ssdm name="sum_452"/></StgValue>
</operation>

<operation id="1064" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1303 %sum_476 = fadd i32 %sum_475, i32 %mul_1_19_s

]]></Node>
<StgValue><ssdm name="sum_476"/></StgValue>
</operation>

<operation id="1065" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1354 %sum_501 = fadd i32 %sum_500, i32 %mul_1_20_s

]]></Node>
<StgValue><ssdm name="sum_501"/></StgValue>
</operation>

<operation id="1066" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1405 %sum_526 = fadd i32 %sum_525, i32 %mul_1_21_s

]]></Node>
<StgValue><ssdm name="sum_526"/></StgValue>
</operation>

<operation id="1067" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1456 %sum_551 = fadd i32 %sum_550, i32 %mul_1_22_s

]]></Node>
<StgValue><ssdm name="sum_551"/></StgValue>
</operation>

<operation id="1068" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1505 %sum_575 = fadd i32 %mul_1_23, i32 0

]]></Node>
<StgValue><ssdm name="sum_575"/></StgValue>
</operation>

<operation id="1069" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1512 %mul_1_23_7 = fmul i32 %input_val_135, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_23_7"/></StgValue>
</operation>

<operation id="1070" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1556 %sum_600 = fadd i32 %mul_1_24, i32 0

]]></Node>
<StgValue><ssdm name="sum_600"/></StgValue>
</operation>

<operation id="1071" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1561 %mul_1_24_6 = fmul i32 %input_val_135, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_24_6"/></StgValue>
</operation>

<operation id="1072" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1563 %mul_1_24_7 = fmul i32 %input_val_140, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_24_7"/></StgValue>
</operation>

<operation id="1073" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1607 %sum_625 = fadd i32 %mul_1_25, i32 0

]]></Node>
<StgValue><ssdm name="sum_625"/></StgValue>
</operation>

<operation id="1074" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1610 %mul_1_25_5 = fmul i32 %input_val_135, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_25_5"/></StgValue>
</operation>

<operation id="1075" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1612 %mul_1_25_6 = fmul i32 %input_val_140, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_25_6"/></StgValue>
</operation>

<operation id="1076" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1614 %mul_1_25_7 = fmul i32 %input_val_145, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_25_7"/></StgValue>
</operation>

<operation id="1077" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1658 %sum_650 = fadd i32 %mul_1_26, i32 0

]]></Node>
<StgValue><ssdm name="sum_650"/></StgValue>
</operation>

<operation id="1078" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1659 %mul_1_26_s = fmul i32 %input_val_135, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_26_s"/></StgValue>
</operation>

<operation id="1079" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1661 %mul_1_26_5 = fmul i32 %input_val_140, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_26_5"/></StgValue>
</operation>

<operation id="1080" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1663 %mul_1_26_6 = fmul i32 %input_val_145, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_26_6"/></StgValue>
</operation>

<operation id="1081" st_id="40" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1708 %mul_1_27 = fmul i32 %input_val_135, i32 %weight_val_25_read

]]></Node>
<StgValue><ssdm name="mul_1_27"/></StgValue>
</operation>

<operation id="1082" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1710 %mul_1_27_s = fmul i32 %input_val_140, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_27_s"/></StgValue>
</operation>

<operation id="1083" st_id="40" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1712 %mul_1_27_5 = fmul i32 %input_val_145, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_27_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1084" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:72 %input_val_150 = bitcast i32 %INPUT_r_addr_read_30

]]></Node>
<StgValue><ssdm name="input_val_150"/></StgValue>
</operation>

<operation id="1085" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:73 %INPUT_r_addr_read_31 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_31"/></StgValue>
</operation>

<operation id="1086" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:748 %sum_204 = fadd i32 %sum_203, i32 %mul_1_8_7

]]></Node>
<StgValue><ssdm name="sum_204"/></StgValue>
</operation>

<operation id="1087" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:799 %sum_229 = fadd i32 %sum_228, i32 %mul_1_9_7

]]></Node>
<StgValue><ssdm name="sum_229"/></StgValue>
</operation>

<operation id="1088" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:850 %sum_254 = fadd i32 %sum_253, i32 %mul_1_10_7

]]></Node>
<StgValue><ssdm name="sum_254"/></StgValue>
</operation>

<operation id="1089" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:901 %sum_279 = fadd i32 %sum_278, i32 %mul_1_11_7

]]></Node>
<StgValue><ssdm name="sum_279"/></StgValue>
</operation>

<operation id="1090" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:950 %sum_303 = fadd i32 %sum_302, i32 %mul_1_12_6

]]></Node>
<StgValue><ssdm name="sum_303"/></StgValue>
</operation>

<operation id="1091" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1001 %sum_328 = fadd i32 %sum_327, i32 %mul_1_13_6

]]></Node>
<StgValue><ssdm name="sum_328"/></StgValue>
</operation>

<operation id="1092" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1052 %sum_353 = fadd i32 %sum_352, i32 %mul_1_14_6

]]></Node>
<StgValue><ssdm name="sum_353"/></StgValue>
</operation>

<operation id="1093" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1103 %sum_378 = fadd i32 %sum_377, i32 %mul_1_15_6

]]></Node>
<StgValue><ssdm name="sum_378"/></StgValue>
</operation>

<operation id="1094" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1152 %sum_402 = fadd i32 %sum_401, i32 %mul_1_16_5

]]></Node>
<StgValue><ssdm name="sum_402"/></StgValue>
</operation>

<operation id="1095" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1203 %sum_427 = fadd i32 %sum_426, i32 %mul_1_17_5

]]></Node>
<StgValue><ssdm name="sum_427"/></StgValue>
</operation>

<operation id="1096" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1254 %sum_452 = fadd i32 %sum_451, i32 %mul_1_18_5

]]></Node>
<StgValue><ssdm name="sum_452"/></StgValue>
</operation>

<operation id="1097" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1305 %sum_477 = fadd i32 %sum_476, i32 %mul_1_19_5

]]></Node>
<StgValue><ssdm name="sum_477"/></StgValue>
</operation>

<operation id="1098" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1354 %sum_501 = fadd i32 %sum_500, i32 %mul_1_20_s

]]></Node>
<StgValue><ssdm name="sum_501"/></StgValue>
</operation>

<operation id="1099" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1405 %sum_526 = fadd i32 %sum_525, i32 %mul_1_21_s

]]></Node>
<StgValue><ssdm name="sum_526"/></StgValue>
</operation>

<operation id="1100" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1456 %sum_551 = fadd i32 %sum_550, i32 %mul_1_22_s

]]></Node>
<StgValue><ssdm name="sum_551"/></StgValue>
</operation>

<operation id="1101" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1507 %sum_576 = fadd i32 %sum_575, i32 %mul_1_23_s

]]></Node>
<StgValue><ssdm name="sum_576"/></StgValue>
</operation>

<operation id="1102" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1556 %sum_600 = fadd i32 %mul_1_24, i32 0

]]></Node>
<StgValue><ssdm name="sum_600"/></StgValue>
</operation>

<operation id="1103" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1563 %mul_1_24_7 = fmul i32 %input_val_140, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_24_7"/></StgValue>
</operation>

<operation id="1104" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1607 %sum_625 = fadd i32 %mul_1_25, i32 0

]]></Node>
<StgValue><ssdm name="sum_625"/></StgValue>
</operation>

<operation id="1105" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1612 %mul_1_25_6 = fmul i32 %input_val_140, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_25_6"/></StgValue>
</operation>

<operation id="1106" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1614 %mul_1_25_7 = fmul i32 %input_val_145, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_25_7"/></StgValue>
</operation>

<operation id="1107" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1658 %sum_650 = fadd i32 %mul_1_26, i32 0

]]></Node>
<StgValue><ssdm name="sum_650"/></StgValue>
</operation>

<operation id="1108" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1661 %mul_1_26_5 = fmul i32 %input_val_140, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_26_5"/></StgValue>
</operation>

<operation id="1109" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1663 %mul_1_26_6 = fmul i32 %input_val_145, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_26_6"/></StgValue>
</operation>

<operation id="1110" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1665 %mul_1_26_7 = fmul i32 %input_val_150, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_26_7"/></StgValue>
</operation>

<operation id="1111" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1709 %sum_675 = fadd i32 %mul_1_27, i32 0

]]></Node>
<StgValue><ssdm name="sum_675"/></StgValue>
</operation>

<operation id="1112" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1710 %mul_1_27_s = fmul i32 %input_val_140, i32 %weight_val_26_read

]]></Node>
<StgValue><ssdm name="mul_1_27_s"/></StgValue>
</operation>

<operation id="1113" st_id="41" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1712 %mul_1_27_5 = fmul i32 %input_val_145, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_27_5"/></StgValue>
</operation>

<operation id="1114" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1714 %mul_1_27_6 = fmul i32 %input_val_150, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_27_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1115" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:74 %input_val_155 = bitcast i32 %INPUT_r_addr_read_31

]]></Node>
<StgValue><ssdm name="input_val_155"/></StgValue>
</operation>

<operation id="1116" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:75 %INPUT_r_addr_read_32 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_32"/></StgValue>
</operation>

<operation id="1117" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:799 %sum_229 = fadd i32 %sum_228, i32 %mul_1_9_7

]]></Node>
<StgValue><ssdm name="sum_229"/></StgValue>
</operation>

<operation id="1118" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:850 %sum_254 = fadd i32 %sum_253, i32 %mul_1_10_7

]]></Node>
<StgValue><ssdm name="sum_254"/></StgValue>
</operation>

<operation id="1119" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:901 %sum_279 = fadd i32 %sum_278, i32 %mul_1_11_7

]]></Node>
<StgValue><ssdm name="sum_279"/></StgValue>
</operation>

<operation id="1120" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:952 %sum_304 = fadd i32 %sum_303, i32 %mul_1_12_7

]]></Node>
<StgValue><ssdm name="sum_304"/></StgValue>
</operation>

<operation id="1121" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1001 %sum_328 = fadd i32 %sum_327, i32 %mul_1_13_6

]]></Node>
<StgValue><ssdm name="sum_328"/></StgValue>
</operation>

<operation id="1122" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1052 %sum_353 = fadd i32 %sum_352, i32 %mul_1_14_6

]]></Node>
<StgValue><ssdm name="sum_353"/></StgValue>
</operation>

<operation id="1123" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1103 %sum_378 = fadd i32 %sum_377, i32 %mul_1_15_6

]]></Node>
<StgValue><ssdm name="sum_378"/></StgValue>
</operation>

<operation id="1124" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1154 %sum_403 = fadd i32 %sum_402, i32 %mul_1_16_6

]]></Node>
<StgValue><ssdm name="sum_403"/></StgValue>
</operation>

<operation id="1125" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1203 %sum_427 = fadd i32 %sum_426, i32 %mul_1_17_5

]]></Node>
<StgValue><ssdm name="sum_427"/></StgValue>
</operation>

<operation id="1126" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1254 %sum_452 = fadd i32 %sum_451, i32 %mul_1_18_5

]]></Node>
<StgValue><ssdm name="sum_452"/></StgValue>
</operation>

<operation id="1127" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1305 %sum_477 = fadd i32 %sum_476, i32 %mul_1_19_5

]]></Node>
<StgValue><ssdm name="sum_477"/></StgValue>
</operation>

<operation id="1128" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1356 %sum_502 = fadd i32 %sum_501, i32 %mul_1_20_5

]]></Node>
<StgValue><ssdm name="sum_502"/></StgValue>
</operation>

<operation id="1129" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1405 %sum_526 = fadd i32 %sum_525, i32 %mul_1_21_s

]]></Node>
<StgValue><ssdm name="sum_526"/></StgValue>
</operation>

<operation id="1130" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1456 %sum_551 = fadd i32 %sum_550, i32 %mul_1_22_s

]]></Node>
<StgValue><ssdm name="sum_551"/></StgValue>
</operation>

<operation id="1131" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1507 %sum_576 = fadd i32 %sum_575, i32 %mul_1_23_s

]]></Node>
<StgValue><ssdm name="sum_576"/></StgValue>
</operation>

<operation id="1132" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1558 %sum_601 = fadd i32 %sum_600, i32 %mul_1_24_s

]]></Node>
<StgValue><ssdm name="sum_601"/></StgValue>
</operation>

<operation id="1133" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1607 %sum_625 = fadd i32 %mul_1_25, i32 0

]]></Node>
<StgValue><ssdm name="sum_625"/></StgValue>
</operation>

<operation id="1134" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1614 %mul_1_25_7 = fmul i32 %input_val_145, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_25_7"/></StgValue>
</operation>

<operation id="1135" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1658 %sum_650 = fadd i32 %mul_1_26, i32 0

]]></Node>
<StgValue><ssdm name="sum_650"/></StgValue>
</operation>

<operation id="1136" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1663 %mul_1_26_6 = fmul i32 %input_val_145, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_26_6"/></StgValue>
</operation>

<operation id="1137" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1665 %mul_1_26_7 = fmul i32 %input_val_150, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_26_7"/></StgValue>
</operation>

<operation id="1138" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1709 %sum_675 = fadd i32 %mul_1_27, i32 0

]]></Node>
<StgValue><ssdm name="sum_675"/></StgValue>
</operation>

<operation id="1139" st_id="42" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1712 %mul_1_27_5 = fmul i32 %input_val_145, i32 %weight_val_27_read

]]></Node>
<StgValue><ssdm name="mul_1_27_5"/></StgValue>
</operation>

<operation id="1140" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1714 %mul_1_27_6 = fmul i32 %input_val_150, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_27_6"/></StgValue>
</operation>

<operation id="1141" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1716 %mul_1_27_7 = fmul i32 %input_val_155, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_27_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1142" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:76 %input_val_5 = bitcast i32 %INPUT_r_addr_read_32

]]></Node>
<StgValue><ssdm name="input_val_5"/></StgValue>
</operation>

<operation id="1143" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:77 %INPUT_r_addr_read_33 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_33"/></StgValue>
</operation>

<operation id="1144" st_id="43" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:341 %mul_1_31 = fmul i32 %input_val_5, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_31"/></StgValue>
</operation>

<operation id="1145" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:850 %sum_254 = fadd i32 %sum_253, i32 %mul_1_10_7

]]></Node>
<StgValue><ssdm name="sum_254"/></StgValue>
</operation>

<operation id="1146" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:901 %sum_279 = fadd i32 %sum_278, i32 %mul_1_11_7

]]></Node>
<StgValue><ssdm name="sum_279"/></StgValue>
</operation>

<operation id="1147" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:952 %sum_304 = fadd i32 %sum_303, i32 %mul_1_12_7

]]></Node>
<StgValue><ssdm name="sum_304"/></StgValue>
</operation>

<operation id="1148" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1003 %sum_329 = fadd i32 %sum_328, i32 %mul_1_13_7

]]></Node>
<StgValue><ssdm name="sum_329"/></StgValue>
</operation>

<operation id="1149" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1052 %sum_353 = fadd i32 %sum_352, i32 %mul_1_14_6

]]></Node>
<StgValue><ssdm name="sum_353"/></StgValue>
</operation>

<operation id="1150" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1103 %sum_378 = fadd i32 %sum_377, i32 %mul_1_15_6

]]></Node>
<StgValue><ssdm name="sum_378"/></StgValue>
</operation>

<operation id="1151" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1154 %sum_403 = fadd i32 %sum_402, i32 %mul_1_16_6

]]></Node>
<StgValue><ssdm name="sum_403"/></StgValue>
</operation>

<operation id="1152" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1205 %sum_428 = fadd i32 %sum_427, i32 %mul_1_17_6

]]></Node>
<StgValue><ssdm name="sum_428"/></StgValue>
</operation>

<operation id="1153" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1254 %sum_452 = fadd i32 %sum_451, i32 %mul_1_18_5

]]></Node>
<StgValue><ssdm name="sum_452"/></StgValue>
</operation>

<operation id="1154" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1305 %sum_477 = fadd i32 %sum_476, i32 %mul_1_19_5

]]></Node>
<StgValue><ssdm name="sum_477"/></StgValue>
</operation>

<operation id="1155" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1356 %sum_502 = fadd i32 %sum_501, i32 %mul_1_20_5

]]></Node>
<StgValue><ssdm name="sum_502"/></StgValue>
</operation>

<operation id="1156" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1407 %sum_527 = fadd i32 %sum_526, i32 %mul_1_21_5

]]></Node>
<StgValue><ssdm name="sum_527"/></StgValue>
</operation>

<operation id="1157" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1456 %sum_551 = fadd i32 %sum_550, i32 %mul_1_22_s

]]></Node>
<StgValue><ssdm name="sum_551"/></StgValue>
</operation>

<operation id="1158" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1507 %sum_576 = fadd i32 %sum_575, i32 %mul_1_23_s

]]></Node>
<StgValue><ssdm name="sum_576"/></StgValue>
</operation>

<operation id="1159" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1558 %sum_601 = fadd i32 %sum_600, i32 %mul_1_24_s

]]></Node>
<StgValue><ssdm name="sum_601"/></StgValue>
</operation>

<operation id="1160" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1609 %sum_626 = fadd i32 %sum_625, i32 %mul_1_25_s

]]></Node>
<StgValue><ssdm name="sum_626"/></StgValue>
</operation>

<operation id="1161" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1658 %sum_650 = fadd i32 %mul_1_26, i32 0

]]></Node>
<StgValue><ssdm name="sum_650"/></StgValue>
</operation>

<operation id="1162" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1665 %mul_1_26_7 = fmul i32 %input_val_150, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_26_7"/></StgValue>
</operation>

<operation id="1163" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1709 %sum_675 = fadd i32 %mul_1_27, i32 0

]]></Node>
<StgValue><ssdm name="sum_675"/></StgValue>
</operation>

<operation id="1164" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1714 %mul_1_27_6 = fmul i32 %input_val_150, i32 %weight_val_28_read

]]></Node>
<StgValue><ssdm name="mul_1_27_6"/></StgValue>
</operation>

<operation id="1165" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1716 %mul_1_27_7 = fmul i32 %input_val_155, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_27_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1166" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:78 %input_val_6 = bitcast i32 %INPUT_r_addr_read_33

]]></Node>
<StgValue><ssdm name="input_val_6"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:79 %INPUT_r_addr_read_34 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_34"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:341 %mul_1_31 = fmul i32 %input_val_5, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_31"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:343 %mul_1_11198_1 = fmul i32 %input_val_6, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_1"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:392 %mul_1_1_1 = fmul i32 %input_val_6, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:901 %sum_279 = fadd i32 %sum_278, i32 %mul_1_11_7

]]></Node>
<StgValue><ssdm name="sum_279"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:952 %sum_304 = fadd i32 %sum_303, i32 %mul_1_12_7

]]></Node>
<StgValue><ssdm name="sum_304"/></StgValue>
</operation>

<operation id="1173" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1003 %sum_329 = fadd i32 %sum_328, i32 %mul_1_13_7

]]></Node>
<StgValue><ssdm name="sum_329"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1054 %sum_354 = fadd i32 %sum_353, i32 %mul_1_14_7

]]></Node>
<StgValue><ssdm name="sum_354"/></StgValue>
</operation>

<operation id="1175" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1103 %sum_378 = fadd i32 %sum_377, i32 %mul_1_15_6

]]></Node>
<StgValue><ssdm name="sum_378"/></StgValue>
</operation>

<operation id="1176" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1154 %sum_403 = fadd i32 %sum_402, i32 %mul_1_16_6

]]></Node>
<StgValue><ssdm name="sum_403"/></StgValue>
</operation>

<operation id="1177" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1205 %sum_428 = fadd i32 %sum_427, i32 %mul_1_17_6

]]></Node>
<StgValue><ssdm name="sum_428"/></StgValue>
</operation>

<operation id="1178" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1256 %sum_453 = fadd i32 %sum_452, i32 %mul_1_18_6

]]></Node>
<StgValue><ssdm name="sum_453"/></StgValue>
</operation>

<operation id="1179" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1305 %sum_477 = fadd i32 %sum_476, i32 %mul_1_19_5

]]></Node>
<StgValue><ssdm name="sum_477"/></StgValue>
</operation>

<operation id="1180" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1356 %sum_502 = fadd i32 %sum_501, i32 %mul_1_20_5

]]></Node>
<StgValue><ssdm name="sum_502"/></StgValue>
</operation>

<operation id="1181" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1407 %sum_527 = fadd i32 %sum_526, i32 %mul_1_21_5

]]></Node>
<StgValue><ssdm name="sum_527"/></StgValue>
</operation>

<operation id="1182" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1458 %sum_552 = fadd i32 %sum_551, i32 %mul_1_22_5

]]></Node>
<StgValue><ssdm name="sum_552"/></StgValue>
</operation>

<operation id="1183" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1507 %sum_576 = fadd i32 %sum_575, i32 %mul_1_23_s

]]></Node>
<StgValue><ssdm name="sum_576"/></StgValue>
</operation>

<operation id="1184" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1558 %sum_601 = fadd i32 %sum_600, i32 %mul_1_24_s

]]></Node>
<StgValue><ssdm name="sum_601"/></StgValue>
</operation>

<operation id="1185" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1609 %sum_626 = fadd i32 %sum_625, i32 %mul_1_25_s

]]></Node>
<StgValue><ssdm name="sum_626"/></StgValue>
</operation>

<operation id="1186" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1660 %sum_651 = fadd i32 %sum_650, i32 %mul_1_26_s

]]></Node>
<StgValue><ssdm name="sum_651"/></StgValue>
</operation>

<operation id="1187" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1709 %sum_675 = fadd i32 %mul_1_27, i32 0

]]></Node>
<StgValue><ssdm name="sum_675"/></StgValue>
</operation>

<operation id="1188" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1716 %mul_1_27_7 = fmul i32 %input_val_155, i32 %weight_val_29_read

]]></Node>
<StgValue><ssdm name="mul_1_27_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1189" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:80 %input_val_7 = bitcast i32 %INPUT_r_addr_read_34

]]></Node>
<StgValue><ssdm name="input_val_7"/></StgValue>
</operation>

<operation id="1190" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:81 %INPUT_r_addr_read_35 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_35"/></StgValue>
</operation>

<operation id="1191" st_id="45" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:341 %mul_1_31 = fmul i32 %input_val_5, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_31"/></StgValue>
</operation>

<operation id="1192" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:343 %mul_1_11198_1 = fmul i32 %input_val_6, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_1"/></StgValue>
</operation>

<operation id="1193" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:345 %mul_1_11198_2 = fmul i32 %input_val_7, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_2"/></StgValue>
</operation>

<operation id="1194" st_id="45" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:392 %mul_1_1_1 = fmul i32 %input_val_6, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1195" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:394 %mul_1_1_1_1 = fmul i32 %input_val_7, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_1"/></StgValue>
</operation>

<operation id="1196" st_id="45" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:443 %mul_1_2_1 = fmul i32 %input_val_7, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1197" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:952 %sum_304 = fadd i32 %sum_303, i32 %mul_1_12_7

]]></Node>
<StgValue><ssdm name="sum_304"/></StgValue>
</operation>

<operation id="1198" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1003 %sum_329 = fadd i32 %sum_328, i32 %mul_1_13_7

]]></Node>
<StgValue><ssdm name="sum_329"/></StgValue>
</operation>

<operation id="1199" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1054 %sum_354 = fadd i32 %sum_353, i32 %mul_1_14_7

]]></Node>
<StgValue><ssdm name="sum_354"/></StgValue>
</operation>

<operation id="1200" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1105 %sum_379 = fadd i32 %sum_378, i32 %mul_1_15_7

]]></Node>
<StgValue><ssdm name="sum_379"/></StgValue>
</operation>

<operation id="1201" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1154 %sum_403 = fadd i32 %sum_402, i32 %mul_1_16_6

]]></Node>
<StgValue><ssdm name="sum_403"/></StgValue>
</operation>

<operation id="1202" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1205 %sum_428 = fadd i32 %sum_427, i32 %mul_1_17_6

]]></Node>
<StgValue><ssdm name="sum_428"/></StgValue>
</operation>

<operation id="1203" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1256 %sum_453 = fadd i32 %sum_452, i32 %mul_1_18_6

]]></Node>
<StgValue><ssdm name="sum_453"/></StgValue>
</operation>

<operation id="1204" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1307 %sum_478 = fadd i32 %sum_477, i32 %mul_1_19_6

]]></Node>
<StgValue><ssdm name="sum_478"/></StgValue>
</operation>

<operation id="1205" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1356 %sum_502 = fadd i32 %sum_501, i32 %mul_1_20_5

]]></Node>
<StgValue><ssdm name="sum_502"/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1407 %sum_527 = fadd i32 %sum_526, i32 %mul_1_21_5

]]></Node>
<StgValue><ssdm name="sum_527"/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1458 %sum_552 = fadd i32 %sum_551, i32 %mul_1_22_5

]]></Node>
<StgValue><ssdm name="sum_552"/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1509 %sum_577 = fadd i32 %sum_576, i32 %mul_1_23_5

]]></Node>
<StgValue><ssdm name="sum_577"/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1558 %sum_601 = fadd i32 %sum_600, i32 %mul_1_24_s

]]></Node>
<StgValue><ssdm name="sum_601"/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1609 %sum_626 = fadd i32 %sum_625, i32 %mul_1_25_s

]]></Node>
<StgValue><ssdm name="sum_626"/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1660 %sum_651 = fadd i32 %sum_650, i32 %mul_1_26_s

]]></Node>
<StgValue><ssdm name="sum_651"/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1711 %sum_676 = fadd i32 %sum_675, i32 %mul_1_27_s

]]></Node>
<StgValue><ssdm name="sum_676"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1213" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:82 %input_val_8 = bitcast i32 %INPUT_r_addr_read_35

]]></Node>
<StgValue><ssdm name="input_val_8"/></StgValue>
</operation>

<operation id="1214" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:83 %INPUT_r_addr_read_36 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_36"/></StgValue>
</operation>

<operation id="1215" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:342 %sum_5 = fadd i32 %sum_4, i32 %mul_1_31

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1216" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:343 %mul_1_11198_1 = fmul i32 %input_val_6, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_1"/></StgValue>
</operation>

<operation id="1217" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:345 %mul_1_11198_2 = fmul i32 %input_val_7, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_2"/></StgValue>
</operation>

<operation id="1218" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:347 %mul_1_11198_3 = fmul i32 %input_val_8, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_3"/></StgValue>
</operation>

<operation id="1219" st_id="46" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:392 %mul_1_1_1 = fmul i32 %input_val_6, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="1220" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:394 %mul_1_1_1_1 = fmul i32 %input_val_7, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_1"/></StgValue>
</operation>

<operation id="1221" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:396 %mul_1_1_1_2 = fmul i32 %input_val_8, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_2"/></StgValue>
</operation>

<operation id="1222" st_id="46" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:443 %mul_1_2_1 = fmul i32 %input_val_7, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1223" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:445 %mul_1_2_1_1 = fmul i32 %input_val_8, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_1"/></StgValue>
</operation>

<operation id="1224" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:494 %mul_1_3_1 = fmul i32 %input_val_8, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1225" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1003 %sum_329 = fadd i32 %sum_328, i32 %mul_1_13_7

]]></Node>
<StgValue><ssdm name="sum_329"/></StgValue>
</operation>

<operation id="1226" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1054 %sum_354 = fadd i32 %sum_353, i32 %mul_1_14_7

]]></Node>
<StgValue><ssdm name="sum_354"/></StgValue>
</operation>

<operation id="1227" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1105 %sum_379 = fadd i32 %sum_378, i32 %mul_1_15_7

]]></Node>
<StgValue><ssdm name="sum_379"/></StgValue>
</operation>

<operation id="1228" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1156 %sum_404 = fadd i32 %sum_403, i32 %mul_1_16_7

]]></Node>
<StgValue><ssdm name="sum_404"/></StgValue>
</operation>

<operation id="1229" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1205 %sum_428 = fadd i32 %sum_427, i32 %mul_1_17_6

]]></Node>
<StgValue><ssdm name="sum_428"/></StgValue>
</operation>

<operation id="1230" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1256 %sum_453 = fadd i32 %sum_452, i32 %mul_1_18_6

]]></Node>
<StgValue><ssdm name="sum_453"/></StgValue>
</operation>

<operation id="1231" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1307 %sum_478 = fadd i32 %sum_477, i32 %mul_1_19_6

]]></Node>
<StgValue><ssdm name="sum_478"/></StgValue>
</operation>

<operation id="1232" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1358 %sum_503 = fadd i32 %sum_502, i32 %mul_1_20_6

]]></Node>
<StgValue><ssdm name="sum_503"/></StgValue>
</operation>

<operation id="1233" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1407 %sum_527 = fadd i32 %sum_526, i32 %mul_1_21_5

]]></Node>
<StgValue><ssdm name="sum_527"/></StgValue>
</operation>

<operation id="1234" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1458 %sum_552 = fadd i32 %sum_551, i32 %mul_1_22_5

]]></Node>
<StgValue><ssdm name="sum_552"/></StgValue>
</operation>

<operation id="1235" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1509 %sum_577 = fadd i32 %sum_576, i32 %mul_1_23_5

]]></Node>
<StgValue><ssdm name="sum_577"/></StgValue>
</operation>

<operation id="1236" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1560 %sum_602 = fadd i32 %sum_601, i32 %mul_1_24_5

]]></Node>
<StgValue><ssdm name="sum_602"/></StgValue>
</operation>

<operation id="1237" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1609 %sum_626 = fadd i32 %sum_625, i32 %mul_1_25_s

]]></Node>
<StgValue><ssdm name="sum_626"/></StgValue>
</operation>

<operation id="1238" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1660 %sum_651 = fadd i32 %sum_650, i32 %mul_1_26_s

]]></Node>
<StgValue><ssdm name="sum_651"/></StgValue>
</operation>

<operation id="1239" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1711 %sum_676 = fadd i32 %sum_675, i32 %mul_1_27_s

]]></Node>
<StgValue><ssdm name="sum_676"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1240" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:84 %input_val_9 = bitcast i32 %INPUT_r_addr_read_36

]]></Node>
<StgValue><ssdm name="input_val_9"/></StgValue>
</operation>

<operation id="1241" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:85 %INPUT_r_addr_read_37 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_37"/></StgValue>
</operation>

<operation id="1242" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:342 %sum_5 = fadd i32 %sum_4, i32 %mul_1_31

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1243" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:345 %mul_1_11198_2 = fmul i32 %input_val_7, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_2"/></StgValue>
</operation>

<operation id="1244" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:347 %mul_1_11198_3 = fmul i32 %input_val_8, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_3"/></StgValue>
</operation>

<operation id="1245" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:349 %mul_1_11198_4 = fmul i32 %input_val_9, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_4"/></StgValue>
</operation>

<operation id="1246" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:393 %sum_30 = fadd i32 %sum_29, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1247" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:394 %mul_1_1_1_1 = fmul i32 %input_val_7, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_1"/></StgValue>
</operation>

<operation id="1248" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:396 %mul_1_1_1_2 = fmul i32 %input_val_8, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_2"/></StgValue>
</operation>

<operation id="1249" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:398 %mul_1_1_1_3 = fmul i32 %input_val_9, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_3"/></StgValue>
</operation>

<operation id="1250" st_id="47" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:443 %mul_1_2_1 = fmul i32 %input_val_7, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="1251" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:445 %mul_1_2_1_1 = fmul i32 %input_val_8, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_1"/></StgValue>
</operation>

<operation id="1252" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:447 %mul_1_2_1_2 = fmul i32 %input_val_9, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_2"/></StgValue>
</operation>

<operation id="1253" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:494 %mul_1_3_1 = fmul i32 %input_val_8, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1254" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:496 %mul_1_3_1_1 = fmul i32 %input_val_9, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_1"/></StgValue>
</operation>

<operation id="1255" st_id="47" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:545 %mul_1_4_1 = fmul i32 %input_val_9, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="1256" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1054 %sum_354 = fadd i32 %sum_353, i32 %mul_1_14_7

]]></Node>
<StgValue><ssdm name="sum_354"/></StgValue>
</operation>

<operation id="1257" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1105 %sum_379 = fadd i32 %sum_378, i32 %mul_1_15_7

]]></Node>
<StgValue><ssdm name="sum_379"/></StgValue>
</operation>

<operation id="1258" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1156 %sum_404 = fadd i32 %sum_403, i32 %mul_1_16_7

]]></Node>
<StgValue><ssdm name="sum_404"/></StgValue>
</operation>

<operation id="1259" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1207 %sum_429 = fadd i32 %sum_428, i32 %mul_1_17_7

]]></Node>
<StgValue><ssdm name="sum_429"/></StgValue>
</operation>

<operation id="1260" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1256 %sum_453 = fadd i32 %sum_452, i32 %mul_1_18_6

]]></Node>
<StgValue><ssdm name="sum_453"/></StgValue>
</operation>

<operation id="1261" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1307 %sum_478 = fadd i32 %sum_477, i32 %mul_1_19_6

]]></Node>
<StgValue><ssdm name="sum_478"/></StgValue>
</operation>

<operation id="1262" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1358 %sum_503 = fadd i32 %sum_502, i32 %mul_1_20_6

]]></Node>
<StgValue><ssdm name="sum_503"/></StgValue>
</operation>

<operation id="1263" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1409 %sum_528 = fadd i32 %sum_527, i32 %mul_1_21_6

]]></Node>
<StgValue><ssdm name="sum_528"/></StgValue>
</operation>

<operation id="1264" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1458 %sum_552 = fadd i32 %sum_551, i32 %mul_1_22_5

]]></Node>
<StgValue><ssdm name="sum_552"/></StgValue>
</operation>

<operation id="1265" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1509 %sum_577 = fadd i32 %sum_576, i32 %mul_1_23_5

]]></Node>
<StgValue><ssdm name="sum_577"/></StgValue>
</operation>

<operation id="1266" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1560 %sum_602 = fadd i32 %sum_601, i32 %mul_1_24_5

]]></Node>
<StgValue><ssdm name="sum_602"/></StgValue>
</operation>

<operation id="1267" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1611 %sum_627 = fadd i32 %sum_626, i32 %mul_1_25_5

]]></Node>
<StgValue><ssdm name="sum_627"/></StgValue>
</operation>

<operation id="1268" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1660 %sum_651 = fadd i32 %sum_650, i32 %mul_1_26_s

]]></Node>
<StgValue><ssdm name="sum_651"/></StgValue>
</operation>

<operation id="1269" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1711 %sum_676 = fadd i32 %sum_675, i32 %mul_1_27_s

]]></Node>
<StgValue><ssdm name="sum_676"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1270" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:86 %input_val_26 = bitcast i32 %INPUT_r_addr_read_37

]]></Node>
<StgValue><ssdm name="input_val_26"/></StgValue>
</operation>

<operation id="1271" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:87 %INPUT_r_addr_read_38 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_38"/></StgValue>
</operation>

<operation id="1272" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:342 %sum_5 = fadd i32 %sum_4, i32 %mul_1_31

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1273" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:347 %mul_1_11198_3 = fmul i32 %input_val_8, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_3"/></StgValue>
</operation>

<operation id="1274" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:349 %mul_1_11198_4 = fmul i32 %input_val_9, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_4"/></StgValue>
</operation>

<operation id="1275" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:393 %sum_30 = fadd i32 %sum_29, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1276" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:396 %mul_1_1_1_2 = fmul i32 %input_val_8, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_2"/></StgValue>
</operation>

<operation id="1277" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:398 %mul_1_1_1_3 = fmul i32 %input_val_9, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_3"/></StgValue>
</operation>

<operation id="1278" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:400 %mul_1_1_1_4 = fmul i32 %input_val_26, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_4"/></StgValue>
</operation>

<operation id="1279" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:444 %sum_55 = fadd i32 %sum_54, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="1280" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:445 %mul_1_2_1_1 = fmul i32 %input_val_8, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_1"/></StgValue>
</operation>

<operation id="1281" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:447 %mul_1_2_1_2 = fmul i32 %input_val_9, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_2"/></StgValue>
</operation>

<operation id="1282" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:449 %mul_1_2_1_3 = fmul i32 %input_val_26, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_3"/></StgValue>
</operation>

<operation id="1283" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:494 %mul_1_3_1 = fmul i32 %input_val_8, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1"/></StgValue>
</operation>

<operation id="1284" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:496 %mul_1_3_1_1 = fmul i32 %input_val_9, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_1"/></StgValue>
</operation>

<operation id="1285" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:498 %mul_1_3_1_2 = fmul i32 %input_val_26, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_2"/></StgValue>
</operation>

<operation id="1286" st_id="48" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:545 %mul_1_4_1 = fmul i32 %input_val_9, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="1287" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:547 %mul_1_4_1_1 = fmul i32 %input_val_26, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_1"/></StgValue>
</operation>

<operation id="1288" st_id="48" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:596 %mul_1_5_1 = fmul i32 %input_val_26, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="1289" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1105 %sum_379 = fadd i32 %sum_378, i32 %mul_1_15_7

]]></Node>
<StgValue><ssdm name="sum_379"/></StgValue>
</operation>

<operation id="1290" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1156 %sum_404 = fadd i32 %sum_403, i32 %mul_1_16_7

]]></Node>
<StgValue><ssdm name="sum_404"/></StgValue>
</operation>

<operation id="1291" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1207 %sum_429 = fadd i32 %sum_428, i32 %mul_1_17_7

]]></Node>
<StgValue><ssdm name="sum_429"/></StgValue>
</operation>

<operation id="1292" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1258 %sum_454 = fadd i32 %sum_453, i32 %mul_1_18_7

]]></Node>
<StgValue><ssdm name="sum_454"/></StgValue>
</operation>

<operation id="1293" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1307 %sum_478 = fadd i32 %sum_477, i32 %mul_1_19_6

]]></Node>
<StgValue><ssdm name="sum_478"/></StgValue>
</operation>

<operation id="1294" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1358 %sum_503 = fadd i32 %sum_502, i32 %mul_1_20_6

]]></Node>
<StgValue><ssdm name="sum_503"/></StgValue>
</operation>

<operation id="1295" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1409 %sum_528 = fadd i32 %sum_527, i32 %mul_1_21_6

]]></Node>
<StgValue><ssdm name="sum_528"/></StgValue>
</operation>

<operation id="1296" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1460 %sum_553 = fadd i32 %sum_552, i32 %mul_1_22_6

]]></Node>
<StgValue><ssdm name="sum_553"/></StgValue>
</operation>

<operation id="1297" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1509 %sum_577 = fadd i32 %sum_576, i32 %mul_1_23_5

]]></Node>
<StgValue><ssdm name="sum_577"/></StgValue>
</operation>

<operation id="1298" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1560 %sum_602 = fadd i32 %sum_601, i32 %mul_1_24_5

]]></Node>
<StgValue><ssdm name="sum_602"/></StgValue>
</operation>

<operation id="1299" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1611 %sum_627 = fadd i32 %sum_626, i32 %mul_1_25_5

]]></Node>
<StgValue><ssdm name="sum_627"/></StgValue>
</operation>

<operation id="1300" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1662 %sum_652 = fadd i32 %sum_651, i32 %mul_1_26_5

]]></Node>
<StgValue><ssdm name="sum_652"/></StgValue>
</operation>

<operation id="1301" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1711 %sum_676 = fadd i32 %sum_675, i32 %mul_1_27_s

]]></Node>
<StgValue><ssdm name="sum_676"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1302" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:88 %input_val_31 = bitcast i32 %INPUT_r_addr_read_38

]]></Node>
<StgValue><ssdm name="input_val_31"/></StgValue>
</operation>

<operation id="1303" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:89 %INPUT_r_addr_read_39 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_39"/></StgValue>
</operation>

<operation id="1304" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:342 %sum_5 = fadd i32 %sum_4, i32 %mul_1_31

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="1305" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:349 %mul_1_11198_4 = fmul i32 %input_val_9, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11198_4"/></StgValue>
</operation>

<operation id="1306" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:393 %sum_30 = fadd i32 %sum_29, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1307" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:398 %mul_1_1_1_3 = fmul i32 %input_val_9, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_3"/></StgValue>
</operation>

<operation id="1308" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:400 %mul_1_1_1_4 = fmul i32 %input_val_26, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_4"/></StgValue>
</operation>

<operation id="1309" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:444 %sum_55 = fadd i32 %sum_54, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="1310" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:447 %mul_1_2_1_2 = fmul i32 %input_val_9, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_2"/></StgValue>
</operation>

<operation id="1311" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:449 %mul_1_2_1_3 = fmul i32 %input_val_26, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_3"/></StgValue>
</operation>

<operation id="1312" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:451 %mul_1_2_1_4 = fmul i32 %input_val_31, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_4"/></StgValue>
</operation>

<operation id="1313" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:495 %sum_80 = fadd i32 %sum_79, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_80"/></StgValue>
</operation>

<operation id="1314" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:496 %mul_1_3_1_1 = fmul i32 %input_val_9, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_1"/></StgValue>
</operation>

<operation id="1315" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:498 %mul_1_3_1_2 = fmul i32 %input_val_26, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_2"/></StgValue>
</operation>

<operation id="1316" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:500 %mul_1_3_1_3 = fmul i32 %input_val_31, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_3"/></StgValue>
</operation>

<operation id="1317" st_id="49" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:545 %mul_1_4_1 = fmul i32 %input_val_9, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1"/></StgValue>
</operation>

<operation id="1318" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:547 %mul_1_4_1_1 = fmul i32 %input_val_26, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_1"/></StgValue>
</operation>

<operation id="1319" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:549 %mul_1_4_1_2 = fmul i32 %input_val_31, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_2"/></StgValue>
</operation>

<operation id="1320" st_id="49" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:596 %mul_1_5_1 = fmul i32 %input_val_26, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="1321" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:598 %mul_1_5_1_1 = fmul i32 %input_val_31, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_1"/></StgValue>
</operation>

<operation id="1322" st_id="49" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:647 %mul_1_6_1 = fmul i32 %input_val_31, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="1323" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1156 %sum_404 = fadd i32 %sum_403, i32 %mul_1_16_7

]]></Node>
<StgValue><ssdm name="sum_404"/></StgValue>
</operation>

<operation id="1324" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1207 %sum_429 = fadd i32 %sum_428, i32 %mul_1_17_7

]]></Node>
<StgValue><ssdm name="sum_429"/></StgValue>
</operation>

<operation id="1325" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1258 %sum_454 = fadd i32 %sum_453, i32 %mul_1_18_7

]]></Node>
<StgValue><ssdm name="sum_454"/></StgValue>
</operation>

<operation id="1326" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1309 %sum_479 = fadd i32 %sum_478, i32 %mul_1_19_7

]]></Node>
<StgValue><ssdm name="sum_479"/></StgValue>
</operation>

<operation id="1327" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1358 %sum_503 = fadd i32 %sum_502, i32 %mul_1_20_6

]]></Node>
<StgValue><ssdm name="sum_503"/></StgValue>
</operation>

<operation id="1328" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1409 %sum_528 = fadd i32 %sum_527, i32 %mul_1_21_6

]]></Node>
<StgValue><ssdm name="sum_528"/></StgValue>
</operation>

<operation id="1329" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1460 %sum_553 = fadd i32 %sum_552, i32 %mul_1_22_6

]]></Node>
<StgValue><ssdm name="sum_553"/></StgValue>
</operation>

<operation id="1330" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1511 %sum_578 = fadd i32 %sum_577, i32 %mul_1_23_6

]]></Node>
<StgValue><ssdm name="sum_578"/></StgValue>
</operation>

<operation id="1331" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1560 %sum_602 = fadd i32 %sum_601, i32 %mul_1_24_5

]]></Node>
<StgValue><ssdm name="sum_602"/></StgValue>
</operation>

<operation id="1332" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1611 %sum_627 = fadd i32 %sum_626, i32 %mul_1_25_5

]]></Node>
<StgValue><ssdm name="sum_627"/></StgValue>
</operation>

<operation id="1333" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1662 %sum_652 = fadd i32 %sum_651, i32 %mul_1_26_5

]]></Node>
<StgValue><ssdm name="sum_652"/></StgValue>
</operation>

<operation id="1334" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1713 %sum_677 = fadd i32 %sum_676, i32 %mul_1_27_5

]]></Node>
<StgValue><ssdm name="sum_677"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1335" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:90 %input_val_36 = bitcast i32 %INPUT_r_addr_read_39

]]></Node>
<StgValue><ssdm name="input_val_36"/></StgValue>
</operation>

<operation id="1336" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:91 %INPUT_r_addr_read_40 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_40"/></StgValue>
</operation>

<operation id="1337" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:344 %sum_6 = fadd i32 %sum_5, i32 %mul_1_11198_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1338" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:393 %sum_30 = fadd i32 %sum_29, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>

<operation id="1339" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:400 %mul_1_1_1_4 = fmul i32 %input_val_26, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_1_1_4"/></StgValue>
</operation>

<operation id="1340" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:444 %sum_55 = fadd i32 %sum_54, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="1341" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:449 %mul_1_2_1_3 = fmul i32 %input_val_26, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_3"/></StgValue>
</operation>

<operation id="1342" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:451 %mul_1_2_1_4 = fmul i32 %input_val_31, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_4"/></StgValue>
</operation>

<operation id="1343" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:495 %sum_80 = fadd i32 %sum_79, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_80"/></StgValue>
</operation>

<operation id="1344" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:498 %mul_1_3_1_2 = fmul i32 %input_val_26, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_2"/></StgValue>
</operation>

<operation id="1345" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:500 %mul_1_3_1_3 = fmul i32 %input_val_31, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_3"/></StgValue>
</operation>

<operation id="1346" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:502 %mul_1_3_1_4 = fmul i32 %input_val_36, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_4"/></StgValue>
</operation>

<operation id="1347" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:546 %sum_105 = fadd i32 %sum_104, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="1348" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:547 %mul_1_4_1_1 = fmul i32 %input_val_26, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_1"/></StgValue>
</operation>

<operation id="1349" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:549 %mul_1_4_1_2 = fmul i32 %input_val_31, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_2"/></StgValue>
</operation>

<operation id="1350" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:551 %mul_1_4_1_3 = fmul i32 %input_val_36, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_3"/></StgValue>
</operation>

<operation id="1351" st_id="50" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:596 %mul_1_5_1 = fmul i32 %input_val_26, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1"/></StgValue>
</operation>

<operation id="1352" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:598 %mul_1_5_1_1 = fmul i32 %input_val_31, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_1"/></StgValue>
</operation>

<operation id="1353" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:600 %mul_1_5_1_2 = fmul i32 %input_val_36, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_2"/></StgValue>
</operation>

<operation id="1354" st_id="50" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:647 %mul_1_6_1 = fmul i32 %input_val_31, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="1355" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:649 %mul_1_6_1_1 = fmul i32 %input_val_36, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_1"/></StgValue>
</operation>

<operation id="1356" st_id="50" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:698 %mul_1_7_1 = fmul i32 %input_val_36, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="1357" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1207 %sum_429 = fadd i32 %sum_428, i32 %mul_1_17_7

]]></Node>
<StgValue><ssdm name="sum_429"/></StgValue>
</operation>

<operation id="1358" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1258 %sum_454 = fadd i32 %sum_453, i32 %mul_1_18_7

]]></Node>
<StgValue><ssdm name="sum_454"/></StgValue>
</operation>

<operation id="1359" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1309 %sum_479 = fadd i32 %sum_478, i32 %mul_1_19_7

]]></Node>
<StgValue><ssdm name="sum_479"/></StgValue>
</operation>

<operation id="1360" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1360 %sum_504 = fadd i32 %sum_503, i32 %mul_1_20_7

]]></Node>
<StgValue><ssdm name="sum_504"/></StgValue>
</operation>

<operation id="1361" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1409 %sum_528 = fadd i32 %sum_527, i32 %mul_1_21_6

]]></Node>
<StgValue><ssdm name="sum_528"/></StgValue>
</operation>

<operation id="1362" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1460 %sum_553 = fadd i32 %sum_552, i32 %mul_1_22_6

]]></Node>
<StgValue><ssdm name="sum_553"/></StgValue>
</operation>

<operation id="1363" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1511 %sum_578 = fadd i32 %sum_577, i32 %mul_1_23_6

]]></Node>
<StgValue><ssdm name="sum_578"/></StgValue>
</operation>

<operation id="1364" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1562 %sum_603 = fadd i32 %sum_602, i32 %mul_1_24_6

]]></Node>
<StgValue><ssdm name="sum_603"/></StgValue>
</operation>

<operation id="1365" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1611 %sum_627 = fadd i32 %sum_626, i32 %mul_1_25_5

]]></Node>
<StgValue><ssdm name="sum_627"/></StgValue>
</operation>

<operation id="1366" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1662 %sum_652 = fadd i32 %sum_651, i32 %mul_1_26_5

]]></Node>
<StgValue><ssdm name="sum_652"/></StgValue>
</operation>

<operation id="1367" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1713 %sum_677 = fadd i32 %sum_676, i32 %mul_1_27_5

]]></Node>
<StgValue><ssdm name="sum_677"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1368" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:92 %input_val_41 = bitcast i32 %INPUT_r_addr_read_40

]]></Node>
<StgValue><ssdm name="input_val_41"/></StgValue>
</operation>

<operation id="1369" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:93 %INPUT_r_addr_read_41 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_41"/></StgValue>
</operation>

<operation id="1370" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:344 %sum_6 = fadd i32 %sum_5, i32 %mul_1_11198_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1371" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:395 %sum_31 = fadd i32 %sum_30, i32 %mul_1_1_1_1

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="1372" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:444 %sum_55 = fadd i32 %sum_54, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="sum_55"/></StgValue>
</operation>

<operation id="1373" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:451 %mul_1_2_1_4 = fmul i32 %input_val_31, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_2_1_4"/></StgValue>
</operation>

<operation id="1374" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:495 %sum_80 = fadd i32 %sum_79, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_80"/></StgValue>
</operation>

<operation id="1375" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:500 %mul_1_3_1_3 = fmul i32 %input_val_31, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_3"/></StgValue>
</operation>

<operation id="1376" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:502 %mul_1_3_1_4 = fmul i32 %input_val_36, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_4"/></StgValue>
</operation>

<operation id="1377" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:546 %sum_105 = fadd i32 %sum_104, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="1378" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:549 %mul_1_4_1_2 = fmul i32 %input_val_31, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_2"/></StgValue>
</operation>

<operation id="1379" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:551 %mul_1_4_1_3 = fmul i32 %input_val_36, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_3"/></StgValue>
</operation>

<operation id="1380" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:553 %mul_1_4_1_4 = fmul i32 %input_val_41, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_4"/></StgValue>
</operation>

<operation id="1381" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:597 %sum_130 = fadd i32 %sum_129, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="sum_130"/></StgValue>
</operation>

<operation id="1382" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:598 %mul_1_5_1_1 = fmul i32 %input_val_31, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_1"/></StgValue>
</operation>

<operation id="1383" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:600 %mul_1_5_1_2 = fmul i32 %input_val_36, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_2"/></StgValue>
</operation>

<operation id="1384" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:602 %mul_1_5_1_3 = fmul i32 %input_val_41, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_3"/></StgValue>
</operation>

<operation id="1385" st_id="51" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:647 %mul_1_6_1 = fmul i32 %input_val_31, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1"/></StgValue>
</operation>

<operation id="1386" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:649 %mul_1_6_1_1 = fmul i32 %input_val_36, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_1"/></StgValue>
</operation>

<operation id="1387" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:651 %mul_1_6_1_2 = fmul i32 %input_val_41, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_2"/></StgValue>
</operation>

<operation id="1388" st_id="51" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:698 %mul_1_7_1 = fmul i32 %input_val_36, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="1389" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:700 %mul_1_7_1_1 = fmul i32 %input_val_41, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_1"/></StgValue>
</operation>

<operation id="1390" st_id="51" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:749 %mul_1_8_1 = fmul i32 %input_val_41, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="1391" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1258 %sum_454 = fadd i32 %sum_453, i32 %mul_1_18_7

]]></Node>
<StgValue><ssdm name="sum_454"/></StgValue>
</operation>

<operation id="1392" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1309 %sum_479 = fadd i32 %sum_478, i32 %mul_1_19_7

]]></Node>
<StgValue><ssdm name="sum_479"/></StgValue>
</operation>

<operation id="1393" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1360 %sum_504 = fadd i32 %sum_503, i32 %mul_1_20_7

]]></Node>
<StgValue><ssdm name="sum_504"/></StgValue>
</operation>

<operation id="1394" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1411 %sum_529 = fadd i32 %sum_528, i32 %mul_1_21_7

]]></Node>
<StgValue><ssdm name="sum_529"/></StgValue>
</operation>

<operation id="1395" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1460 %sum_553 = fadd i32 %sum_552, i32 %mul_1_22_6

]]></Node>
<StgValue><ssdm name="sum_553"/></StgValue>
</operation>

<operation id="1396" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1511 %sum_578 = fadd i32 %sum_577, i32 %mul_1_23_6

]]></Node>
<StgValue><ssdm name="sum_578"/></StgValue>
</operation>

<operation id="1397" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1562 %sum_603 = fadd i32 %sum_602, i32 %mul_1_24_6

]]></Node>
<StgValue><ssdm name="sum_603"/></StgValue>
</operation>

<operation id="1398" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1613 %sum_628 = fadd i32 %sum_627, i32 %mul_1_25_6

]]></Node>
<StgValue><ssdm name="sum_628"/></StgValue>
</operation>

<operation id="1399" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1662 %sum_652 = fadd i32 %sum_651, i32 %mul_1_26_5

]]></Node>
<StgValue><ssdm name="sum_652"/></StgValue>
</operation>

<operation id="1400" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1713 %sum_677 = fadd i32 %sum_676, i32 %mul_1_27_5

]]></Node>
<StgValue><ssdm name="sum_677"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1401" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:94 %input_val_46 = bitcast i32 %INPUT_r_addr_read_41

]]></Node>
<StgValue><ssdm name="input_val_46"/></StgValue>
</operation>

<operation id="1402" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:95 %INPUT_r_addr_read_42 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_42"/></StgValue>
</operation>

<operation id="1403" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:344 %sum_6 = fadd i32 %sum_5, i32 %mul_1_11198_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1404" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:395 %sum_31 = fadd i32 %sum_30, i32 %mul_1_1_1_1

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="1405" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:446 %sum_56 = fadd i32 %sum_55, i32 %mul_1_2_1_1

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="1406" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:495 %sum_80 = fadd i32 %sum_79, i32 %mul_1_3_1

]]></Node>
<StgValue><ssdm name="sum_80"/></StgValue>
</operation>

<operation id="1407" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:502 %mul_1_3_1_4 = fmul i32 %input_val_36, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_3_1_4"/></StgValue>
</operation>

<operation id="1408" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:546 %sum_105 = fadd i32 %sum_104, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="1409" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:551 %mul_1_4_1_3 = fmul i32 %input_val_36, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_3"/></StgValue>
</operation>

<operation id="1410" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:553 %mul_1_4_1_4 = fmul i32 %input_val_41, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_4"/></StgValue>
</operation>

<operation id="1411" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:597 %sum_130 = fadd i32 %sum_129, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="sum_130"/></StgValue>
</operation>

<operation id="1412" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:600 %mul_1_5_1_2 = fmul i32 %input_val_36, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_2"/></StgValue>
</operation>

<operation id="1413" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:602 %mul_1_5_1_3 = fmul i32 %input_val_41, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_3"/></StgValue>
</operation>

<operation id="1414" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:604 %mul_1_5_1_4 = fmul i32 %input_val_46, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_4"/></StgValue>
</operation>

<operation id="1415" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:648 %sum_155 = fadd i32 %sum_154, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="1416" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:649 %mul_1_6_1_1 = fmul i32 %input_val_36, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_1"/></StgValue>
</operation>

<operation id="1417" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:651 %mul_1_6_1_2 = fmul i32 %input_val_41, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_2"/></StgValue>
</operation>

<operation id="1418" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:653 %mul_1_6_1_3 = fmul i32 %input_val_46, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_3"/></StgValue>
</operation>

<operation id="1419" st_id="52" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:698 %mul_1_7_1 = fmul i32 %input_val_36, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1"/></StgValue>
</operation>

<operation id="1420" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:700 %mul_1_7_1_1 = fmul i32 %input_val_41, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_1"/></StgValue>
</operation>

<operation id="1421" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:702 %mul_1_7_1_2 = fmul i32 %input_val_46, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_2"/></StgValue>
</operation>

<operation id="1422" st_id="52" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:749 %mul_1_8_1 = fmul i32 %input_val_41, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="1423" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:751 %mul_1_8_1_1 = fmul i32 %input_val_46, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_1"/></StgValue>
</operation>

<operation id="1424" st_id="52" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:800 %mul_1_9_1 = fmul i32 %input_val_46, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1"/></StgValue>
</operation>

<operation id="1425" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1309 %sum_479 = fadd i32 %sum_478, i32 %mul_1_19_7

]]></Node>
<StgValue><ssdm name="sum_479"/></StgValue>
</operation>

<operation id="1426" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1360 %sum_504 = fadd i32 %sum_503, i32 %mul_1_20_7

]]></Node>
<StgValue><ssdm name="sum_504"/></StgValue>
</operation>

<operation id="1427" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1411 %sum_529 = fadd i32 %sum_528, i32 %mul_1_21_7

]]></Node>
<StgValue><ssdm name="sum_529"/></StgValue>
</operation>

<operation id="1428" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1462 %sum_554 = fadd i32 %sum_553, i32 %mul_1_22_7

]]></Node>
<StgValue><ssdm name="sum_554"/></StgValue>
</operation>

<operation id="1429" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1511 %sum_578 = fadd i32 %sum_577, i32 %mul_1_23_6

]]></Node>
<StgValue><ssdm name="sum_578"/></StgValue>
</operation>

<operation id="1430" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1562 %sum_603 = fadd i32 %sum_602, i32 %mul_1_24_6

]]></Node>
<StgValue><ssdm name="sum_603"/></StgValue>
</operation>

<operation id="1431" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1613 %sum_628 = fadd i32 %sum_627, i32 %mul_1_25_6

]]></Node>
<StgValue><ssdm name="sum_628"/></StgValue>
</operation>

<operation id="1432" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1664 %sum_653 = fadd i32 %sum_652, i32 %mul_1_26_6

]]></Node>
<StgValue><ssdm name="sum_653"/></StgValue>
</operation>

<operation id="1433" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1713 %sum_677 = fadd i32 %sum_676, i32 %mul_1_27_5

]]></Node>
<StgValue><ssdm name="sum_677"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1434" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:96 %input_val_51 = bitcast i32 %INPUT_r_addr_read_42

]]></Node>
<StgValue><ssdm name="input_val_51"/></StgValue>
</operation>

<operation id="1435" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:97 %INPUT_r_addr_read_43 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_43"/></StgValue>
</operation>

<operation id="1436" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:344 %sum_6 = fadd i32 %sum_5, i32 %mul_1_11198_1

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:395 %sum_31 = fadd i32 %sum_30, i32 %mul_1_1_1_1

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="1438" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:446 %sum_56 = fadd i32 %sum_55, i32 %mul_1_2_1_1

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="1439" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:497 %sum_81 = fadd i32 %sum_80, i32 %mul_1_3_1_1

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="1440" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:546 %sum_105 = fadd i32 %sum_104, i32 %mul_1_4_1

]]></Node>
<StgValue><ssdm name="sum_105"/></StgValue>
</operation>

<operation id="1441" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:553 %mul_1_4_1_4 = fmul i32 %input_val_41, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_4_1_4"/></StgValue>
</operation>

<operation id="1442" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:597 %sum_130 = fadd i32 %sum_129, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="sum_130"/></StgValue>
</operation>

<operation id="1443" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:602 %mul_1_5_1_3 = fmul i32 %input_val_41, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_3"/></StgValue>
</operation>

<operation id="1444" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:604 %mul_1_5_1_4 = fmul i32 %input_val_46, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_4"/></StgValue>
</operation>

<operation id="1445" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:648 %sum_155 = fadd i32 %sum_154, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="1446" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:651 %mul_1_6_1_2 = fmul i32 %input_val_41, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_2"/></StgValue>
</operation>

<operation id="1447" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:653 %mul_1_6_1_3 = fmul i32 %input_val_46, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_3"/></StgValue>
</operation>

<operation id="1448" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:655 %mul_1_6_1_4 = fmul i32 %input_val_51, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_4"/></StgValue>
</operation>

<operation id="1449" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:699 %sum_180 = fadd i32 %sum_179, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="1450" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:700 %mul_1_7_1_1 = fmul i32 %input_val_41, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_1"/></StgValue>
</operation>

<operation id="1451" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:702 %mul_1_7_1_2 = fmul i32 %input_val_46, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_2"/></StgValue>
</operation>

<operation id="1452" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:704 %mul_1_7_1_3 = fmul i32 %input_val_51, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_3"/></StgValue>
</operation>

<operation id="1453" st_id="53" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:749 %mul_1_8_1 = fmul i32 %input_val_41, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1"/></StgValue>
</operation>

<operation id="1454" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:751 %mul_1_8_1_1 = fmul i32 %input_val_46, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_1"/></StgValue>
</operation>

<operation id="1455" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:753 %mul_1_8_1_2 = fmul i32 %input_val_51, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_2"/></StgValue>
</operation>

<operation id="1456" st_id="53" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:800 %mul_1_9_1 = fmul i32 %input_val_46, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1"/></StgValue>
</operation>

<operation id="1457" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:802 %mul_1_9_1_1 = fmul i32 %input_val_51, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_1"/></StgValue>
</operation>

<operation id="1458" st_id="53" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:851 %mul_1_10_1 = fmul i32 %input_val_51, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1"/></StgValue>
</operation>

<operation id="1459" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1360 %sum_504 = fadd i32 %sum_503, i32 %mul_1_20_7

]]></Node>
<StgValue><ssdm name="sum_504"/></StgValue>
</operation>

<operation id="1460" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1411 %sum_529 = fadd i32 %sum_528, i32 %mul_1_21_7

]]></Node>
<StgValue><ssdm name="sum_529"/></StgValue>
</operation>

<operation id="1461" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1462 %sum_554 = fadd i32 %sum_553, i32 %mul_1_22_7

]]></Node>
<StgValue><ssdm name="sum_554"/></StgValue>
</operation>

<operation id="1462" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1513 %sum_579 = fadd i32 %sum_578, i32 %mul_1_23_7

]]></Node>
<StgValue><ssdm name="sum_579"/></StgValue>
</operation>

<operation id="1463" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1562 %sum_603 = fadd i32 %sum_602, i32 %mul_1_24_6

]]></Node>
<StgValue><ssdm name="sum_603"/></StgValue>
</operation>

<operation id="1464" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1613 %sum_628 = fadd i32 %sum_627, i32 %mul_1_25_6

]]></Node>
<StgValue><ssdm name="sum_628"/></StgValue>
</operation>

<operation id="1465" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1664 %sum_653 = fadd i32 %sum_652, i32 %mul_1_26_6

]]></Node>
<StgValue><ssdm name="sum_653"/></StgValue>
</operation>

<operation id="1466" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1715 %sum_678 = fadd i32 %sum_677, i32 %mul_1_27_6

]]></Node>
<StgValue><ssdm name="sum_678"/></StgValue>
</operation>

<operation id="5664" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0">
<![CDATA[
for.inc47.1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1467" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:98 %input_val_56 = bitcast i32 %INPUT_r_addr_read_43

]]></Node>
<StgValue><ssdm name="input_val_56"/></StgValue>
</operation>

<operation id="1468" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:99 %INPUT_r_addr_read_44 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_44"/></StgValue>
</operation>

<operation id="1469" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:346 %sum_7 = fadd i32 %sum_6, i32 %mul_1_11198_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1470" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:395 %sum_31 = fadd i32 %sum_30, i32 %mul_1_1_1_1

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>

<operation id="1471" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:446 %sum_56 = fadd i32 %sum_55, i32 %mul_1_2_1_1

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="1472" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:497 %sum_81 = fadd i32 %sum_80, i32 %mul_1_3_1_1

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="1473" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:548 %sum_106 = fadd i32 %sum_105, i32 %mul_1_4_1_1

]]></Node>
<StgValue><ssdm name="sum_106"/></StgValue>
</operation>

<operation id="1474" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:597 %sum_130 = fadd i32 %sum_129, i32 %mul_1_5_1

]]></Node>
<StgValue><ssdm name="sum_130"/></StgValue>
</operation>

<operation id="1475" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:604 %mul_1_5_1_4 = fmul i32 %input_val_46, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_5_1_4"/></StgValue>
</operation>

<operation id="1476" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:648 %sum_155 = fadd i32 %sum_154, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="1477" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:653 %mul_1_6_1_3 = fmul i32 %input_val_46, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_3"/></StgValue>
</operation>

<operation id="1478" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:655 %mul_1_6_1_4 = fmul i32 %input_val_51, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_4"/></StgValue>
</operation>

<operation id="1479" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:699 %sum_180 = fadd i32 %sum_179, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="1480" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:702 %mul_1_7_1_2 = fmul i32 %input_val_46, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_2"/></StgValue>
</operation>

<operation id="1481" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:704 %mul_1_7_1_3 = fmul i32 %input_val_51, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_3"/></StgValue>
</operation>

<operation id="1482" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:706 %mul_1_7_1_4 = fmul i32 %input_val_56, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_4"/></StgValue>
</operation>

<operation id="1483" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:750 %sum_205 = fadd i32 %sum_204, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="sum_205"/></StgValue>
</operation>

<operation id="1484" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:751 %mul_1_8_1_1 = fmul i32 %input_val_46, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_1"/></StgValue>
</operation>

<operation id="1485" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:753 %mul_1_8_1_2 = fmul i32 %input_val_51, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_2"/></StgValue>
</operation>

<operation id="1486" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:755 %mul_1_8_1_3 = fmul i32 %input_val_56, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_3"/></StgValue>
</operation>

<operation id="1487" st_id="54" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:800 %mul_1_9_1 = fmul i32 %input_val_46, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1"/></StgValue>
</operation>

<operation id="1488" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:802 %mul_1_9_1_1 = fmul i32 %input_val_51, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_1"/></StgValue>
</operation>

<operation id="1489" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:804 %mul_1_9_1_2 = fmul i32 %input_val_56, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_2"/></StgValue>
</operation>

<operation id="1490" st_id="54" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:851 %mul_1_10_1 = fmul i32 %input_val_51, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1"/></StgValue>
</operation>

<operation id="1491" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:853 %mul_1_10_1_1 = fmul i32 %input_val_56, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_1"/></StgValue>
</operation>

<operation id="1492" st_id="54" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:902 %mul_1_11_1 = fmul i32 %input_val_56, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1"/></StgValue>
</operation>

<operation id="1493" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1411 %sum_529 = fadd i32 %sum_528, i32 %mul_1_21_7

]]></Node>
<StgValue><ssdm name="sum_529"/></StgValue>
</operation>

<operation id="1494" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1462 %sum_554 = fadd i32 %sum_553, i32 %mul_1_22_7

]]></Node>
<StgValue><ssdm name="sum_554"/></StgValue>
</operation>

<operation id="1495" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1513 %sum_579 = fadd i32 %sum_578, i32 %mul_1_23_7

]]></Node>
<StgValue><ssdm name="sum_579"/></StgValue>
</operation>

<operation id="1496" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1564 %sum_604 = fadd i32 %sum_603, i32 %mul_1_24_7

]]></Node>
<StgValue><ssdm name="sum_604"/></StgValue>
</operation>

<operation id="1497" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1613 %sum_628 = fadd i32 %sum_627, i32 %mul_1_25_6

]]></Node>
<StgValue><ssdm name="sum_628"/></StgValue>
</operation>

<operation id="1498" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1664 %sum_653 = fadd i32 %sum_652, i32 %mul_1_26_6

]]></Node>
<StgValue><ssdm name="sum_653"/></StgValue>
</operation>

<operation id="1499" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1715 %sum_678 = fadd i32 %sum_677, i32 %mul_1_27_6

]]></Node>
<StgValue><ssdm name="sum_678"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1500" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:100 %input_val_61 = bitcast i32 %INPUT_r_addr_read_44

]]></Node>
<StgValue><ssdm name="input_val_61"/></StgValue>
</operation>

<operation id="1501" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:101 %INPUT_r_addr_read_45 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_45"/></StgValue>
</operation>

<operation id="1502" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:346 %sum_7 = fadd i32 %sum_6, i32 %mul_1_11198_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1503" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:397 %sum_32 = fadd i32 %sum_31, i32 %mul_1_1_1_2

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="1504" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:446 %sum_56 = fadd i32 %sum_55, i32 %mul_1_2_1_1

]]></Node>
<StgValue><ssdm name="sum_56"/></StgValue>
</operation>

<operation id="1505" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:497 %sum_81 = fadd i32 %sum_80, i32 %mul_1_3_1_1

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="1506" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:548 %sum_106 = fadd i32 %sum_105, i32 %mul_1_4_1_1

]]></Node>
<StgValue><ssdm name="sum_106"/></StgValue>
</operation>

<operation id="1507" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:599 %sum_131 = fadd i32 %sum_130, i32 %mul_1_5_1_1

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="1508" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:648 %sum_155 = fadd i32 %sum_154, i32 %mul_1_6_1

]]></Node>
<StgValue><ssdm name="sum_155"/></StgValue>
</operation>

<operation id="1509" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:655 %mul_1_6_1_4 = fmul i32 %input_val_51, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_6_1_4"/></StgValue>
</operation>

<operation id="1510" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:699 %sum_180 = fadd i32 %sum_179, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="1511" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:704 %mul_1_7_1_3 = fmul i32 %input_val_51, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_3"/></StgValue>
</operation>

<operation id="1512" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:706 %mul_1_7_1_4 = fmul i32 %input_val_56, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_4"/></StgValue>
</operation>

<operation id="1513" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:750 %sum_205 = fadd i32 %sum_204, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="sum_205"/></StgValue>
</operation>

<operation id="1514" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:753 %mul_1_8_1_2 = fmul i32 %input_val_51, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_2"/></StgValue>
</operation>

<operation id="1515" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:755 %mul_1_8_1_3 = fmul i32 %input_val_56, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_3"/></StgValue>
</operation>

<operation id="1516" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:757 %mul_1_8_1_4 = fmul i32 %input_val_61, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_4"/></StgValue>
</operation>

<operation id="1517" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:801 %sum_230 = fadd i32 %sum_229, i32 %mul_1_9_1

]]></Node>
<StgValue><ssdm name="sum_230"/></StgValue>
</operation>

<operation id="1518" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:802 %mul_1_9_1_1 = fmul i32 %input_val_51, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_1"/></StgValue>
</operation>

<operation id="1519" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:804 %mul_1_9_1_2 = fmul i32 %input_val_56, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_2"/></StgValue>
</operation>

<operation id="1520" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:806 %mul_1_9_1_3 = fmul i32 %input_val_61, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_3"/></StgValue>
</operation>

<operation id="1521" st_id="55" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:851 %mul_1_10_1 = fmul i32 %input_val_51, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1"/></StgValue>
</operation>

<operation id="1522" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:853 %mul_1_10_1_1 = fmul i32 %input_val_56, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_1"/></StgValue>
</operation>

<operation id="1523" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:855 %mul_1_10_1_2 = fmul i32 %input_val_61, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_2"/></StgValue>
</operation>

<operation id="1524" st_id="55" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:902 %mul_1_11_1 = fmul i32 %input_val_56, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1"/></StgValue>
</operation>

<operation id="1525" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:904 %mul_1_11_1_1 = fmul i32 %input_val_61, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_1"/></StgValue>
</operation>

<operation id="1526" st_id="55" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:953 %mul_1_12_1 = fmul i32 %input_val_61, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1"/></StgValue>
</operation>

<operation id="1527" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1462 %sum_554 = fadd i32 %sum_553, i32 %mul_1_22_7

]]></Node>
<StgValue><ssdm name="sum_554"/></StgValue>
</operation>

<operation id="1528" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1513 %sum_579 = fadd i32 %sum_578, i32 %mul_1_23_7

]]></Node>
<StgValue><ssdm name="sum_579"/></StgValue>
</operation>

<operation id="1529" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1564 %sum_604 = fadd i32 %sum_603, i32 %mul_1_24_7

]]></Node>
<StgValue><ssdm name="sum_604"/></StgValue>
</operation>

<operation id="1530" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1615 %sum_629 = fadd i32 %sum_628, i32 %mul_1_25_7

]]></Node>
<StgValue><ssdm name="sum_629"/></StgValue>
</operation>

<operation id="1531" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1664 %sum_653 = fadd i32 %sum_652, i32 %mul_1_26_6

]]></Node>
<StgValue><ssdm name="sum_653"/></StgValue>
</operation>

<operation id="1532" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1715 %sum_678 = fadd i32 %sum_677, i32 %mul_1_27_6

]]></Node>
<StgValue><ssdm name="sum_678"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1533" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:102 %input_val_66 = bitcast i32 %INPUT_r_addr_read_45

]]></Node>
<StgValue><ssdm name="input_val_66"/></StgValue>
</operation>

<operation id="1534" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:103 %INPUT_r_addr_read_46 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_46"/></StgValue>
</operation>

<operation id="1535" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:346 %sum_7 = fadd i32 %sum_6, i32 %mul_1_11198_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1536" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:397 %sum_32 = fadd i32 %sum_31, i32 %mul_1_1_1_2

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="1537" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:448 %sum_57 = fadd i32 %sum_56, i32 %mul_1_2_1_2

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="1538" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:497 %sum_81 = fadd i32 %sum_80, i32 %mul_1_3_1_1

]]></Node>
<StgValue><ssdm name="sum_81"/></StgValue>
</operation>

<operation id="1539" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:548 %sum_106 = fadd i32 %sum_105, i32 %mul_1_4_1_1

]]></Node>
<StgValue><ssdm name="sum_106"/></StgValue>
</operation>

<operation id="1540" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:599 %sum_131 = fadd i32 %sum_130, i32 %mul_1_5_1_1

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="1541" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:650 %sum_156 = fadd i32 %sum_155, i32 %mul_1_6_1_1

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="1542" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:699 %sum_180 = fadd i32 %sum_179, i32 %mul_1_7_1

]]></Node>
<StgValue><ssdm name="sum_180"/></StgValue>
</operation>

<operation id="1543" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:706 %mul_1_7_1_4 = fmul i32 %input_val_56, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_7_1_4"/></StgValue>
</operation>

<operation id="1544" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:750 %sum_205 = fadd i32 %sum_204, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="sum_205"/></StgValue>
</operation>

<operation id="1545" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:755 %mul_1_8_1_3 = fmul i32 %input_val_56, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_3"/></StgValue>
</operation>

<operation id="1546" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:757 %mul_1_8_1_4 = fmul i32 %input_val_61, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_4"/></StgValue>
</operation>

<operation id="1547" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:801 %sum_230 = fadd i32 %sum_229, i32 %mul_1_9_1

]]></Node>
<StgValue><ssdm name="sum_230"/></StgValue>
</operation>

<operation id="1548" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:804 %mul_1_9_1_2 = fmul i32 %input_val_56, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_2"/></StgValue>
</operation>

<operation id="1549" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:806 %mul_1_9_1_3 = fmul i32 %input_val_61, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_3"/></StgValue>
</operation>

<operation id="1550" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:808 %mul_1_9_1_4 = fmul i32 %input_val_66, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_4"/></StgValue>
</operation>

<operation id="1551" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:852 %sum_255 = fadd i32 %sum_254, i32 %mul_1_10_1

]]></Node>
<StgValue><ssdm name="sum_255"/></StgValue>
</operation>

<operation id="1552" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:853 %mul_1_10_1_1 = fmul i32 %input_val_56, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_1"/></StgValue>
</operation>

<operation id="1553" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:855 %mul_1_10_1_2 = fmul i32 %input_val_61, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_2"/></StgValue>
</operation>

<operation id="1554" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:857 %mul_1_10_1_3 = fmul i32 %input_val_66, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_3"/></StgValue>
</operation>

<operation id="1555" st_id="56" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:902 %mul_1_11_1 = fmul i32 %input_val_56, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1"/></StgValue>
</operation>

<operation id="1556" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:904 %mul_1_11_1_1 = fmul i32 %input_val_61, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_1"/></StgValue>
</operation>

<operation id="1557" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:906 %mul_1_11_1_2 = fmul i32 %input_val_66, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_2"/></StgValue>
</operation>

<operation id="1558" st_id="56" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:953 %mul_1_12_1 = fmul i32 %input_val_61, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1"/></StgValue>
</operation>

<operation id="1559" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:955 %mul_1_12_1_1 = fmul i32 %input_val_66, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_1"/></StgValue>
</operation>

<operation id="1560" st_id="56" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1004 %mul_1_13_1 = fmul i32 %input_val_66, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1"/></StgValue>
</operation>

<operation id="1561" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1513 %sum_579 = fadd i32 %sum_578, i32 %mul_1_23_7

]]></Node>
<StgValue><ssdm name="sum_579"/></StgValue>
</operation>

<operation id="1562" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1564 %sum_604 = fadd i32 %sum_603, i32 %mul_1_24_7

]]></Node>
<StgValue><ssdm name="sum_604"/></StgValue>
</operation>

<operation id="1563" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1615 %sum_629 = fadd i32 %sum_628, i32 %mul_1_25_7

]]></Node>
<StgValue><ssdm name="sum_629"/></StgValue>
</operation>

<operation id="1564" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1666 %sum_654 = fadd i32 %sum_653, i32 %mul_1_26_7

]]></Node>
<StgValue><ssdm name="sum_654"/></StgValue>
</operation>

<operation id="1565" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1715 %sum_678 = fadd i32 %sum_677, i32 %mul_1_27_6

]]></Node>
<StgValue><ssdm name="sum_678"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1566" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:104 %input_val_71 = bitcast i32 %INPUT_r_addr_read_46

]]></Node>
<StgValue><ssdm name="input_val_71"/></StgValue>
</operation>

<operation id="1567" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:105 %INPUT_r_addr_read_47 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_47"/></StgValue>
</operation>

<operation id="1568" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:346 %sum_7 = fadd i32 %sum_6, i32 %mul_1_11198_2

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="1569" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:397 %sum_32 = fadd i32 %sum_31, i32 %mul_1_1_1_2

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="1570" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:448 %sum_57 = fadd i32 %sum_56, i32 %mul_1_2_1_2

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="1571" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:499 %sum_82 = fadd i32 %sum_81, i32 %mul_1_3_1_2

]]></Node>
<StgValue><ssdm name="sum_82"/></StgValue>
</operation>

<operation id="1572" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:548 %sum_106 = fadd i32 %sum_105, i32 %mul_1_4_1_1

]]></Node>
<StgValue><ssdm name="sum_106"/></StgValue>
</operation>

<operation id="1573" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:599 %sum_131 = fadd i32 %sum_130, i32 %mul_1_5_1_1

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="1574" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:650 %sum_156 = fadd i32 %sum_155, i32 %mul_1_6_1_1

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="1575" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:701 %sum_181 = fadd i32 %sum_180, i32 %mul_1_7_1_1

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="1576" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:750 %sum_205 = fadd i32 %sum_204, i32 %mul_1_8_1

]]></Node>
<StgValue><ssdm name="sum_205"/></StgValue>
</operation>

<operation id="1577" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:757 %mul_1_8_1_4 = fmul i32 %input_val_61, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_8_1_4"/></StgValue>
</operation>

<operation id="1578" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:801 %sum_230 = fadd i32 %sum_229, i32 %mul_1_9_1

]]></Node>
<StgValue><ssdm name="sum_230"/></StgValue>
</operation>

<operation id="1579" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:806 %mul_1_9_1_3 = fmul i32 %input_val_61, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_3"/></StgValue>
</operation>

<operation id="1580" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:808 %mul_1_9_1_4 = fmul i32 %input_val_66, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_4"/></StgValue>
</operation>

<operation id="1581" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:852 %sum_255 = fadd i32 %sum_254, i32 %mul_1_10_1

]]></Node>
<StgValue><ssdm name="sum_255"/></StgValue>
</operation>

<operation id="1582" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:855 %mul_1_10_1_2 = fmul i32 %input_val_61, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_2"/></StgValue>
</operation>

<operation id="1583" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:857 %mul_1_10_1_3 = fmul i32 %input_val_66, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_3"/></StgValue>
</operation>

<operation id="1584" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:859 %mul_1_10_1_4 = fmul i32 %input_val_71, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_4"/></StgValue>
</operation>

<operation id="1585" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:903 %sum_280 = fadd i32 %sum_279, i32 %mul_1_11_1

]]></Node>
<StgValue><ssdm name="sum_280"/></StgValue>
</operation>

<operation id="1586" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:904 %mul_1_11_1_1 = fmul i32 %input_val_61, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_1"/></StgValue>
</operation>

<operation id="1587" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:906 %mul_1_11_1_2 = fmul i32 %input_val_66, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_2"/></StgValue>
</operation>

<operation id="1588" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:908 %mul_1_11_1_3 = fmul i32 %input_val_71, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_3"/></StgValue>
</operation>

<operation id="1589" st_id="57" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:953 %mul_1_12_1 = fmul i32 %input_val_61, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1"/></StgValue>
</operation>

<operation id="1590" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:955 %mul_1_12_1_1 = fmul i32 %input_val_66, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_1"/></StgValue>
</operation>

<operation id="1591" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:957 %mul_1_12_1_2 = fmul i32 %input_val_71, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_2"/></StgValue>
</operation>

<operation id="1592" st_id="57" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1004 %mul_1_13_1 = fmul i32 %input_val_66, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1"/></StgValue>
</operation>

<operation id="1593" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1006 %mul_1_13_1_1 = fmul i32 %input_val_71, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_1"/></StgValue>
</operation>

<operation id="1594" st_id="57" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1055 %mul_1_14_1 = fmul i32 %input_val_71, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1"/></StgValue>
</operation>

<operation id="1595" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1564 %sum_604 = fadd i32 %sum_603, i32 %mul_1_24_7

]]></Node>
<StgValue><ssdm name="sum_604"/></StgValue>
</operation>

<operation id="1596" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1615 %sum_629 = fadd i32 %sum_628, i32 %mul_1_25_7

]]></Node>
<StgValue><ssdm name="sum_629"/></StgValue>
</operation>

<operation id="1597" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1666 %sum_654 = fadd i32 %sum_653, i32 %mul_1_26_7

]]></Node>
<StgValue><ssdm name="sum_654"/></StgValue>
</operation>

<operation id="1598" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1717 %sum_679 = fadd i32 %sum_678, i32 %mul_1_27_7

]]></Node>
<StgValue><ssdm name="sum_679"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1599" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:106 %input_val_76 = bitcast i32 %INPUT_r_addr_read_47

]]></Node>
<StgValue><ssdm name="input_val_76"/></StgValue>
</operation>

<operation id="1600" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:107 %INPUT_r_addr_read_48 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_48"/></StgValue>
</operation>

<operation id="1601" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:348 %sum_8 = fadd i32 %sum_7, i32 %mul_1_11198_3

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1602" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:397 %sum_32 = fadd i32 %sum_31, i32 %mul_1_1_1_2

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>

<operation id="1603" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:448 %sum_57 = fadd i32 %sum_56, i32 %mul_1_2_1_2

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="1604" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:499 %sum_82 = fadd i32 %sum_81, i32 %mul_1_3_1_2

]]></Node>
<StgValue><ssdm name="sum_82"/></StgValue>
</operation>

<operation id="1605" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:550 %sum_107 = fadd i32 %sum_106, i32 %mul_1_4_1_2

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="1606" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:599 %sum_131 = fadd i32 %sum_130, i32 %mul_1_5_1_1

]]></Node>
<StgValue><ssdm name="sum_131"/></StgValue>
</operation>

<operation id="1607" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:650 %sum_156 = fadd i32 %sum_155, i32 %mul_1_6_1_1

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="1608" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:701 %sum_181 = fadd i32 %sum_180, i32 %mul_1_7_1_1

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="1609" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:752 %sum_206 = fadd i32 %sum_205, i32 %mul_1_8_1_1

]]></Node>
<StgValue><ssdm name="sum_206"/></StgValue>
</operation>

<operation id="1610" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:801 %sum_230 = fadd i32 %sum_229, i32 %mul_1_9_1

]]></Node>
<StgValue><ssdm name="sum_230"/></StgValue>
</operation>

<operation id="1611" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:808 %mul_1_9_1_4 = fmul i32 %input_val_66, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_9_1_4"/></StgValue>
</operation>

<operation id="1612" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:852 %sum_255 = fadd i32 %sum_254, i32 %mul_1_10_1

]]></Node>
<StgValue><ssdm name="sum_255"/></StgValue>
</operation>

<operation id="1613" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:857 %mul_1_10_1_3 = fmul i32 %input_val_66, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_3"/></StgValue>
</operation>

<operation id="1614" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:859 %mul_1_10_1_4 = fmul i32 %input_val_71, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_4"/></StgValue>
</operation>

<operation id="1615" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:903 %sum_280 = fadd i32 %sum_279, i32 %mul_1_11_1

]]></Node>
<StgValue><ssdm name="sum_280"/></StgValue>
</operation>

<operation id="1616" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:906 %mul_1_11_1_2 = fmul i32 %input_val_66, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_2"/></StgValue>
</operation>

<operation id="1617" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:908 %mul_1_11_1_3 = fmul i32 %input_val_71, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_3"/></StgValue>
</operation>

<operation id="1618" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:910 %mul_1_11_1_4 = fmul i32 %input_val_76, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_4"/></StgValue>
</operation>

<operation id="1619" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:954 %sum_305 = fadd i32 %sum_304, i32 %mul_1_12_1

]]></Node>
<StgValue><ssdm name="sum_305"/></StgValue>
</operation>

<operation id="1620" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:955 %mul_1_12_1_1 = fmul i32 %input_val_66, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_1"/></StgValue>
</operation>

<operation id="1621" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:957 %mul_1_12_1_2 = fmul i32 %input_val_71, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_2"/></StgValue>
</operation>

<operation id="1622" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:959 %mul_1_12_1_3 = fmul i32 %input_val_76, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_3"/></StgValue>
</operation>

<operation id="1623" st_id="58" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1004 %mul_1_13_1 = fmul i32 %input_val_66, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1"/></StgValue>
</operation>

<operation id="1624" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1006 %mul_1_13_1_1 = fmul i32 %input_val_71, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_1"/></StgValue>
</operation>

<operation id="1625" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1008 %mul_1_13_1_2 = fmul i32 %input_val_76, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_2"/></StgValue>
</operation>

<operation id="1626" st_id="58" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1055 %mul_1_14_1 = fmul i32 %input_val_71, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1"/></StgValue>
</operation>

<operation id="1627" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1057 %mul_1_14_1_1 = fmul i32 %input_val_76, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_1"/></StgValue>
</operation>

<operation id="1628" st_id="58" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1106 %mul_1_15_1 = fmul i32 %input_val_76, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1"/></StgValue>
</operation>

<operation id="1629" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1615 %sum_629 = fadd i32 %sum_628, i32 %mul_1_25_7

]]></Node>
<StgValue><ssdm name="sum_629"/></StgValue>
</operation>

<operation id="1630" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1666 %sum_654 = fadd i32 %sum_653, i32 %mul_1_26_7

]]></Node>
<StgValue><ssdm name="sum_654"/></StgValue>
</operation>

<operation id="1631" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1717 %sum_679 = fadd i32 %sum_678, i32 %mul_1_27_7

]]></Node>
<StgValue><ssdm name="sum_679"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1632" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:108 %input_val_81 = bitcast i32 %INPUT_r_addr_read_48

]]></Node>
<StgValue><ssdm name="input_val_81"/></StgValue>
</operation>

<operation id="1633" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:109 %INPUT_r_addr_read_49 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_49"/></StgValue>
</operation>

<operation id="1634" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:348 %sum_8 = fadd i32 %sum_7, i32 %mul_1_11198_3

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1635" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:399 %sum_33 = fadd i32 %sum_32, i32 %mul_1_1_1_3

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="1636" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:448 %sum_57 = fadd i32 %sum_56, i32 %mul_1_2_1_2

]]></Node>
<StgValue><ssdm name="sum_57"/></StgValue>
</operation>

<operation id="1637" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:499 %sum_82 = fadd i32 %sum_81, i32 %mul_1_3_1_2

]]></Node>
<StgValue><ssdm name="sum_82"/></StgValue>
</operation>

<operation id="1638" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:550 %sum_107 = fadd i32 %sum_106, i32 %mul_1_4_1_2

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="1639" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:601 %sum_132 = fadd i32 %sum_131, i32 %mul_1_5_1_2

]]></Node>
<StgValue><ssdm name="sum_132"/></StgValue>
</operation>

<operation id="1640" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:650 %sum_156 = fadd i32 %sum_155, i32 %mul_1_6_1_1

]]></Node>
<StgValue><ssdm name="sum_156"/></StgValue>
</operation>

<operation id="1641" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:701 %sum_181 = fadd i32 %sum_180, i32 %mul_1_7_1_1

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="1642" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:752 %sum_206 = fadd i32 %sum_205, i32 %mul_1_8_1_1

]]></Node>
<StgValue><ssdm name="sum_206"/></StgValue>
</operation>

<operation id="1643" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:803 %sum_231 = fadd i32 %sum_230, i32 %mul_1_9_1_1

]]></Node>
<StgValue><ssdm name="sum_231"/></StgValue>
</operation>

<operation id="1644" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:852 %sum_255 = fadd i32 %sum_254, i32 %mul_1_10_1

]]></Node>
<StgValue><ssdm name="sum_255"/></StgValue>
</operation>

<operation id="1645" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:859 %mul_1_10_1_4 = fmul i32 %input_val_71, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_10_1_4"/></StgValue>
</operation>

<operation id="1646" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:903 %sum_280 = fadd i32 %sum_279, i32 %mul_1_11_1

]]></Node>
<StgValue><ssdm name="sum_280"/></StgValue>
</operation>

<operation id="1647" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:908 %mul_1_11_1_3 = fmul i32 %input_val_71, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_3"/></StgValue>
</operation>

<operation id="1648" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:910 %mul_1_11_1_4 = fmul i32 %input_val_76, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_4"/></StgValue>
</operation>

<operation id="1649" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:954 %sum_305 = fadd i32 %sum_304, i32 %mul_1_12_1

]]></Node>
<StgValue><ssdm name="sum_305"/></StgValue>
</operation>

<operation id="1650" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:957 %mul_1_12_1_2 = fmul i32 %input_val_71, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_2"/></StgValue>
</operation>

<operation id="1651" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:959 %mul_1_12_1_3 = fmul i32 %input_val_76, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_3"/></StgValue>
</operation>

<operation id="1652" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:961 %mul_1_12_1_4 = fmul i32 %input_val_81, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_4"/></StgValue>
</operation>

<operation id="1653" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1005 %sum_330 = fadd i32 %sum_329, i32 %mul_1_13_1

]]></Node>
<StgValue><ssdm name="sum_330"/></StgValue>
</operation>

<operation id="1654" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1006 %mul_1_13_1_1 = fmul i32 %input_val_71, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_1"/></StgValue>
</operation>

<operation id="1655" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1008 %mul_1_13_1_2 = fmul i32 %input_val_76, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_2"/></StgValue>
</operation>

<operation id="1656" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1010 %mul_1_13_1_3 = fmul i32 %input_val_81, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_3"/></StgValue>
</operation>

<operation id="1657" st_id="59" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1055 %mul_1_14_1 = fmul i32 %input_val_71, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1"/></StgValue>
</operation>

<operation id="1658" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1057 %mul_1_14_1_1 = fmul i32 %input_val_76, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_1"/></StgValue>
</operation>

<operation id="1659" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1059 %mul_1_14_1_2 = fmul i32 %input_val_81, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_2"/></StgValue>
</operation>

<operation id="1660" st_id="59" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1106 %mul_1_15_1 = fmul i32 %input_val_76, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1"/></StgValue>
</operation>

<operation id="1661" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1108 %mul_1_15_1_1 = fmul i32 %input_val_81, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_1"/></StgValue>
</operation>

<operation id="1662" st_id="59" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1157 %mul_1_16_1 = fmul i32 %input_val_81, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1"/></StgValue>
</operation>

<operation id="1663" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1666 %sum_654 = fadd i32 %sum_653, i32 %mul_1_26_7

]]></Node>
<StgValue><ssdm name="sum_654"/></StgValue>
</operation>

<operation id="1664" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1717 %sum_679 = fadd i32 %sum_678, i32 %mul_1_27_7

]]></Node>
<StgValue><ssdm name="sum_679"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1665" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:110 %input_val_86 = bitcast i32 %INPUT_r_addr_read_49

]]></Node>
<StgValue><ssdm name="input_val_86"/></StgValue>
</operation>

<operation id="1666" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:111 %INPUT_r_addr_read_50 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_50"/></StgValue>
</operation>

<operation id="1667" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:348 %sum_8 = fadd i32 %sum_7, i32 %mul_1_11198_3

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1668" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:399 %sum_33 = fadd i32 %sum_32, i32 %mul_1_1_1_3

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="1669" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:450 %sum_58 = fadd i32 %sum_57, i32 %mul_1_2_1_3

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="1670" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:499 %sum_82 = fadd i32 %sum_81, i32 %mul_1_3_1_2

]]></Node>
<StgValue><ssdm name="sum_82"/></StgValue>
</operation>

<operation id="1671" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:550 %sum_107 = fadd i32 %sum_106, i32 %mul_1_4_1_2

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="1672" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:601 %sum_132 = fadd i32 %sum_131, i32 %mul_1_5_1_2

]]></Node>
<StgValue><ssdm name="sum_132"/></StgValue>
</operation>

<operation id="1673" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:652 %sum_157 = fadd i32 %sum_156, i32 %mul_1_6_1_2

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="1674" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:701 %sum_181 = fadd i32 %sum_180, i32 %mul_1_7_1_1

]]></Node>
<StgValue><ssdm name="sum_181"/></StgValue>
</operation>

<operation id="1675" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:752 %sum_206 = fadd i32 %sum_205, i32 %mul_1_8_1_1

]]></Node>
<StgValue><ssdm name="sum_206"/></StgValue>
</operation>

<operation id="1676" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:803 %sum_231 = fadd i32 %sum_230, i32 %mul_1_9_1_1

]]></Node>
<StgValue><ssdm name="sum_231"/></StgValue>
</operation>

<operation id="1677" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:854 %sum_256 = fadd i32 %sum_255, i32 %mul_1_10_1_1

]]></Node>
<StgValue><ssdm name="sum_256"/></StgValue>
</operation>

<operation id="1678" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:903 %sum_280 = fadd i32 %sum_279, i32 %mul_1_11_1

]]></Node>
<StgValue><ssdm name="sum_280"/></StgValue>
</operation>

<operation id="1679" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:910 %mul_1_11_1_4 = fmul i32 %input_val_76, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_11_1_4"/></StgValue>
</operation>

<operation id="1680" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:954 %sum_305 = fadd i32 %sum_304, i32 %mul_1_12_1

]]></Node>
<StgValue><ssdm name="sum_305"/></StgValue>
</operation>

<operation id="1681" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:959 %mul_1_12_1_3 = fmul i32 %input_val_76, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_3"/></StgValue>
</operation>

<operation id="1682" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:961 %mul_1_12_1_4 = fmul i32 %input_val_81, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_4"/></StgValue>
</operation>

<operation id="1683" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1005 %sum_330 = fadd i32 %sum_329, i32 %mul_1_13_1

]]></Node>
<StgValue><ssdm name="sum_330"/></StgValue>
</operation>

<operation id="1684" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1008 %mul_1_13_1_2 = fmul i32 %input_val_76, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_2"/></StgValue>
</operation>

<operation id="1685" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1010 %mul_1_13_1_3 = fmul i32 %input_val_81, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_3"/></StgValue>
</operation>

<operation id="1686" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1012 %mul_1_13_1_4 = fmul i32 %input_val_86, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_4"/></StgValue>
</operation>

<operation id="1687" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1056 %sum_355 = fadd i32 %sum_354, i32 %mul_1_14_1

]]></Node>
<StgValue><ssdm name="sum_355"/></StgValue>
</operation>

<operation id="1688" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1057 %mul_1_14_1_1 = fmul i32 %input_val_76, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_1"/></StgValue>
</operation>

<operation id="1689" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1059 %mul_1_14_1_2 = fmul i32 %input_val_81, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_2"/></StgValue>
</operation>

<operation id="1690" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1061 %mul_1_14_1_3 = fmul i32 %input_val_86, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_3"/></StgValue>
</operation>

<operation id="1691" st_id="60" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1106 %mul_1_15_1 = fmul i32 %input_val_76, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1"/></StgValue>
</operation>

<operation id="1692" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1108 %mul_1_15_1_1 = fmul i32 %input_val_81, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_1"/></StgValue>
</operation>

<operation id="1693" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1110 %mul_1_15_1_2 = fmul i32 %input_val_86, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_2"/></StgValue>
</operation>

<operation id="1694" st_id="60" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1157 %mul_1_16_1 = fmul i32 %input_val_81, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1"/></StgValue>
</operation>

<operation id="1695" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1159 %mul_1_16_1_1 = fmul i32 %input_val_86, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_1"/></StgValue>
</operation>

<operation id="1696" st_id="60" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1208 %mul_1_17_1 = fmul i32 %input_val_86, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1"/></StgValue>
</operation>

<operation id="1697" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1717 %sum_679 = fadd i32 %sum_678, i32 %mul_1_27_7

]]></Node>
<StgValue><ssdm name="sum_679"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1698" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:112 %input_val_91 = bitcast i32 %INPUT_r_addr_read_50

]]></Node>
<StgValue><ssdm name="input_val_91"/></StgValue>
</operation>

<operation id="1699" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:113 %INPUT_r_addr_read_51 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_51"/></StgValue>
</operation>

<operation id="1700" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:348 %sum_8 = fadd i32 %sum_7, i32 %mul_1_11198_3

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="1701" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:399 %sum_33 = fadd i32 %sum_32, i32 %mul_1_1_1_3

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="1702" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:450 %sum_58 = fadd i32 %sum_57, i32 %mul_1_2_1_3

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="1703" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:501 %sum_83 = fadd i32 %sum_82, i32 %mul_1_3_1_3

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="1704" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:550 %sum_107 = fadd i32 %sum_106, i32 %mul_1_4_1_2

]]></Node>
<StgValue><ssdm name="sum_107"/></StgValue>
</operation>

<operation id="1705" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:601 %sum_132 = fadd i32 %sum_131, i32 %mul_1_5_1_2

]]></Node>
<StgValue><ssdm name="sum_132"/></StgValue>
</operation>

<operation id="1706" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:652 %sum_157 = fadd i32 %sum_156, i32 %mul_1_6_1_2

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="1707" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:703 %sum_182 = fadd i32 %sum_181, i32 %mul_1_7_1_2

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="1708" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:752 %sum_206 = fadd i32 %sum_205, i32 %mul_1_8_1_1

]]></Node>
<StgValue><ssdm name="sum_206"/></StgValue>
</operation>

<operation id="1709" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:803 %sum_231 = fadd i32 %sum_230, i32 %mul_1_9_1_1

]]></Node>
<StgValue><ssdm name="sum_231"/></StgValue>
</operation>

<operation id="1710" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:854 %sum_256 = fadd i32 %sum_255, i32 %mul_1_10_1_1

]]></Node>
<StgValue><ssdm name="sum_256"/></StgValue>
</operation>

<operation id="1711" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:905 %sum_281 = fadd i32 %sum_280, i32 %mul_1_11_1_1

]]></Node>
<StgValue><ssdm name="sum_281"/></StgValue>
</operation>

<operation id="1712" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:954 %sum_305 = fadd i32 %sum_304, i32 %mul_1_12_1

]]></Node>
<StgValue><ssdm name="sum_305"/></StgValue>
</operation>

<operation id="1713" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:961 %mul_1_12_1_4 = fmul i32 %input_val_81, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_12_1_4"/></StgValue>
</operation>

<operation id="1714" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1005 %sum_330 = fadd i32 %sum_329, i32 %mul_1_13_1

]]></Node>
<StgValue><ssdm name="sum_330"/></StgValue>
</operation>

<operation id="1715" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1010 %mul_1_13_1_3 = fmul i32 %input_val_81, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_3"/></StgValue>
</operation>

<operation id="1716" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1012 %mul_1_13_1_4 = fmul i32 %input_val_86, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_4"/></StgValue>
</operation>

<operation id="1717" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1056 %sum_355 = fadd i32 %sum_354, i32 %mul_1_14_1

]]></Node>
<StgValue><ssdm name="sum_355"/></StgValue>
</operation>

<operation id="1718" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1059 %mul_1_14_1_2 = fmul i32 %input_val_81, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_2"/></StgValue>
</operation>

<operation id="1719" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1061 %mul_1_14_1_3 = fmul i32 %input_val_86, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_3"/></StgValue>
</operation>

<operation id="1720" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1063 %mul_1_14_1_4 = fmul i32 %input_val_91, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_4"/></StgValue>
</operation>

<operation id="1721" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1107 %sum_380 = fadd i32 %sum_379, i32 %mul_1_15_1

]]></Node>
<StgValue><ssdm name="sum_380"/></StgValue>
</operation>

<operation id="1722" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1108 %mul_1_15_1_1 = fmul i32 %input_val_81, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_1"/></StgValue>
</operation>

<operation id="1723" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1110 %mul_1_15_1_2 = fmul i32 %input_val_86, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_2"/></StgValue>
</operation>

<operation id="1724" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1112 %mul_1_15_1_3 = fmul i32 %input_val_91, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_3"/></StgValue>
</operation>

<operation id="1725" st_id="61" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1157 %mul_1_16_1 = fmul i32 %input_val_81, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1"/></StgValue>
</operation>

<operation id="1726" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1159 %mul_1_16_1_1 = fmul i32 %input_val_86, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_1"/></StgValue>
</operation>

<operation id="1727" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1161 %mul_1_16_1_2 = fmul i32 %input_val_91, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_2"/></StgValue>
</operation>

<operation id="1728" st_id="61" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1208 %mul_1_17_1 = fmul i32 %input_val_86, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1"/></StgValue>
</operation>

<operation id="1729" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1210 %mul_1_17_1_1 = fmul i32 %input_val_91, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_1"/></StgValue>
</operation>

<operation id="1730" st_id="61" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1259 %mul_1_18_1 = fmul i32 %input_val_91, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1731" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:114 %input_val_96 = bitcast i32 %INPUT_r_addr_read_51

]]></Node>
<StgValue><ssdm name="input_val_96"/></StgValue>
</operation>

<operation id="1732" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:115 %INPUT_r_addr_read_52 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_52"/></StgValue>
</operation>

<operation id="1733" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:350 %sum_9 = fadd i32 %sum_8, i32 %mul_1_11198_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1734" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:399 %sum_33 = fadd i32 %sum_32, i32 %mul_1_1_1_3

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>

<operation id="1735" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:450 %sum_58 = fadd i32 %sum_57, i32 %mul_1_2_1_3

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="1736" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:501 %sum_83 = fadd i32 %sum_82, i32 %mul_1_3_1_3

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="1737" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:552 %sum_108 = fadd i32 %sum_107, i32 %mul_1_4_1_3

]]></Node>
<StgValue><ssdm name="sum_108"/></StgValue>
</operation>

<operation id="1738" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:601 %sum_132 = fadd i32 %sum_131, i32 %mul_1_5_1_2

]]></Node>
<StgValue><ssdm name="sum_132"/></StgValue>
</operation>

<operation id="1739" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:652 %sum_157 = fadd i32 %sum_156, i32 %mul_1_6_1_2

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="1740" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:703 %sum_182 = fadd i32 %sum_181, i32 %mul_1_7_1_2

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="1741" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:754 %sum_207 = fadd i32 %sum_206, i32 %mul_1_8_1_2

]]></Node>
<StgValue><ssdm name="sum_207"/></StgValue>
</operation>

<operation id="1742" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:803 %sum_231 = fadd i32 %sum_230, i32 %mul_1_9_1_1

]]></Node>
<StgValue><ssdm name="sum_231"/></StgValue>
</operation>

<operation id="1743" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:854 %sum_256 = fadd i32 %sum_255, i32 %mul_1_10_1_1

]]></Node>
<StgValue><ssdm name="sum_256"/></StgValue>
</operation>

<operation id="1744" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:905 %sum_281 = fadd i32 %sum_280, i32 %mul_1_11_1_1

]]></Node>
<StgValue><ssdm name="sum_281"/></StgValue>
</operation>

<operation id="1745" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:956 %sum_306 = fadd i32 %sum_305, i32 %mul_1_12_1_1

]]></Node>
<StgValue><ssdm name="sum_306"/></StgValue>
</operation>

<operation id="1746" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1005 %sum_330 = fadd i32 %sum_329, i32 %mul_1_13_1

]]></Node>
<StgValue><ssdm name="sum_330"/></StgValue>
</operation>

<operation id="1747" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1012 %mul_1_13_1_4 = fmul i32 %input_val_86, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_13_1_4"/></StgValue>
</operation>

<operation id="1748" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1056 %sum_355 = fadd i32 %sum_354, i32 %mul_1_14_1

]]></Node>
<StgValue><ssdm name="sum_355"/></StgValue>
</operation>

<operation id="1749" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1061 %mul_1_14_1_3 = fmul i32 %input_val_86, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_3"/></StgValue>
</operation>

<operation id="1750" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1063 %mul_1_14_1_4 = fmul i32 %input_val_91, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_4"/></StgValue>
</operation>

<operation id="1751" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1107 %sum_380 = fadd i32 %sum_379, i32 %mul_1_15_1

]]></Node>
<StgValue><ssdm name="sum_380"/></StgValue>
</operation>

<operation id="1752" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1110 %mul_1_15_1_2 = fmul i32 %input_val_86, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_2"/></StgValue>
</operation>

<operation id="1753" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1112 %mul_1_15_1_3 = fmul i32 %input_val_91, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_3"/></StgValue>
</operation>

<operation id="1754" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1114 %mul_1_15_1_4 = fmul i32 %input_val_96, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_4"/></StgValue>
</operation>

<operation id="1755" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1158 %sum_405 = fadd i32 %sum_404, i32 %mul_1_16_1

]]></Node>
<StgValue><ssdm name="sum_405"/></StgValue>
</operation>

<operation id="1756" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1159 %mul_1_16_1_1 = fmul i32 %input_val_86, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_1"/></StgValue>
</operation>

<operation id="1757" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1161 %mul_1_16_1_2 = fmul i32 %input_val_91, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_2"/></StgValue>
</operation>

<operation id="1758" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1163 %mul_1_16_1_3 = fmul i32 %input_val_96, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_3"/></StgValue>
</operation>

<operation id="1759" st_id="62" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1208 %mul_1_17_1 = fmul i32 %input_val_86, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1"/></StgValue>
</operation>

<operation id="1760" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1210 %mul_1_17_1_1 = fmul i32 %input_val_91, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_1"/></StgValue>
</operation>

<operation id="1761" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1212 %mul_1_17_1_2 = fmul i32 %input_val_96, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_2"/></StgValue>
</operation>

<operation id="1762" st_id="62" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1259 %mul_1_18_1 = fmul i32 %input_val_91, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1"/></StgValue>
</operation>

<operation id="1763" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1261 %mul_1_18_1_1 = fmul i32 %input_val_96, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_1"/></StgValue>
</operation>

<operation id="1764" st_id="62" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1310 %mul_1_19_1 = fmul i32 %input_val_96, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="1765" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:116 %input_val_101 = bitcast i32 %INPUT_r_addr_read_52

]]></Node>
<StgValue><ssdm name="input_val_101"/></StgValue>
</operation>

<operation id="1766" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:117 %INPUT_r_addr_read_53 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_53"/></StgValue>
</operation>

<operation id="1767" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:350 %sum_9 = fadd i32 %sum_8, i32 %mul_1_11198_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1768" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:401 %sum_34 = fadd i32 %sum_33, i32 %mul_1_1_1_4

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="1769" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:450 %sum_58 = fadd i32 %sum_57, i32 %mul_1_2_1_3

]]></Node>
<StgValue><ssdm name="sum_58"/></StgValue>
</operation>

<operation id="1770" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:501 %sum_83 = fadd i32 %sum_82, i32 %mul_1_3_1_3

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="1771" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:552 %sum_108 = fadd i32 %sum_107, i32 %mul_1_4_1_3

]]></Node>
<StgValue><ssdm name="sum_108"/></StgValue>
</operation>

<operation id="1772" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:603 %sum_133 = fadd i32 %sum_132, i32 %mul_1_5_1_3

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="1773" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:652 %sum_157 = fadd i32 %sum_156, i32 %mul_1_6_1_2

]]></Node>
<StgValue><ssdm name="sum_157"/></StgValue>
</operation>

<operation id="1774" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:703 %sum_182 = fadd i32 %sum_181, i32 %mul_1_7_1_2

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="1775" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:754 %sum_207 = fadd i32 %sum_206, i32 %mul_1_8_1_2

]]></Node>
<StgValue><ssdm name="sum_207"/></StgValue>
</operation>

<operation id="1776" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:805 %sum_232 = fadd i32 %sum_231, i32 %mul_1_9_1_2

]]></Node>
<StgValue><ssdm name="sum_232"/></StgValue>
</operation>

<operation id="1777" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:854 %sum_256 = fadd i32 %sum_255, i32 %mul_1_10_1_1

]]></Node>
<StgValue><ssdm name="sum_256"/></StgValue>
</operation>

<operation id="1778" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:905 %sum_281 = fadd i32 %sum_280, i32 %mul_1_11_1_1

]]></Node>
<StgValue><ssdm name="sum_281"/></StgValue>
</operation>

<operation id="1779" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:956 %sum_306 = fadd i32 %sum_305, i32 %mul_1_12_1_1

]]></Node>
<StgValue><ssdm name="sum_306"/></StgValue>
</operation>

<operation id="1780" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1007 %sum_331 = fadd i32 %sum_330, i32 %mul_1_13_1_1

]]></Node>
<StgValue><ssdm name="sum_331"/></StgValue>
</operation>

<operation id="1781" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1056 %sum_355 = fadd i32 %sum_354, i32 %mul_1_14_1

]]></Node>
<StgValue><ssdm name="sum_355"/></StgValue>
</operation>

<operation id="1782" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1063 %mul_1_14_1_4 = fmul i32 %input_val_91, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_14_1_4"/></StgValue>
</operation>

<operation id="1783" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1107 %sum_380 = fadd i32 %sum_379, i32 %mul_1_15_1

]]></Node>
<StgValue><ssdm name="sum_380"/></StgValue>
</operation>

<operation id="1784" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1112 %mul_1_15_1_3 = fmul i32 %input_val_91, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_3"/></StgValue>
</operation>

<operation id="1785" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1114 %mul_1_15_1_4 = fmul i32 %input_val_96, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_4"/></StgValue>
</operation>

<operation id="1786" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1158 %sum_405 = fadd i32 %sum_404, i32 %mul_1_16_1

]]></Node>
<StgValue><ssdm name="sum_405"/></StgValue>
</operation>

<operation id="1787" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1161 %mul_1_16_1_2 = fmul i32 %input_val_91, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_2"/></StgValue>
</operation>

<operation id="1788" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1163 %mul_1_16_1_3 = fmul i32 %input_val_96, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_3"/></StgValue>
</operation>

<operation id="1789" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1165 %mul_1_16_1_4 = fmul i32 %input_val_101, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_4"/></StgValue>
</operation>

<operation id="1790" st_id="63" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1209 %sum_430 = fadd i32 %sum_429, i32 %mul_1_17_1

]]></Node>
<StgValue><ssdm name="sum_430"/></StgValue>
</operation>

<operation id="1791" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1210 %mul_1_17_1_1 = fmul i32 %input_val_91, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_1"/></StgValue>
</operation>

<operation id="1792" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1212 %mul_1_17_1_2 = fmul i32 %input_val_96, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_2"/></StgValue>
</operation>

<operation id="1793" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1214 %mul_1_17_1_3 = fmul i32 %input_val_101, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_3"/></StgValue>
</operation>

<operation id="1794" st_id="63" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1259 %mul_1_18_1 = fmul i32 %input_val_91, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1"/></StgValue>
</operation>

<operation id="1795" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1261 %mul_1_18_1_1 = fmul i32 %input_val_96, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_1"/></StgValue>
</operation>

<operation id="1796" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1263 %mul_1_18_1_2 = fmul i32 %input_val_101, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_2"/></StgValue>
</operation>

<operation id="1797" st_id="63" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1310 %mul_1_19_1 = fmul i32 %input_val_96, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1"/></StgValue>
</operation>

<operation id="1798" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1312 %mul_1_19_1_1 = fmul i32 %input_val_101, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_1"/></StgValue>
</operation>

<operation id="1799" st_id="63" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1361 %mul_1_20_1 = fmul i32 %input_val_101, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="1800" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:118 %input_val_106 = bitcast i32 %INPUT_r_addr_read_53

]]></Node>
<StgValue><ssdm name="input_val_106"/></StgValue>
</operation>

<operation id="1801" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:119 %INPUT_r_addr_read_54 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_54"/></StgValue>
</operation>

<operation id="1802" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:350 %sum_9 = fadd i32 %sum_8, i32 %mul_1_11198_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1803" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:401 %sum_34 = fadd i32 %sum_33, i32 %mul_1_1_1_4

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="1804" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:452 %sum_59 = fadd i32 %sum_58, i32 %mul_1_2_1_4

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="1805" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:501 %sum_83 = fadd i32 %sum_82, i32 %mul_1_3_1_3

]]></Node>
<StgValue><ssdm name="sum_83"/></StgValue>
</operation>

<operation id="1806" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:552 %sum_108 = fadd i32 %sum_107, i32 %mul_1_4_1_3

]]></Node>
<StgValue><ssdm name="sum_108"/></StgValue>
</operation>

<operation id="1807" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:603 %sum_133 = fadd i32 %sum_132, i32 %mul_1_5_1_3

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="1808" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:654 %sum_158 = fadd i32 %sum_157, i32 %mul_1_6_1_3

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="1809" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:703 %sum_182 = fadd i32 %sum_181, i32 %mul_1_7_1_2

]]></Node>
<StgValue><ssdm name="sum_182"/></StgValue>
</operation>

<operation id="1810" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:754 %sum_207 = fadd i32 %sum_206, i32 %mul_1_8_1_2

]]></Node>
<StgValue><ssdm name="sum_207"/></StgValue>
</operation>

<operation id="1811" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:805 %sum_232 = fadd i32 %sum_231, i32 %mul_1_9_1_2

]]></Node>
<StgValue><ssdm name="sum_232"/></StgValue>
</operation>

<operation id="1812" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:856 %sum_257 = fadd i32 %sum_256, i32 %mul_1_10_1_2

]]></Node>
<StgValue><ssdm name="sum_257"/></StgValue>
</operation>

<operation id="1813" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:905 %sum_281 = fadd i32 %sum_280, i32 %mul_1_11_1_1

]]></Node>
<StgValue><ssdm name="sum_281"/></StgValue>
</operation>

<operation id="1814" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:956 %sum_306 = fadd i32 %sum_305, i32 %mul_1_12_1_1

]]></Node>
<StgValue><ssdm name="sum_306"/></StgValue>
</operation>

<operation id="1815" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1007 %sum_331 = fadd i32 %sum_330, i32 %mul_1_13_1_1

]]></Node>
<StgValue><ssdm name="sum_331"/></StgValue>
</operation>

<operation id="1816" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1058 %sum_356 = fadd i32 %sum_355, i32 %mul_1_14_1_1

]]></Node>
<StgValue><ssdm name="sum_356"/></StgValue>
</operation>

<operation id="1817" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1107 %sum_380 = fadd i32 %sum_379, i32 %mul_1_15_1

]]></Node>
<StgValue><ssdm name="sum_380"/></StgValue>
</operation>

<operation id="1818" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1114 %mul_1_15_1_4 = fmul i32 %input_val_96, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_15_1_4"/></StgValue>
</operation>

<operation id="1819" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1158 %sum_405 = fadd i32 %sum_404, i32 %mul_1_16_1

]]></Node>
<StgValue><ssdm name="sum_405"/></StgValue>
</operation>

<operation id="1820" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1163 %mul_1_16_1_3 = fmul i32 %input_val_96, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_3"/></StgValue>
</operation>

<operation id="1821" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1165 %mul_1_16_1_4 = fmul i32 %input_val_101, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_4"/></StgValue>
</operation>

<operation id="1822" st_id="64" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1209 %sum_430 = fadd i32 %sum_429, i32 %mul_1_17_1

]]></Node>
<StgValue><ssdm name="sum_430"/></StgValue>
</operation>

<operation id="1823" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1212 %mul_1_17_1_2 = fmul i32 %input_val_96, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_2"/></StgValue>
</operation>

<operation id="1824" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1214 %mul_1_17_1_3 = fmul i32 %input_val_101, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_3"/></StgValue>
</operation>

<operation id="1825" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1216 %mul_1_17_1_4 = fmul i32 %input_val_106, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_4"/></StgValue>
</operation>

<operation id="1826" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1260 %sum_455 = fadd i32 %sum_454, i32 %mul_1_18_1

]]></Node>
<StgValue><ssdm name="sum_455"/></StgValue>
</operation>

<operation id="1827" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1261 %mul_1_18_1_1 = fmul i32 %input_val_96, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_1"/></StgValue>
</operation>

<operation id="1828" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1263 %mul_1_18_1_2 = fmul i32 %input_val_101, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_2"/></StgValue>
</operation>

<operation id="1829" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1265 %mul_1_18_1_3 = fmul i32 %input_val_106, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_3"/></StgValue>
</operation>

<operation id="1830" st_id="64" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1310 %mul_1_19_1 = fmul i32 %input_val_96, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1"/></StgValue>
</operation>

<operation id="1831" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1312 %mul_1_19_1_1 = fmul i32 %input_val_101, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_1"/></StgValue>
</operation>

<operation id="1832" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1314 %mul_1_19_1_2 = fmul i32 %input_val_106, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_2"/></StgValue>
</operation>

<operation id="1833" st_id="64" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1361 %mul_1_20_1 = fmul i32 %input_val_101, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1"/></StgValue>
</operation>

<operation id="1834" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1363 %mul_1_20_1_1 = fmul i32 %input_val_106, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_1"/></StgValue>
</operation>

<operation id="1835" st_id="64" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1412 %mul_1_21_1 = fmul i32 %input_val_106, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="1836" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:120 %input_val_111 = bitcast i32 %INPUT_r_addr_read_54

]]></Node>
<StgValue><ssdm name="input_val_111"/></StgValue>
</operation>

<operation id="1837" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:121 %INPUT_r_addr_read_55 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_55"/></StgValue>
</operation>

<operation id="1838" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:350 %sum_9 = fadd i32 %sum_8, i32 %mul_1_11198_4

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="1839" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:401 %sum_34 = fadd i32 %sum_33, i32 %mul_1_1_1_4

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="1840" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:452 %sum_59 = fadd i32 %sum_58, i32 %mul_1_2_1_4

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="1841" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:503 %sum_84 = fadd i32 %sum_83, i32 %mul_1_3_1_4

]]></Node>
<StgValue><ssdm name="sum_84"/></StgValue>
</operation>

<operation id="1842" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:552 %sum_108 = fadd i32 %sum_107, i32 %mul_1_4_1_3

]]></Node>
<StgValue><ssdm name="sum_108"/></StgValue>
</operation>

<operation id="1843" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:603 %sum_133 = fadd i32 %sum_132, i32 %mul_1_5_1_3

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="1844" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:654 %sum_158 = fadd i32 %sum_157, i32 %mul_1_6_1_3

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="1845" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:705 %sum_183 = fadd i32 %sum_182, i32 %mul_1_7_1_3

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="1846" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:754 %sum_207 = fadd i32 %sum_206, i32 %mul_1_8_1_2

]]></Node>
<StgValue><ssdm name="sum_207"/></StgValue>
</operation>

<operation id="1847" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:805 %sum_232 = fadd i32 %sum_231, i32 %mul_1_9_1_2

]]></Node>
<StgValue><ssdm name="sum_232"/></StgValue>
</operation>

<operation id="1848" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:856 %sum_257 = fadd i32 %sum_256, i32 %mul_1_10_1_2

]]></Node>
<StgValue><ssdm name="sum_257"/></StgValue>
</operation>

<operation id="1849" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:907 %sum_282 = fadd i32 %sum_281, i32 %mul_1_11_1_2

]]></Node>
<StgValue><ssdm name="sum_282"/></StgValue>
</operation>

<operation id="1850" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:956 %sum_306 = fadd i32 %sum_305, i32 %mul_1_12_1_1

]]></Node>
<StgValue><ssdm name="sum_306"/></StgValue>
</operation>

<operation id="1851" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1007 %sum_331 = fadd i32 %sum_330, i32 %mul_1_13_1_1

]]></Node>
<StgValue><ssdm name="sum_331"/></StgValue>
</operation>

<operation id="1852" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1058 %sum_356 = fadd i32 %sum_355, i32 %mul_1_14_1_1

]]></Node>
<StgValue><ssdm name="sum_356"/></StgValue>
</operation>

<operation id="1853" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1109 %sum_381 = fadd i32 %sum_380, i32 %mul_1_15_1_1

]]></Node>
<StgValue><ssdm name="sum_381"/></StgValue>
</operation>

<operation id="1854" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1158 %sum_405 = fadd i32 %sum_404, i32 %mul_1_16_1

]]></Node>
<StgValue><ssdm name="sum_405"/></StgValue>
</operation>

<operation id="1855" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1165 %mul_1_16_1_4 = fmul i32 %input_val_101, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_16_1_4"/></StgValue>
</operation>

<operation id="1856" st_id="65" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1209 %sum_430 = fadd i32 %sum_429, i32 %mul_1_17_1

]]></Node>
<StgValue><ssdm name="sum_430"/></StgValue>
</operation>

<operation id="1857" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1214 %mul_1_17_1_3 = fmul i32 %input_val_101, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_3"/></StgValue>
</operation>

<operation id="1858" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1216 %mul_1_17_1_4 = fmul i32 %input_val_106, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_4"/></StgValue>
</operation>

<operation id="1859" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1260 %sum_455 = fadd i32 %sum_454, i32 %mul_1_18_1

]]></Node>
<StgValue><ssdm name="sum_455"/></StgValue>
</operation>

<operation id="1860" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1263 %mul_1_18_1_2 = fmul i32 %input_val_101, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_2"/></StgValue>
</operation>

<operation id="1861" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1265 %mul_1_18_1_3 = fmul i32 %input_val_106, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_3"/></StgValue>
</operation>

<operation id="1862" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1267 %mul_1_18_1_4 = fmul i32 %input_val_111, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_4"/></StgValue>
</operation>

<operation id="1863" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1311 %sum_480 = fadd i32 %sum_479, i32 %mul_1_19_1

]]></Node>
<StgValue><ssdm name="sum_480"/></StgValue>
</operation>

<operation id="1864" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1312 %mul_1_19_1_1 = fmul i32 %input_val_101, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_1"/></StgValue>
</operation>

<operation id="1865" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1314 %mul_1_19_1_2 = fmul i32 %input_val_106, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_2"/></StgValue>
</operation>

<operation id="1866" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1316 %mul_1_19_1_3 = fmul i32 %input_val_111, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_3"/></StgValue>
</operation>

<operation id="1867" st_id="65" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1361 %mul_1_20_1 = fmul i32 %input_val_101, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1"/></StgValue>
</operation>

<operation id="1868" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1363 %mul_1_20_1_1 = fmul i32 %input_val_106, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_1"/></StgValue>
</operation>

<operation id="1869" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1365 %mul_1_20_1_2 = fmul i32 %input_val_111, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_2"/></StgValue>
</operation>

<operation id="1870" st_id="65" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1412 %mul_1_21_1 = fmul i32 %input_val_106, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1"/></StgValue>
</operation>

<operation id="1871" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1414 %mul_1_21_1_1 = fmul i32 %input_val_111, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_1"/></StgValue>
</operation>

<operation id="1872" st_id="65" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1463 %mul_1_22_1 = fmul i32 %input_val_111, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="1873" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:122 %input_val_116 = bitcast i32 %INPUT_r_addr_read_55

]]></Node>
<StgValue><ssdm name="input_val_116"/></StgValue>
</operation>

<operation id="1874" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:123 %INPUT_r_addr_read_56 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_56"/></StgValue>
</operation>

<operation id="1875" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:401 %sum_34 = fadd i32 %sum_33, i32 %mul_1_1_1_4

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>

<operation id="1876" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:452 %sum_59 = fadd i32 %sum_58, i32 %mul_1_2_1_4

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="1877" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:503 %sum_84 = fadd i32 %sum_83, i32 %mul_1_3_1_4

]]></Node>
<StgValue><ssdm name="sum_84"/></StgValue>
</operation>

<operation id="1878" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:554 %sum_109 = fadd i32 %sum_108, i32 %mul_1_4_1_4

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="1879" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:603 %sum_133 = fadd i32 %sum_132, i32 %mul_1_5_1_3

]]></Node>
<StgValue><ssdm name="sum_133"/></StgValue>
</operation>

<operation id="1880" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:654 %sum_158 = fadd i32 %sum_157, i32 %mul_1_6_1_3

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="1881" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:705 %sum_183 = fadd i32 %sum_182, i32 %mul_1_7_1_3

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="1882" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:756 %sum_208 = fadd i32 %sum_207, i32 %mul_1_8_1_3

]]></Node>
<StgValue><ssdm name="sum_208"/></StgValue>
</operation>

<operation id="1883" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:805 %sum_232 = fadd i32 %sum_231, i32 %mul_1_9_1_2

]]></Node>
<StgValue><ssdm name="sum_232"/></StgValue>
</operation>

<operation id="1884" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:856 %sum_257 = fadd i32 %sum_256, i32 %mul_1_10_1_2

]]></Node>
<StgValue><ssdm name="sum_257"/></StgValue>
</operation>

<operation id="1885" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:907 %sum_282 = fadd i32 %sum_281, i32 %mul_1_11_1_2

]]></Node>
<StgValue><ssdm name="sum_282"/></StgValue>
</operation>

<operation id="1886" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:958 %sum_307 = fadd i32 %sum_306, i32 %mul_1_12_1_2

]]></Node>
<StgValue><ssdm name="sum_307"/></StgValue>
</operation>

<operation id="1887" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1007 %sum_331 = fadd i32 %sum_330, i32 %mul_1_13_1_1

]]></Node>
<StgValue><ssdm name="sum_331"/></StgValue>
</operation>

<operation id="1888" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1058 %sum_356 = fadd i32 %sum_355, i32 %mul_1_14_1_1

]]></Node>
<StgValue><ssdm name="sum_356"/></StgValue>
</operation>

<operation id="1889" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1109 %sum_381 = fadd i32 %sum_380, i32 %mul_1_15_1_1

]]></Node>
<StgValue><ssdm name="sum_381"/></StgValue>
</operation>

<operation id="1890" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1160 %sum_406 = fadd i32 %sum_405, i32 %mul_1_16_1_1

]]></Node>
<StgValue><ssdm name="sum_406"/></StgValue>
</operation>

<operation id="1891" st_id="66" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1209 %sum_430 = fadd i32 %sum_429, i32 %mul_1_17_1

]]></Node>
<StgValue><ssdm name="sum_430"/></StgValue>
</operation>

<operation id="1892" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1216 %mul_1_17_1_4 = fmul i32 %input_val_106, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_17_1_4"/></StgValue>
</operation>

<operation id="1893" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1260 %sum_455 = fadd i32 %sum_454, i32 %mul_1_18_1

]]></Node>
<StgValue><ssdm name="sum_455"/></StgValue>
</operation>

<operation id="1894" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1265 %mul_1_18_1_3 = fmul i32 %input_val_106, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_3"/></StgValue>
</operation>

<operation id="1895" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1267 %mul_1_18_1_4 = fmul i32 %input_val_111, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_4"/></StgValue>
</operation>

<operation id="1896" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1311 %sum_480 = fadd i32 %sum_479, i32 %mul_1_19_1

]]></Node>
<StgValue><ssdm name="sum_480"/></StgValue>
</operation>

<operation id="1897" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1314 %mul_1_19_1_2 = fmul i32 %input_val_106, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_2"/></StgValue>
</operation>

<operation id="1898" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1316 %mul_1_19_1_3 = fmul i32 %input_val_111, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_3"/></StgValue>
</operation>

<operation id="1899" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1318 %mul_1_19_1_4 = fmul i32 %input_val_116, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_4"/></StgValue>
</operation>

<operation id="1900" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1362 %sum_505 = fadd i32 %sum_504, i32 %mul_1_20_1

]]></Node>
<StgValue><ssdm name="sum_505"/></StgValue>
</operation>

<operation id="1901" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1363 %mul_1_20_1_1 = fmul i32 %input_val_106, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_1"/></StgValue>
</operation>

<operation id="1902" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1365 %mul_1_20_1_2 = fmul i32 %input_val_111, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_2"/></StgValue>
</operation>

<operation id="1903" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1367 %mul_1_20_1_3 = fmul i32 %input_val_116, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_3"/></StgValue>
</operation>

<operation id="1904" st_id="66" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1412 %mul_1_21_1 = fmul i32 %input_val_106, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1"/></StgValue>
</operation>

<operation id="1905" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1414 %mul_1_21_1_1 = fmul i32 %input_val_111, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_1"/></StgValue>
</operation>

<operation id="1906" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1416 %mul_1_21_1_2 = fmul i32 %input_val_116, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_2"/></StgValue>
</operation>

<operation id="1907" st_id="66" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1463 %mul_1_22_1 = fmul i32 %input_val_111, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1"/></StgValue>
</operation>

<operation id="1908" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1465 %mul_1_22_1_1 = fmul i32 %input_val_116, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_1"/></StgValue>
</operation>

<operation id="1909" st_id="66" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1514 %mul_1_23_1 = fmul i32 %input_val_116, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="1910" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:124 %input_val_121 = bitcast i32 %INPUT_r_addr_read_56

]]></Node>
<StgValue><ssdm name="input_val_121"/></StgValue>
</operation>

<operation id="1911" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:125 %INPUT_r_addr_read_57 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_57"/></StgValue>
</operation>

<operation id="1912" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:452 %sum_59 = fadd i32 %sum_58, i32 %mul_1_2_1_4

]]></Node>
<StgValue><ssdm name="sum_59"/></StgValue>
</operation>

<operation id="1913" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:503 %sum_84 = fadd i32 %sum_83, i32 %mul_1_3_1_4

]]></Node>
<StgValue><ssdm name="sum_84"/></StgValue>
</operation>

<operation id="1914" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:554 %sum_109 = fadd i32 %sum_108, i32 %mul_1_4_1_4

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="1915" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:605 %sum_134 = fadd i32 %sum_133, i32 %mul_1_5_1_4

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>

<operation id="1916" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:654 %sum_158 = fadd i32 %sum_157, i32 %mul_1_6_1_3

]]></Node>
<StgValue><ssdm name="sum_158"/></StgValue>
</operation>

<operation id="1917" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:705 %sum_183 = fadd i32 %sum_182, i32 %mul_1_7_1_3

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="1918" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:756 %sum_208 = fadd i32 %sum_207, i32 %mul_1_8_1_3

]]></Node>
<StgValue><ssdm name="sum_208"/></StgValue>
</operation>

<operation id="1919" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:807 %sum_233 = fadd i32 %sum_232, i32 %mul_1_9_1_3

]]></Node>
<StgValue><ssdm name="sum_233"/></StgValue>
</operation>

<operation id="1920" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:856 %sum_257 = fadd i32 %sum_256, i32 %mul_1_10_1_2

]]></Node>
<StgValue><ssdm name="sum_257"/></StgValue>
</operation>

<operation id="1921" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:907 %sum_282 = fadd i32 %sum_281, i32 %mul_1_11_1_2

]]></Node>
<StgValue><ssdm name="sum_282"/></StgValue>
</operation>

<operation id="1922" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:958 %sum_307 = fadd i32 %sum_306, i32 %mul_1_12_1_2

]]></Node>
<StgValue><ssdm name="sum_307"/></StgValue>
</operation>

<operation id="1923" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1009 %sum_332 = fadd i32 %sum_331, i32 %mul_1_13_1_2

]]></Node>
<StgValue><ssdm name="sum_332"/></StgValue>
</operation>

<operation id="1924" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1058 %sum_356 = fadd i32 %sum_355, i32 %mul_1_14_1_1

]]></Node>
<StgValue><ssdm name="sum_356"/></StgValue>
</operation>

<operation id="1925" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1109 %sum_381 = fadd i32 %sum_380, i32 %mul_1_15_1_1

]]></Node>
<StgValue><ssdm name="sum_381"/></StgValue>
</operation>

<operation id="1926" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1160 %sum_406 = fadd i32 %sum_405, i32 %mul_1_16_1_1

]]></Node>
<StgValue><ssdm name="sum_406"/></StgValue>
</operation>

<operation id="1927" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1211 %sum_431 = fadd i32 %sum_430, i32 %mul_1_17_1_1

]]></Node>
<StgValue><ssdm name="sum_431"/></StgValue>
</operation>

<operation id="1928" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1260 %sum_455 = fadd i32 %sum_454, i32 %mul_1_18_1

]]></Node>
<StgValue><ssdm name="sum_455"/></StgValue>
</operation>

<operation id="1929" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1267 %mul_1_18_1_4 = fmul i32 %input_val_111, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_18_1_4"/></StgValue>
</operation>

<operation id="1930" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1311 %sum_480 = fadd i32 %sum_479, i32 %mul_1_19_1

]]></Node>
<StgValue><ssdm name="sum_480"/></StgValue>
</operation>

<operation id="1931" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1316 %mul_1_19_1_3 = fmul i32 %input_val_111, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_3"/></StgValue>
</operation>

<operation id="1932" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1318 %mul_1_19_1_4 = fmul i32 %input_val_116, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_4"/></StgValue>
</operation>

<operation id="1933" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1362 %sum_505 = fadd i32 %sum_504, i32 %mul_1_20_1

]]></Node>
<StgValue><ssdm name="sum_505"/></StgValue>
</operation>

<operation id="1934" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1365 %mul_1_20_1_2 = fmul i32 %input_val_111, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_2"/></StgValue>
</operation>

<operation id="1935" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1367 %mul_1_20_1_3 = fmul i32 %input_val_116, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_3"/></StgValue>
</operation>

<operation id="1936" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1369 %mul_1_20_1_4 = fmul i32 %input_val_121, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_4"/></StgValue>
</operation>

<operation id="1937" st_id="67" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1413 %sum_530 = fadd i32 %sum_529, i32 %mul_1_21_1

]]></Node>
<StgValue><ssdm name="sum_530"/></StgValue>
</operation>

<operation id="1938" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1414 %mul_1_21_1_1 = fmul i32 %input_val_111, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_1"/></StgValue>
</operation>

<operation id="1939" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1416 %mul_1_21_1_2 = fmul i32 %input_val_116, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_2"/></StgValue>
</operation>

<operation id="1940" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1418 %mul_1_21_1_3 = fmul i32 %input_val_121, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_3"/></StgValue>
</operation>

<operation id="1941" st_id="67" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1463 %mul_1_22_1 = fmul i32 %input_val_111, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1"/></StgValue>
</operation>

<operation id="1942" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1465 %mul_1_22_1_1 = fmul i32 %input_val_116, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_1"/></StgValue>
</operation>

<operation id="1943" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1467 %mul_1_22_1_2 = fmul i32 %input_val_121, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_2"/></StgValue>
</operation>

<operation id="1944" st_id="67" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1514 %mul_1_23_1 = fmul i32 %input_val_116, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1"/></StgValue>
</operation>

<operation id="1945" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1516 %mul_1_23_1_1 = fmul i32 %input_val_121, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_1"/></StgValue>
</operation>

<operation id="1946" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1565 %mul_1_24_1 = fmul i32 %input_val_121, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="1947" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:126 %input_val_126 = bitcast i32 %INPUT_r_addr_read_57

]]></Node>
<StgValue><ssdm name="input_val_126"/></StgValue>
</operation>

<operation id="1948" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:127 %INPUT_r_addr_read_58 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_58"/></StgValue>
</operation>

<operation id="1949" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:503 %sum_84 = fadd i32 %sum_83, i32 %mul_1_3_1_4

]]></Node>
<StgValue><ssdm name="sum_84"/></StgValue>
</operation>

<operation id="1950" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:554 %sum_109 = fadd i32 %sum_108, i32 %mul_1_4_1_4

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="1951" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:605 %sum_134 = fadd i32 %sum_133, i32 %mul_1_5_1_4

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>

<operation id="1952" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:656 %sum_159 = fadd i32 %sum_158, i32 %mul_1_6_1_4

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="1953" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:705 %sum_183 = fadd i32 %sum_182, i32 %mul_1_7_1_3

]]></Node>
<StgValue><ssdm name="sum_183"/></StgValue>
</operation>

<operation id="1954" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:756 %sum_208 = fadd i32 %sum_207, i32 %mul_1_8_1_3

]]></Node>
<StgValue><ssdm name="sum_208"/></StgValue>
</operation>

<operation id="1955" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:807 %sum_233 = fadd i32 %sum_232, i32 %mul_1_9_1_3

]]></Node>
<StgValue><ssdm name="sum_233"/></StgValue>
</operation>

<operation id="1956" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:858 %sum_258 = fadd i32 %sum_257, i32 %mul_1_10_1_3

]]></Node>
<StgValue><ssdm name="sum_258"/></StgValue>
</operation>

<operation id="1957" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:907 %sum_282 = fadd i32 %sum_281, i32 %mul_1_11_1_2

]]></Node>
<StgValue><ssdm name="sum_282"/></StgValue>
</operation>

<operation id="1958" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:958 %sum_307 = fadd i32 %sum_306, i32 %mul_1_12_1_2

]]></Node>
<StgValue><ssdm name="sum_307"/></StgValue>
</operation>

<operation id="1959" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1009 %sum_332 = fadd i32 %sum_331, i32 %mul_1_13_1_2

]]></Node>
<StgValue><ssdm name="sum_332"/></StgValue>
</operation>

<operation id="1960" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1060 %sum_357 = fadd i32 %sum_356, i32 %mul_1_14_1_2

]]></Node>
<StgValue><ssdm name="sum_357"/></StgValue>
</operation>

<operation id="1961" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1109 %sum_381 = fadd i32 %sum_380, i32 %mul_1_15_1_1

]]></Node>
<StgValue><ssdm name="sum_381"/></StgValue>
</operation>

<operation id="1962" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1160 %sum_406 = fadd i32 %sum_405, i32 %mul_1_16_1_1

]]></Node>
<StgValue><ssdm name="sum_406"/></StgValue>
</operation>

<operation id="1963" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1211 %sum_431 = fadd i32 %sum_430, i32 %mul_1_17_1_1

]]></Node>
<StgValue><ssdm name="sum_431"/></StgValue>
</operation>

<operation id="1964" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1262 %sum_456 = fadd i32 %sum_455, i32 %mul_1_18_1_1

]]></Node>
<StgValue><ssdm name="sum_456"/></StgValue>
</operation>

<operation id="1965" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1311 %sum_480 = fadd i32 %sum_479, i32 %mul_1_19_1

]]></Node>
<StgValue><ssdm name="sum_480"/></StgValue>
</operation>

<operation id="1966" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1318 %mul_1_19_1_4 = fmul i32 %input_val_116, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_19_1_4"/></StgValue>
</operation>

<operation id="1967" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1362 %sum_505 = fadd i32 %sum_504, i32 %mul_1_20_1

]]></Node>
<StgValue><ssdm name="sum_505"/></StgValue>
</operation>

<operation id="1968" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1367 %mul_1_20_1_3 = fmul i32 %input_val_116, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_3"/></StgValue>
</operation>

<operation id="1969" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1369 %mul_1_20_1_4 = fmul i32 %input_val_121, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_4"/></StgValue>
</operation>

<operation id="1970" st_id="68" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1413 %sum_530 = fadd i32 %sum_529, i32 %mul_1_21_1

]]></Node>
<StgValue><ssdm name="sum_530"/></StgValue>
</operation>

<operation id="1971" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1416 %mul_1_21_1_2 = fmul i32 %input_val_116, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_2"/></StgValue>
</operation>

<operation id="1972" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1418 %mul_1_21_1_3 = fmul i32 %input_val_121, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_3"/></StgValue>
</operation>

<operation id="1973" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1420 %mul_1_21_1_4 = fmul i32 %input_val_126, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_4"/></StgValue>
</operation>

<operation id="1974" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1464 %sum_555 = fadd i32 %sum_554, i32 %mul_1_22_1

]]></Node>
<StgValue><ssdm name="sum_555"/></StgValue>
</operation>

<operation id="1975" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1465 %mul_1_22_1_1 = fmul i32 %input_val_116, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_1"/></StgValue>
</operation>

<operation id="1976" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1467 %mul_1_22_1_2 = fmul i32 %input_val_121, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_2"/></StgValue>
</operation>

<operation id="1977" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1469 %mul_1_22_1_3 = fmul i32 %input_val_126, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_3"/></StgValue>
</operation>

<operation id="1978" st_id="68" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1514 %mul_1_23_1 = fmul i32 %input_val_116, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1"/></StgValue>
</operation>

<operation id="1979" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1516 %mul_1_23_1_1 = fmul i32 %input_val_121, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_1"/></StgValue>
</operation>

<operation id="1980" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1518 %mul_1_23_1_2 = fmul i32 %input_val_126, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_2"/></StgValue>
</operation>

<operation id="1981" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1565 %mul_1_24_1 = fmul i32 %input_val_121, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1"/></StgValue>
</operation>

<operation id="1982" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1567 %mul_1_24_1_1 = fmul i32 %input_val_126, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_1"/></StgValue>
</operation>

<operation id="1983" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1616 %mul_1_25_1 = fmul i32 %input_val_126, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="1984" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:128 %input_val_131 = bitcast i32 %INPUT_r_addr_read_58

]]></Node>
<StgValue><ssdm name="input_val_131"/></StgValue>
</operation>

<operation id="1985" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:129 %INPUT_r_addr_read_59 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_59"/></StgValue>
</operation>

<operation id="1986" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:554 %sum_109 = fadd i32 %sum_108, i32 %mul_1_4_1_4

]]></Node>
<StgValue><ssdm name="sum_109"/></StgValue>
</operation>

<operation id="1987" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:605 %sum_134 = fadd i32 %sum_133, i32 %mul_1_5_1_4

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>

<operation id="1988" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:656 %sum_159 = fadd i32 %sum_158, i32 %mul_1_6_1_4

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="1989" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:707 %sum_184 = fadd i32 %sum_183, i32 %mul_1_7_1_4

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="1990" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:756 %sum_208 = fadd i32 %sum_207, i32 %mul_1_8_1_3

]]></Node>
<StgValue><ssdm name="sum_208"/></StgValue>
</operation>

<operation id="1991" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:807 %sum_233 = fadd i32 %sum_232, i32 %mul_1_9_1_3

]]></Node>
<StgValue><ssdm name="sum_233"/></StgValue>
</operation>

<operation id="1992" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:858 %sum_258 = fadd i32 %sum_257, i32 %mul_1_10_1_3

]]></Node>
<StgValue><ssdm name="sum_258"/></StgValue>
</operation>

<operation id="1993" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:909 %sum_283 = fadd i32 %sum_282, i32 %mul_1_11_1_3

]]></Node>
<StgValue><ssdm name="sum_283"/></StgValue>
</operation>

<operation id="1994" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:958 %sum_307 = fadd i32 %sum_306, i32 %mul_1_12_1_2

]]></Node>
<StgValue><ssdm name="sum_307"/></StgValue>
</operation>

<operation id="1995" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1009 %sum_332 = fadd i32 %sum_331, i32 %mul_1_13_1_2

]]></Node>
<StgValue><ssdm name="sum_332"/></StgValue>
</operation>

<operation id="1996" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1060 %sum_357 = fadd i32 %sum_356, i32 %mul_1_14_1_2

]]></Node>
<StgValue><ssdm name="sum_357"/></StgValue>
</operation>

<operation id="1997" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1111 %sum_382 = fadd i32 %sum_381, i32 %mul_1_15_1_2

]]></Node>
<StgValue><ssdm name="sum_382"/></StgValue>
</operation>

<operation id="1998" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1160 %sum_406 = fadd i32 %sum_405, i32 %mul_1_16_1_1

]]></Node>
<StgValue><ssdm name="sum_406"/></StgValue>
</operation>

<operation id="1999" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1211 %sum_431 = fadd i32 %sum_430, i32 %mul_1_17_1_1

]]></Node>
<StgValue><ssdm name="sum_431"/></StgValue>
</operation>

<operation id="2000" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1262 %sum_456 = fadd i32 %sum_455, i32 %mul_1_18_1_1

]]></Node>
<StgValue><ssdm name="sum_456"/></StgValue>
</operation>

<operation id="2001" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1313 %sum_481 = fadd i32 %sum_480, i32 %mul_1_19_1_1

]]></Node>
<StgValue><ssdm name="sum_481"/></StgValue>
</operation>

<operation id="2002" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1362 %sum_505 = fadd i32 %sum_504, i32 %mul_1_20_1

]]></Node>
<StgValue><ssdm name="sum_505"/></StgValue>
</operation>

<operation id="2003" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1369 %mul_1_20_1_4 = fmul i32 %input_val_121, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_20_1_4"/></StgValue>
</operation>

<operation id="2004" st_id="69" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1413 %sum_530 = fadd i32 %sum_529, i32 %mul_1_21_1

]]></Node>
<StgValue><ssdm name="sum_530"/></StgValue>
</operation>

<operation id="2005" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1418 %mul_1_21_1_3 = fmul i32 %input_val_121, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_3"/></StgValue>
</operation>

<operation id="2006" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1420 %mul_1_21_1_4 = fmul i32 %input_val_126, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_4"/></StgValue>
</operation>

<operation id="2007" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1464 %sum_555 = fadd i32 %sum_554, i32 %mul_1_22_1

]]></Node>
<StgValue><ssdm name="sum_555"/></StgValue>
</operation>

<operation id="2008" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1467 %mul_1_22_1_2 = fmul i32 %input_val_121, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_2"/></StgValue>
</operation>

<operation id="2009" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1469 %mul_1_22_1_3 = fmul i32 %input_val_126, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_3"/></StgValue>
</operation>

<operation id="2010" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1471 %mul_1_22_1_4 = fmul i32 %input_val_131, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_4"/></StgValue>
</operation>

<operation id="2011" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1515 %sum_580 = fadd i32 %sum_579, i32 %mul_1_23_1

]]></Node>
<StgValue><ssdm name="sum_580"/></StgValue>
</operation>

<operation id="2012" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1516 %mul_1_23_1_1 = fmul i32 %input_val_121, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_1"/></StgValue>
</operation>

<operation id="2013" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1518 %mul_1_23_1_2 = fmul i32 %input_val_126, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_2"/></StgValue>
</operation>

<operation id="2014" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1520 %mul_1_23_1_3 = fmul i32 %input_val_131, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_3"/></StgValue>
</operation>

<operation id="2015" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1565 %mul_1_24_1 = fmul i32 %input_val_121, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1"/></StgValue>
</operation>

<operation id="2016" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1567 %mul_1_24_1_1 = fmul i32 %input_val_126, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_1"/></StgValue>
</operation>

<operation id="2017" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1569 %mul_1_24_1_2 = fmul i32 %input_val_131, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_2"/></StgValue>
</operation>

<operation id="2018" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1616 %mul_1_25_1 = fmul i32 %input_val_126, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1"/></StgValue>
</operation>

<operation id="2019" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1618 %mul_1_25_1_1 = fmul i32 %input_val_131, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_1"/></StgValue>
</operation>

<operation id="2020" st_id="69" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1667 %mul_1_26_1 = fmul i32 %input_val_131, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2021" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:130 %input_val_136 = bitcast i32 %INPUT_r_addr_read_59

]]></Node>
<StgValue><ssdm name="input_val_136"/></StgValue>
</operation>

<operation id="2022" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:131 %INPUT_r_addr_read_60 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_60"/></StgValue>
</operation>

<operation id="2023" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:605 %sum_134 = fadd i32 %sum_133, i32 %mul_1_5_1_4

]]></Node>
<StgValue><ssdm name="sum_134"/></StgValue>
</operation>

<operation id="2024" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:656 %sum_159 = fadd i32 %sum_158, i32 %mul_1_6_1_4

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="2025" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:707 %sum_184 = fadd i32 %sum_183, i32 %mul_1_7_1_4

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="2026" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:758 %sum_209 = fadd i32 %sum_208, i32 %mul_1_8_1_4

]]></Node>
<StgValue><ssdm name="sum_209"/></StgValue>
</operation>

<operation id="2027" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:807 %sum_233 = fadd i32 %sum_232, i32 %mul_1_9_1_3

]]></Node>
<StgValue><ssdm name="sum_233"/></StgValue>
</operation>

<operation id="2028" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:858 %sum_258 = fadd i32 %sum_257, i32 %mul_1_10_1_3

]]></Node>
<StgValue><ssdm name="sum_258"/></StgValue>
</operation>

<operation id="2029" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:909 %sum_283 = fadd i32 %sum_282, i32 %mul_1_11_1_3

]]></Node>
<StgValue><ssdm name="sum_283"/></StgValue>
</operation>

<operation id="2030" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:960 %sum_308 = fadd i32 %sum_307, i32 %mul_1_12_1_3

]]></Node>
<StgValue><ssdm name="sum_308"/></StgValue>
</operation>

<operation id="2031" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1009 %sum_332 = fadd i32 %sum_331, i32 %mul_1_13_1_2

]]></Node>
<StgValue><ssdm name="sum_332"/></StgValue>
</operation>

<operation id="2032" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1060 %sum_357 = fadd i32 %sum_356, i32 %mul_1_14_1_2

]]></Node>
<StgValue><ssdm name="sum_357"/></StgValue>
</operation>

<operation id="2033" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1111 %sum_382 = fadd i32 %sum_381, i32 %mul_1_15_1_2

]]></Node>
<StgValue><ssdm name="sum_382"/></StgValue>
</operation>

<operation id="2034" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1162 %sum_407 = fadd i32 %sum_406, i32 %mul_1_16_1_2

]]></Node>
<StgValue><ssdm name="sum_407"/></StgValue>
</operation>

<operation id="2035" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1211 %sum_431 = fadd i32 %sum_430, i32 %mul_1_17_1_1

]]></Node>
<StgValue><ssdm name="sum_431"/></StgValue>
</operation>

<operation id="2036" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1262 %sum_456 = fadd i32 %sum_455, i32 %mul_1_18_1_1

]]></Node>
<StgValue><ssdm name="sum_456"/></StgValue>
</operation>

<operation id="2037" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1313 %sum_481 = fadd i32 %sum_480, i32 %mul_1_19_1_1

]]></Node>
<StgValue><ssdm name="sum_481"/></StgValue>
</operation>

<operation id="2038" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1364 %sum_506 = fadd i32 %sum_505, i32 %mul_1_20_1_1

]]></Node>
<StgValue><ssdm name="sum_506"/></StgValue>
</operation>

<operation id="2039" st_id="70" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1413 %sum_530 = fadd i32 %sum_529, i32 %mul_1_21_1

]]></Node>
<StgValue><ssdm name="sum_530"/></StgValue>
</operation>

<operation id="2040" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1420 %mul_1_21_1_4 = fmul i32 %input_val_126, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_21_1_4"/></StgValue>
</operation>

<operation id="2041" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1464 %sum_555 = fadd i32 %sum_554, i32 %mul_1_22_1

]]></Node>
<StgValue><ssdm name="sum_555"/></StgValue>
</operation>

<operation id="2042" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1469 %mul_1_22_1_3 = fmul i32 %input_val_126, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_3"/></StgValue>
</operation>

<operation id="2043" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1471 %mul_1_22_1_4 = fmul i32 %input_val_131, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_4"/></StgValue>
</operation>

<operation id="2044" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1515 %sum_580 = fadd i32 %sum_579, i32 %mul_1_23_1

]]></Node>
<StgValue><ssdm name="sum_580"/></StgValue>
</operation>

<operation id="2045" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1518 %mul_1_23_1_2 = fmul i32 %input_val_126, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_2"/></StgValue>
</operation>

<operation id="2046" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1520 %mul_1_23_1_3 = fmul i32 %input_val_131, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_3"/></StgValue>
</operation>

<operation id="2047" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1522 %mul_1_23_1_4 = fmul i32 %input_val_136, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_4"/></StgValue>
</operation>

<operation id="2048" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1566 %sum_605 = fadd i32 %sum_604, i32 %mul_1_24_1

]]></Node>
<StgValue><ssdm name="sum_605"/></StgValue>
</operation>

<operation id="2049" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1567 %mul_1_24_1_1 = fmul i32 %input_val_126, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_1"/></StgValue>
</operation>

<operation id="2050" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1569 %mul_1_24_1_2 = fmul i32 %input_val_131, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_2"/></StgValue>
</operation>

<operation id="2051" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1571 %mul_1_24_1_3 = fmul i32 %input_val_136, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_3"/></StgValue>
</operation>

<operation id="2052" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1616 %mul_1_25_1 = fmul i32 %input_val_126, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1"/></StgValue>
</operation>

<operation id="2053" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1618 %mul_1_25_1_1 = fmul i32 %input_val_131, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_1"/></StgValue>
</operation>

<operation id="2054" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1620 %mul_1_25_1_2 = fmul i32 %input_val_136, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_2"/></StgValue>
</operation>

<operation id="2055" st_id="70" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1667 %mul_1_26_1 = fmul i32 %input_val_131, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1"/></StgValue>
</operation>

<operation id="2056" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1669 %mul_1_26_1_1 = fmul i32 %input_val_136, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_1"/></StgValue>
</operation>

<operation id="2057" st_id="70" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1718 %mul_1_27_1 = fmul i32 %input_val_136, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2058" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:132 %input_val_141 = bitcast i32 %INPUT_r_addr_read_60

]]></Node>
<StgValue><ssdm name="input_val_141"/></StgValue>
</operation>

<operation id="2059" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:133 %INPUT_r_addr_read_61 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_61"/></StgValue>
</operation>

<operation id="2060" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:656 %sum_159 = fadd i32 %sum_158, i32 %mul_1_6_1_4

]]></Node>
<StgValue><ssdm name="sum_159"/></StgValue>
</operation>

<operation id="2061" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:707 %sum_184 = fadd i32 %sum_183, i32 %mul_1_7_1_4

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="2062" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:758 %sum_209 = fadd i32 %sum_208, i32 %mul_1_8_1_4

]]></Node>
<StgValue><ssdm name="sum_209"/></StgValue>
</operation>

<operation id="2063" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:809 %sum_234 = fadd i32 %sum_233, i32 %mul_1_9_1_4

]]></Node>
<StgValue><ssdm name="sum_234"/></StgValue>
</operation>

<operation id="2064" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:858 %sum_258 = fadd i32 %sum_257, i32 %mul_1_10_1_3

]]></Node>
<StgValue><ssdm name="sum_258"/></StgValue>
</operation>

<operation id="2065" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:909 %sum_283 = fadd i32 %sum_282, i32 %mul_1_11_1_3

]]></Node>
<StgValue><ssdm name="sum_283"/></StgValue>
</operation>

<operation id="2066" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:960 %sum_308 = fadd i32 %sum_307, i32 %mul_1_12_1_3

]]></Node>
<StgValue><ssdm name="sum_308"/></StgValue>
</operation>

<operation id="2067" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1011 %sum_333 = fadd i32 %sum_332, i32 %mul_1_13_1_3

]]></Node>
<StgValue><ssdm name="sum_333"/></StgValue>
</operation>

<operation id="2068" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1060 %sum_357 = fadd i32 %sum_356, i32 %mul_1_14_1_2

]]></Node>
<StgValue><ssdm name="sum_357"/></StgValue>
</operation>

<operation id="2069" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1111 %sum_382 = fadd i32 %sum_381, i32 %mul_1_15_1_2

]]></Node>
<StgValue><ssdm name="sum_382"/></StgValue>
</operation>

<operation id="2070" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1162 %sum_407 = fadd i32 %sum_406, i32 %mul_1_16_1_2

]]></Node>
<StgValue><ssdm name="sum_407"/></StgValue>
</operation>

<operation id="2071" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1213 %sum_432 = fadd i32 %sum_431, i32 %mul_1_17_1_2

]]></Node>
<StgValue><ssdm name="sum_432"/></StgValue>
</operation>

<operation id="2072" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1262 %sum_456 = fadd i32 %sum_455, i32 %mul_1_18_1_1

]]></Node>
<StgValue><ssdm name="sum_456"/></StgValue>
</operation>

<operation id="2073" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1313 %sum_481 = fadd i32 %sum_480, i32 %mul_1_19_1_1

]]></Node>
<StgValue><ssdm name="sum_481"/></StgValue>
</operation>

<operation id="2074" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1364 %sum_506 = fadd i32 %sum_505, i32 %mul_1_20_1_1

]]></Node>
<StgValue><ssdm name="sum_506"/></StgValue>
</operation>

<operation id="2075" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1415 %sum_531 = fadd i32 %sum_530, i32 %mul_1_21_1_1

]]></Node>
<StgValue><ssdm name="sum_531"/></StgValue>
</operation>

<operation id="2076" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1464 %sum_555 = fadd i32 %sum_554, i32 %mul_1_22_1

]]></Node>
<StgValue><ssdm name="sum_555"/></StgValue>
</operation>

<operation id="2077" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1471 %mul_1_22_1_4 = fmul i32 %input_val_131, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_22_1_4"/></StgValue>
</operation>

<operation id="2078" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1515 %sum_580 = fadd i32 %sum_579, i32 %mul_1_23_1

]]></Node>
<StgValue><ssdm name="sum_580"/></StgValue>
</operation>

<operation id="2079" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1520 %mul_1_23_1_3 = fmul i32 %input_val_131, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_3"/></StgValue>
</operation>

<operation id="2080" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1522 %mul_1_23_1_4 = fmul i32 %input_val_136, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_4"/></StgValue>
</operation>

<operation id="2081" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1566 %sum_605 = fadd i32 %sum_604, i32 %mul_1_24_1

]]></Node>
<StgValue><ssdm name="sum_605"/></StgValue>
</operation>

<operation id="2082" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1569 %mul_1_24_1_2 = fmul i32 %input_val_131, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_2"/></StgValue>
</operation>

<operation id="2083" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1571 %mul_1_24_1_3 = fmul i32 %input_val_136, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_3"/></StgValue>
</operation>

<operation id="2084" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1573 %mul_1_24_1_4 = fmul i32 %input_val_141, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_4"/></StgValue>
</operation>

<operation id="2085" st_id="71" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1617 %sum_630 = fadd i32 %sum_629, i32 %mul_1_25_1

]]></Node>
<StgValue><ssdm name="sum_630"/></StgValue>
</operation>

<operation id="2086" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1618 %mul_1_25_1_1 = fmul i32 %input_val_131, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_1"/></StgValue>
</operation>

<operation id="2087" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1620 %mul_1_25_1_2 = fmul i32 %input_val_136, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_2"/></StgValue>
</operation>

<operation id="2088" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1622 %mul_1_25_1_3 = fmul i32 %input_val_141, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_3"/></StgValue>
</operation>

<operation id="2089" st_id="71" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1667 %mul_1_26_1 = fmul i32 %input_val_131, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1"/></StgValue>
</operation>

<operation id="2090" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1669 %mul_1_26_1_1 = fmul i32 %input_val_136, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_1"/></StgValue>
</operation>

<operation id="2091" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1671 %mul_1_26_1_2 = fmul i32 %input_val_141, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_2"/></StgValue>
</operation>

<operation id="2092" st_id="71" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1718 %mul_1_27_1 = fmul i32 %input_val_136, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1"/></StgValue>
</operation>

<operation id="2093" st_id="71" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1720 %mul_1_27_1_1 = fmul i32 %input_val_141, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2094" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:134 %input_val_146 = bitcast i32 %INPUT_r_addr_read_61

]]></Node>
<StgValue><ssdm name="input_val_146"/></StgValue>
</operation>

<operation id="2095" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:135 %INPUT_r_addr_read_62 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_62"/></StgValue>
</operation>

<operation id="2096" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:707 %sum_184 = fadd i32 %sum_183, i32 %mul_1_7_1_4

]]></Node>
<StgValue><ssdm name="sum_184"/></StgValue>
</operation>

<operation id="2097" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:758 %sum_209 = fadd i32 %sum_208, i32 %mul_1_8_1_4

]]></Node>
<StgValue><ssdm name="sum_209"/></StgValue>
</operation>

<operation id="2098" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:809 %sum_234 = fadd i32 %sum_233, i32 %mul_1_9_1_4

]]></Node>
<StgValue><ssdm name="sum_234"/></StgValue>
</operation>

<operation id="2099" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:860 %sum_259 = fadd i32 %sum_258, i32 %mul_1_10_1_4

]]></Node>
<StgValue><ssdm name="sum_259"/></StgValue>
</operation>

<operation id="2100" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:909 %sum_283 = fadd i32 %sum_282, i32 %mul_1_11_1_3

]]></Node>
<StgValue><ssdm name="sum_283"/></StgValue>
</operation>

<operation id="2101" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:960 %sum_308 = fadd i32 %sum_307, i32 %mul_1_12_1_3

]]></Node>
<StgValue><ssdm name="sum_308"/></StgValue>
</operation>

<operation id="2102" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1011 %sum_333 = fadd i32 %sum_332, i32 %mul_1_13_1_3

]]></Node>
<StgValue><ssdm name="sum_333"/></StgValue>
</operation>

<operation id="2103" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1062 %sum_358 = fadd i32 %sum_357, i32 %mul_1_14_1_3

]]></Node>
<StgValue><ssdm name="sum_358"/></StgValue>
</operation>

<operation id="2104" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1111 %sum_382 = fadd i32 %sum_381, i32 %mul_1_15_1_2

]]></Node>
<StgValue><ssdm name="sum_382"/></StgValue>
</operation>

<operation id="2105" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1162 %sum_407 = fadd i32 %sum_406, i32 %mul_1_16_1_2

]]></Node>
<StgValue><ssdm name="sum_407"/></StgValue>
</operation>

<operation id="2106" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1213 %sum_432 = fadd i32 %sum_431, i32 %mul_1_17_1_2

]]></Node>
<StgValue><ssdm name="sum_432"/></StgValue>
</operation>

<operation id="2107" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1264 %sum_457 = fadd i32 %sum_456, i32 %mul_1_18_1_2

]]></Node>
<StgValue><ssdm name="sum_457"/></StgValue>
</operation>

<operation id="2108" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1313 %sum_481 = fadd i32 %sum_480, i32 %mul_1_19_1_1

]]></Node>
<StgValue><ssdm name="sum_481"/></StgValue>
</operation>

<operation id="2109" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1364 %sum_506 = fadd i32 %sum_505, i32 %mul_1_20_1_1

]]></Node>
<StgValue><ssdm name="sum_506"/></StgValue>
</operation>

<operation id="2110" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1415 %sum_531 = fadd i32 %sum_530, i32 %mul_1_21_1_1

]]></Node>
<StgValue><ssdm name="sum_531"/></StgValue>
</operation>

<operation id="2111" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1466 %sum_556 = fadd i32 %sum_555, i32 %mul_1_22_1_1

]]></Node>
<StgValue><ssdm name="sum_556"/></StgValue>
</operation>

<operation id="2112" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1515 %sum_580 = fadd i32 %sum_579, i32 %mul_1_23_1

]]></Node>
<StgValue><ssdm name="sum_580"/></StgValue>
</operation>

<operation id="2113" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1522 %mul_1_23_1_4 = fmul i32 %input_val_136, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_23_1_4"/></StgValue>
</operation>

<operation id="2114" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1566 %sum_605 = fadd i32 %sum_604, i32 %mul_1_24_1

]]></Node>
<StgValue><ssdm name="sum_605"/></StgValue>
</operation>

<operation id="2115" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1571 %mul_1_24_1_3 = fmul i32 %input_val_136, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_3"/></StgValue>
</operation>

<operation id="2116" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1573 %mul_1_24_1_4 = fmul i32 %input_val_141, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_4"/></StgValue>
</operation>

<operation id="2117" st_id="72" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1617 %sum_630 = fadd i32 %sum_629, i32 %mul_1_25_1

]]></Node>
<StgValue><ssdm name="sum_630"/></StgValue>
</operation>

<operation id="2118" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1620 %mul_1_25_1_2 = fmul i32 %input_val_136, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_2"/></StgValue>
</operation>

<operation id="2119" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1622 %mul_1_25_1_3 = fmul i32 %input_val_141, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_3"/></StgValue>
</operation>

<operation id="2120" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1624 %mul_1_25_1_4 = fmul i32 %input_val_146, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_4"/></StgValue>
</operation>

<operation id="2121" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1668 %sum_655 = fadd i32 %sum_654, i32 %mul_1_26_1

]]></Node>
<StgValue><ssdm name="sum_655"/></StgValue>
</operation>

<operation id="2122" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1669 %mul_1_26_1_1 = fmul i32 %input_val_136, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_1"/></StgValue>
</operation>

<operation id="2123" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1671 %mul_1_26_1_2 = fmul i32 %input_val_141, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_2"/></StgValue>
</operation>

<operation id="2124" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1673 %mul_1_26_1_3 = fmul i32 %input_val_146, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_3"/></StgValue>
</operation>

<operation id="2125" st_id="72" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1718 %mul_1_27_1 = fmul i32 %input_val_136, i32 %weight_val_30_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1"/></StgValue>
</operation>

<operation id="2126" st_id="72" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1720 %mul_1_27_1_1 = fmul i32 %input_val_141, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_1"/></StgValue>
</operation>

<operation id="2127" st_id="72" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1722 %mul_1_27_1_2 = fmul i32 %input_val_146, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2128" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:136 %input_val_151 = bitcast i32 %INPUT_r_addr_read_62

]]></Node>
<StgValue><ssdm name="input_val_151"/></StgValue>
</operation>

<operation id="2129" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:137 %INPUT_r_addr_read_63 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_63"/></StgValue>
</operation>

<operation id="2130" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:758 %sum_209 = fadd i32 %sum_208, i32 %mul_1_8_1_4

]]></Node>
<StgValue><ssdm name="sum_209"/></StgValue>
</operation>

<operation id="2131" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:809 %sum_234 = fadd i32 %sum_233, i32 %mul_1_9_1_4

]]></Node>
<StgValue><ssdm name="sum_234"/></StgValue>
</operation>

<operation id="2132" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:860 %sum_259 = fadd i32 %sum_258, i32 %mul_1_10_1_4

]]></Node>
<StgValue><ssdm name="sum_259"/></StgValue>
</operation>

<operation id="2133" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:911 %sum_284 = fadd i32 %sum_283, i32 %mul_1_11_1_4

]]></Node>
<StgValue><ssdm name="sum_284"/></StgValue>
</operation>

<operation id="2134" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:960 %sum_308 = fadd i32 %sum_307, i32 %mul_1_12_1_3

]]></Node>
<StgValue><ssdm name="sum_308"/></StgValue>
</operation>

<operation id="2135" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1011 %sum_333 = fadd i32 %sum_332, i32 %mul_1_13_1_3

]]></Node>
<StgValue><ssdm name="sum_333"/></StgValue>
</operation>

<operation id="2136" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1062 %sum_358 = fadd i32 %sum_357, i32 %mul_1_14_1_3

]]></Node>
<StgValue><ssdm name="sum_358"/></StgValue>
</operation>

<operation id="2137" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1113 %sum_383 = fadd i32 %sum_382, i32 %mul_1_15_1_3

]]></Node>
<StgValue><ssdm name="sum_383"/></StgValue>
</operation>

<operation id="2138" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1162 %sum_407 = fadd i32 %sum_406, i32 %mul_1_16_1_2

]]></Node>
<StgValue><ssdm name="sum_407"/></StgValue>
</operation>

<operation id="2139" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1213 %sum_432 = fadd i32 %sum_431, i32 %mul_1_17_1_2

]]></Node>
<StgValue><ssdm name="sum_432"/></StgValue>
</operation>

<operation id="2140" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1264 %sum_457 = fadd i32 %sum_456, i32 %mul_1_18_1_2

]]></Node>
<StgValue><ssdm name="sum_457"/></StgValue>
</operation>

<operation id="2141" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1315 %sum_482 = fadd i32 %sum_481, i32 %mul_1_19_1_2

]]></Node>
<StgValue><ssdm name="sum_482"/></StgValue>
</operation>

<operation id="2142" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1364 %sum_506 = fadd i32 %sum_505, i32 %mul_1_20_1_1

]]></Node>
<StgValue><ssdm name="sum_506"/></StgValue>
</operation>

<operation id="2143" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1415 %sum_531 = fadd i32 %sum_530, i32 %mul_1_21_1_1

]]></Node>
<StgValue><ssdm name="sum_531"/></StgValue>
</operation>

<operation id="2144" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1466 %sum_556 = fadd i32 %sum_555, i32 %mul_1_22_1_1

]]></Node>
<StgValue><ssdm name="sum_556"/></StgValue>
</operation>

<operation id="2145" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1517 %sum_581 = fadd i32 %sum_580, i32 %mul_1_23_1_1

]]></Node>
<StgValue><ssdm name="sum_581"/></StgValue>
</operation>

<operation id="2146" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1566 %sum_605 = fadd i32 %sum_604, i32 %mul_1_24_1

]]></Node>
<StgValue><ssdm name="sum_605"/></StgValue>
</operation>

<operation id="2147" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1573 %mul_1_24_1_4 = fmul i32 %input_val_141, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_24_1_4"/></StgValue>
</operation>

<operation id="2148" st_id="73" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1617 %sum_630 = fadd i32 %sum_629, i32 %mul_1_25_1

]]></Node>
<StgValue><ssdm name="sum_630"/></StgValue>
</operation>

<operation id="2149" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1622 %mul_1_25_1_3 = fmul i32 %input_val_141, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_3"/></StgValue>
</operation>

<operation id="2150" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1624 %mul_1_25_1_4 = fmul i32 %input_val_146, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_4"/></StgValue>
</operation>

<operation id="2151" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1668 %sum_655 = fadd i32 %sum_654, i32 %mul_1_26_1

]]></Node>
<StgValue><ssdm name="sum_655"/></StgValue>
</operation>

<operation id="2152" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1671 %mul_1_26_1_2 = fmul i32 %input_val_141, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_2"/></StgValue>
</operation>

<operation id="2153" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1673 %mul_1_26_1_3 = fmul i32 %input_val_146, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_3"/></StgValue>
</operation>

<operation id="2154" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1675 %mul_1_26_1_4 = fmul i32 %input_val_151, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_4"/></StgValue>
</operation>

<operation id="2155" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1719 %sum_680 = fadd i32 %sum_679, i32 %mul_1_27_1

]]></Node>
<StgValue><ssdm name="sum_680"/></StgValue>
</operation>

<operation id="2156" st_id="73" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1720 %mul_1_27_1_1 = fmul i32 %input_val_141, i32 %weight_val_31_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_1"/></StgValue>
</operation>

<operation id="2157" st_id="73" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1722 %mul_1_27_1_2 = fmul i32 %input_val_146, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_2"/></StgValue>
</operation>

<operation id="2158" st_id="73" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1724 %mul_1_27_1_3 = fmul i32 %input_val_151, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2159" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:138 %input_val_156 = bitcast i32 %INPUT_r_addr_read_63

]]></Node>
<StgValue><ssdm name="input_val_156"/></StgValue>
</operation>

<operation id="2160" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:139 %INPUT_r_addr_read_64 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_64"/></StgValue>
</operation>

<operation id="2161" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:809 %sum_234 = fadd i32 %sum_233, i32 %mul_1_9_1_4

]]></Node>
<StgValue><ssdm name="sum_234"/></StgValue>
</operation>

<operation id="2162" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:860 %sum_259 = fadd i32 %sum_258, i32 %mul_1_10_1_4

]]></Node>
<StgValue><ssdm name="sum_259"/></StgValue>
</operation>

<operation id="2163" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:911 %sum_284 = fadd i32 %sum_283, i32 %mul_1_11_1_4

]]></Node>
<StgValue><ssdm name="sum_284"/></StgValue>
</operation>

<operation id="2164" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:962 %sum_309 = fadd i32 %sum_308, i32 %mul_1_12_1_4

]]></Node>
<StgValue><ssdm name="sum_309"/></StgValue>
</operation>

<operation id="2165" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1011 %sum_333 = fadd i32 %sum_332, i32 %mul_1_13_1_3

]]></Node>
<StgValue><ssdm name="sum_333"/></StgValue>
</operation>

<operation id="2166" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1062 %sum_358 = fadd i32 %sum_357, i32 %mul_1_14_1_3

]]></Node>
<StgValue><ssdm name="sum_358"/></StgValue>
</operation>

<operation id="2167" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1113 %sum_383 = fadd i32 %sum_382, i32 %mul_1_15_1_3

]]></Node>
<StgValue><ssdm name="sum_383"/></StgValue>
</operation>

<operation id="2168" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1164 %sum_408 = fadd i32 %sum_407, i32 %mul_1_16_1_3

]]></Node>
<StgValue><ssdm name="sum_408"/></StgValue>
</operation>

<operation id="2169" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1213 %sum_432 = fadd i32 %sum_431, i32 %mul_1_17_1_2

]]></Node>
<StgValue><ssdm name="sum_432"/></StgValue>
</operation>

<operation id="2170" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1264 %sum_457 = fadd i32 %sum_456, i32 %mul_1_18_1_2

]]></Node>
<StgValue><ssdm name="sum_457"/></StgValue>
</operation>

<operation id="2171" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1315 %sum_482 = fadd i32 %sum_481, i32 %mul_1_19_1_2

]]></Node>
<StgValue><ssdm name="sum_482"/></StgValue>
</operation>

<operation id="2172" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1366 %sum_507 = fadd i32 %sum_506, i32 %mul_1_20_1_2

]]></Node>
<StgValue><ssdm name="sum_507"/></StgValue>
</operation>

<operation id="2173" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1415 %sum_531 = fadd i32 %sum_530, i32 %mul_1_21_1_1

]]></Node>
<StgValue><ssdm name="sum_531"/></StgValue>
</operation>

<operation id="2174" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1466 %sum_556 = fadd i32 %sum_555, i32 %mul_1_22_1_1

]]></Node>
<StgValue><ssdm name="sum_556"/></StgValue>
</operation>

<operation id="2175" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1517 %sum_581 = fadd i32 %sum_580, i32 %mul_1_23_1_1

]]></Node>
<StgValue><ssdm name="sum_581"/></StgValue>
</operation>

<operation id="2176" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1568 %sum_606 = fadd i32 %sum_605, i32 %mul_1_24_1_1

]]></Node>
<StgValue><ssdm name="sum_606"/></StgValue>
</operation>

<operation id="2177" st_id="74" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1617 %sum_630 = fadd i32 %sum_629, i32 %mul_1_25_1

]]></Node>
<StgValue><ssdm name="sum_630"/></StgValue>
</operation>

<operation id="2178" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1624 %mul_1_25_1_4 = fmul i32 %input_val_146, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_25_1_4"/></StgValue>
</operation>

<operation id="2179" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1668 %sum_655 = fadd i32 %sum_654, i32 %mul_1_26_1

]]></Node>
<StgValue><ssdm name="sum_655"/></StgValue>
</operation>

<operation id="2180" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1673 %mul_1_26_1_3 = fmul i32 %input_val_146, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_3"/></StgValue>
</operation>

<operation id="2181" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1675 %mul_1_26_1_4 = fmul i32 %input_val_151, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_4"/></StgValue>
</operation>

<operation id="2182" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1719 %sum_680 = fadd i32 %sum_679, i32 %mul_1_27_1

]]></Node>
<StgValue><ssdm name="sum_680"/></StgValue>
</operation>

<operation id="2183" st_id="74" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1722 %mul_1_27_1_2 = fmul i32 %input_val_146, i32 %weight_val_32_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_2"/></StgValue>
</operation>

<operation id="2184" st_id="74" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1724 %mul_1_27_1_3 = fmul i32 %input_val_151, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_3"/></StgValue>
</operation>

<operation id="2185" st_id="74" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1726 %mul_1_27_1_4 = fmul i32 %input_val_156, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2186" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:140 %input_val_10 = bitcast i32 %INPUT_r_addr_read_64

]]></Node>
<StgValue><ssdm name="input_val_10"/></StgValue>
</operation>

<operation id="2187" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:141 %INPUT_r_addr_read_65 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_65"/></StgValue>
</operation>

<operation id="2188" st_id="75" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:351 %mul_1_32 = fmul i32 %input_val_10, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_32"/></StgValue>
</operation>

<operation id="2189" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:860 %sum_259 = fadd i32 %sum_258, i32 %mul_1_10_1_4

]]></Node>
<StgValue><ssdm name="sum_259"/></StgValue>
</operation>

<operation id="2190" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:911 %sum_284 = fadd i32 %sum_283, i32 %mul_1_11_1_4

]]></Node>
<StgValue><ssdm name="sum_284"/></StgValue>
</operation>

<operation id="2191" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:962 %sum_309 = fadd i32 %sum_308, i32 %mul_1_12_1_4

]]></Node>
<StgValue><ssdm name="sum_309"/></StgValue>
</operation>

<operation id="2192" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1013 %sum_334 = fadd i32 %sum_333, i32 %mul_1_13_1_4

]]></Node>
<StgValue><ssdm name="sum_334"/></StgValue>
</operation>

<operation id="2193" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1062 %sum_358 = fadd i32 %sum_357, i32 %mul_1_14_1_3

]]></Node>
<StgValue><ssdm name="sum_358"/></StgValue>
</operation>

<operation id="2194" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1113 %sum_383 = fadd i32 %sum_382, i32 %mul_1_15_1_3

]]></Node>
<StgValue><ssdm name="sum_383"/></StgValue>
</operation>

<operation id="2195" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1164 %sum_408 = fadd i32 %sum_407, i32 %mul_1_16_1_3

]]></Node>
<StgValue><ssdm name="sum_408"/></StgValue>
</operation>

<operation id="2196" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1215 %sum_433 = fadd i32 %sum_432, i32 %mul_1_17_1_3

]]></Node>
<StgValue><ssdm name="sum_433"/></StgValue>
</operation>

<operation id="2197" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1264 %sum_457 = fadd i32 %sum_456, i32 %mul_1_18_1_2

]]></Node>
<StgValue><ssdm name="sum_457"/></StgValue>
</operation>

<operation id="2198" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1315 %sum_482 = fadd i32 %sum_481, i32 %mul_1_19_1_2

]]></Node>
<StgValue><ssdm name="sum_482"/></StgValue>
</operation>

<operation id="2199" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1366 %sum_507 = fadd i32 %sum_506, i32 %mul_1_20_1_2

]]></Node>
<StgValue><ssdm name="sum_507"/></StgValue>
</operation>

<operation id="2200" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1417 %sum_532 = fadd i32 %sum_531, i32 %mul_1_21_1_2

]]></Node>
<StgValue><ssdm name="sum_532"/></StgValue>
</operation>

<operation id="2201" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1466 %sum_556 = fadd i32 %sum_555, i32 %mul_1_22_1_1

]]></Node>
<StgValue><ssdm name="sum_556"/></StgValue>
</operation>

<operation id="2202" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1517 %sum_581 = fadd i32 %sum_580, i32 %mul_1_23_1_1

]]></Node>
<StgValue><ssdm name="sum_581"/></StgValue>
</operation>

<operation id="2203" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1568 %sum_606 = fadd i32 %sum_605, i32 %mul_1_24_1_1

]]></Node>
<StgValue><ssdm name="sum_606"/></StgValue>
</operation>

<operation id="2204" st_id="75" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1619 %sum_631 = fadd i32 %sum_630, i32 %mul_1_25_1_1

]]></Node>
<StgValue><ssdm name="sum_631"/></StgValue>
</operation>

<operation id="2205" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1668 %sum_655 = fadd i32 %sum_654, i32 %mul_1_26_1

]]></Node>
<StgValue><ssdm name="sum_655"/></StgValue>
</operation>

<operation id="2206" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1675 %mul_1_26_1_4 = fmul i32 %input_val_151, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_26_1_4"/></StgValue>
</operation>

<operation id="2207" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1719 %sum_680 = fadd i32 %sum_679, i32 %mul_1_27_1

]]></Node>
<StgValue><ssdm name="sum_680"/></StgValue>
</operation>

<operation id="2208" st_id="75" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1724 %mul_1_27_1_3 = fmul i32 %input_val_151, i32 %weight_val_33_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_3"/></StgValue>
</operation>

<operation id="2209" st_id="75" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1726 %mul_1_27_1_4 = fmul i32 %input_val_156, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2210" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:142 %input_val_11 = bitcast i32 %INPUT_r_addr_read_65

]]></Node>
<StgValue><ssdm name="input_val_11"/></StgValue>
</operation>

<operation id="2211" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:143 %INPUT_r_addr_read_66 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_66"/></StgValue>
</operation>

<operation id="2212" st_id="76" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:351 %mul_1_32 = fmul i32 %input_val_10, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_32"/></StgValue>
</operation>

<operation id="2213" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:353 %mul_1_21205_1 = fmul i32 %input_val_11, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_1"/></StgValue>
</operation>

<operation id="2214" st_id="76" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:402 %mul_1_1_2 = fmul i32 %input_val_11, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="2215" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:911 %sum_284 = fadd i32 %sum_283, i32 %mul_1_11_1_4

]]></Node>
<StgValue><ssdm name="sum_284"/></StgValue>
</operation>

<operation id="2216" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:962 %sum_309 = fadd i32 %sum_308, i32 %mul_1_12_1_4

]]></Node>
<StgValue><ssdm name="sum_309"/></StgValue>
</operation>

<operation id="2217" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1013 %sum_334 = fadd i32 %sum_333, i32 %mul_1_13_1_4

]]></Node>
<StgValue><ssdm name="sum_334"/></StgValue>
</operation>

<operation id="2218" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1064 %sum_359 = fadd i32 %sum_358, i32 %mul_1_14_1_4

]]></Node>
<StgValue><ssdm name="sum_359"/></StgValue>
</operation>

<operation id="2219" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1113 %sum_383 = fadd i32 %sum_382, i32 %mul_1_15_1_3

]]></Node>
<StgValue><ssdm name="sum_383"/></StgValue>
</operation>

<operation id="2220" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1164 %sum_408 = fadd i32 %sum_407, i32 %mul_1_16_1_3

]]></Node>
<StgValue><ssdm name="sum_408"/></StgValue>
</operation>

<operation id="2221" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1215 %sum_433 = fadd i32 %sum_432, i32 %mul_1_17_1_3

]]></Node>
<StgValue><ssdm name="sum_433"/></StgValue>
</operation>

<operation id="2222" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1266 %sum_458 = fadd i32 %sum_457, i32 %mul_1_18_1_3

]]></Node>
<StgValue><ssdm name="sum_458"/></StgValue>
</operation>

<operation id="2223" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1315 %sum_482 = fadd i32 %sum_481, i32 %mul_1_19_1_2

]]></Node>
<StgValue><ssdm name="sum_482"/></StgValue>
</operation>

<operation id="2224" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1366 %sum_507 = fadd i32 %sum_506, i32 %mul_1_20_1_2

]]></Node>
<StgValue><ssdm name="sum_507"/></StgValue>
</operation>

<operation id="2225" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1417 %sum_532 = fadd i32 %sum_531, i32 %mul_1_21_1_2

]]></Node>
<StgValue><ssdm name="sum_532"/></StgValue>
</operation>

<operation id="2226" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1468 %sum_557 = fadd i32 %sum_556, i32 %mul_1_22_1_2

]]></Node>
<StgValue><ssdm name="sum_557"/></StgValue>
</operation>

<operation id="2227" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1517 %sum_581 = fadd i32 %sum_580, i32 %mul_1_23_1_1

]]></Node>
<StgValue><ssdm name="sum_581"/></StgValue>
</operation>

<operation id="2228" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1568 %sum_606 = fadd i32 %sum_605, i32 %mul_1_24_1_1

]]></Node>
<StgValue><ssdm name="sum_606"/></StgValue>
</operation>

<operation id="2229" st_id="76" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1619 %sum_631 = fadd i32 %sum_630, i32 %mul_1_25_1_1

]]></Node>
<StgValue><ssdm name="sum_631"/></StgValue>
</operation>

<operation id="2230" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1670 %sum_656 = fadd i32 %sum_655, i32 %mul_1_26_1_1

]]></Node>
<StgValue><ssdm name="sum_656"/></StgValue>
</operation>

<operation id="2231" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1719 %sum_680 = fadd i32 %sum_679, i32 %mul_1_27_1

]]></Node>
<StgValue><ssdm name="sum_680"/></StgValue>
</operation>

<operation id="2232" st_id="76" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1726 %mul_1_27_1_4 = fmul i32 %input_val_156, i32 %weight_val_34_read

]]></Node>
<StgValue><ssdm name="mul_1_27_1_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2233" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:144 %input_val_12 = bitcast i32 %INPUT_r_addr_read_66

]]></Node>
<StgValue><ssdm name="input_val_12"/></StgValue>
</operation>

<operation id="2234" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:145 %INPUT_r_addr_read_67 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_67"/></StgValue>
</operation>

<operation id="2235" st_id="77" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:351 %mul_1_32 = fmul i32 %input_val_10, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_32"/></StgValue>
</operation>

<operation id="2236" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:353 %mul_1_21205_1 = fmul i32 %input_val_11, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_1"/></StgValue>
</operation>

<operation id="2237" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:355 %mul_1_21205_2 = fmul i32 %input_val_12, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_2"/></StgValue>
</operation>

<operation id="2238" st_id="77" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:402 %mul_1_1_2 = fmul i32 %input_val_11, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="2239" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:404 %mul_1_1_2_1 = fmul i32 %input_val_12, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_1"/></StgValue>
</operation>

<operation id="2240" st_id="77" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:453 %mul_1_2_2 = fmul i32 %input_val_12, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="2241" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:962 %sum_309 = fadd i32 %sum_308, i32 %mul_1_12_1_4

]]></Node>
<StgValue><ssdm name="sum_309"/></StgValue>
</operation>

<operation id="2242" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1013 %sum_334 = fadd i32 %sum_333, i32 %mul_1_13_1_4

]]></Node>
<StgValue><ssdm name="sum_334"/></StgValue>
</operation>

<operation id="2243" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1064 %sum_359 = fadd i32 %sum_358, i32 %mul_1_14_1_4

]]></Node>
<StgValue><ssdm name="sum_359"/></StgValue>
</operation>

<operation id="2244" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1115 %sum_384 = fadd i32 %sum_383, i32 %mul_1_15_1_4

]]></Node>
<StgValue><ssdm name="sum_384"/></StgValue>
</operation>

<operation id="2245" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1164 %sum_408 = fadd i32 %sum_407, i32 %mul_1_16_1_3

]]></Node>
<StgValue><ssdm name="sum_408"/></StgValue>
</operation>

<operation id="2246" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1215 %sum_433 = fadd i32 %sum_432, i32 %mul_1_17_1_3

]]></Node>
<StgValue><ssdm name="sum_433"/></StgValue>
</operation>

<operation id="2247" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1266 %sum_458 = fadd i32 %sum_457, i32 %mul_1_18_1_3

]]></Node>
<StgValue><ssdm name="sum_458"/></StgValue>
</operation>

<operation id="2248" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1317 %sum_483 = fadd i32 %sum_482, i32 %mul_1_19_1_3

]]></Node>
<StgValue><ssdm name="sum_483"/></StgValue>
</operation>

<operation id="2249" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1366 %sum_507 = fadd i32 %sum_506, i32 %mul_1_20_1_2

]]></Node>
<StgValue><ssdm name="sum_507"/></StgValue>
</operation>

<operation id="2250" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1417 %sum_532 = fadd i32 %sum_531, i32 %mul_1_21_1_2

]]></Node>
<StgValue><ssdm name="sum_532"/></StgValue>
</operation>

<operation id="2251" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1468 %sum_557 = fadd i32 %sum_556, i32 %mul_1_22_1_2

]]></Node>
<StgValue><ssdm name="sum_557"/></StgValue>
</operation>

<operation id="2252" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1519 %sum_582 = fadd i32 %sum_581, i32 %mul_1_23_1_2

]]></Node>
<StgValue><ssdm name="sum_582"/></StgValue>
</operation>

<operation id="2253" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1568 %sum_606 = fadd i32 %sum_605, i32 %mul_1_24_1_1

]]></Node>
<StgValue><ssdm name="sum_606"/></StgValue>
</operation>

<operation id="2254" st_id="77" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1619 %sum_631 = fadd i32 %sum_630, i32 %mul_1_25_1_1

]]></Node>
<StgValue><ssdm name="sum_631"/></StgValue>
</operation>

<operation id="2255" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1670 %sum_656 = fadd i32 %sum_655, i32 %mul_1_26_1_1

]]></Node>
<StgValue><ssdm name="sum_656"/></StgValue>
</operation>

<operation id="2256" st_id="77" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1721 %sum_681 = fadd i32 %sum_680, i32 %mul_1_27_1_1

]]></Node>
<StgValue><ssdm name="sum_681"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2257" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:146 %input_val_13 = bitcast i32 %INPUT_r_addr_read_67

]]></Node>
<StgValue><ssdm name="input_val_13"/></StgValue>
</operation>

<operation id="2258" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:147 %INPUT_r_addr_read_68 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_68"/></StgValue>
</operation>

<operation id="2259" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:352 %sum_10 = fadd i32 %sum_9, i32 %mul_1_32

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="2260" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:353 %mul_1_21205_1 = fmul i32 %input_val_11, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_1"/></StgValue>
</operation>

<operation id="2261" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:355 %mul_1_21205_2 = fmul i32 %input_val_12, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_2"/></StgValue>
</operation>

<operation id="2262" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:357 %mul_1_21205_3 = fmul i32 %input_val_13, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_3"/></StgValue>
</operation>

<operation id="2263" st_id="78" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:402 %mul_1_1_2 = fmul i32 %input_val_11, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="2264" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:404 %mul_1_1_2_1 = fmul i32 %input_val_12, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_1"/></StgValue>
</operation>

<operation id="2265" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:406 %mul_1_1_2_2 = fmul i32 %input_val_13, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_2"/></StgValue>
</operation>

<operation id="2266" st_id="78" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:453 %mul_1_2_2 = fmul i32 %input_val_12, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="2267" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:455 %mul_1_2_2_1 = fmul i32 %input_val_13, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_1"/></StgValue>
</operation>

<operation id="2268" st_id="78" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:504 %mul_1_3_2 = fmul i32 %input_val_13, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="2269" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1013 %sum_334 = fadd i32 %sum_333, i32 %mul_1_13_1_4

]]></Node>
<StgValue><ssdm name="sum_334"/></StgValue>
</operation>

<operation id="2270" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1064 %sum_359 = fadd i32 %sum_358, i32 %mul_1_14_1_4

]]></Node>
<StgValue><ssdm name="sum_359"/></StgValue>
</operation>

<operation id="2271" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1115 %sum_384 = fadd i32 %sum_383, i32 %mul_1_15_1_4

]]></Node>
<StgValue><ssdm name="sum_384"/></StgValue>
</operation>

<operation id="2272" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1166 %sum_409 = fadd i32 %sum_408, i32 %mul_1_16_1_4

]]></Node>
<StgValue><ssdm name="sum_409"/></StgValue>
</operation>

<operation id="2273" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1215 %sum_433 = fadd i32 %sum_432, i32 %mul_1_17_1_3

]]></Node>
<StgValue><ssdm name="sum_433"/></StgValue>
</operation>

<operation id="2274" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1266 %sum_458 = fadd i32 %sum_457, i32 %mul_1_18_1_3

]]></Node>
<StgValue><ssdm name="sum_458"/></StgValue>
</operation>

<operation id="2275" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1317 %sum_483 = fadd i32 %sum_482, i32 %mul_1_19_1_3

]]></Node>
<StgValue><ssdm name="sum_483"/></StgValue>
</operation>

<operation id="2276" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1368 %sum_508 = fadd i32 %sum_507, i32 %mul_1_20_1_3

]]></Node>
<StgValue><ssdm name="sum_508"/></StgValue>
</operation>

<operation id="2277" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1417 %sum_532 = fadd i32 %sum_531, i32 %mul_1_21_1_2

]]></Node>
<StgValue><ssdm name="sum_532"/></StgValue>
</operation>

<operation id="2278" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1468 %sum_557 = fadd i32 %sum_556, i32 %mul_1_22_1_2

]]></Node>
<StgValue><ssdm name="sum_557"/></StgValue>
</operation>

<operation id="2279" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1519 %sum_582 = fadd i32 %sum_581, i32 %mul_1_23_1_2

]]></Node>
<StgValue><ssdm name="sum_582"/></StgValue>
</operation>

<operation id="2280" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1570 %sum_607 = fadd i32 %sum_606, i32 %mul_1_24_1_2

]]></Node>
<StgValue><ssdm name="sum_607"/></StgValue>
</operation>

<operation id="2281" st_id="78" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1619 %sum_631 = fadd i32 %sum_630, i32 %mul_1_25_1_1

]]></Node>
<StgValue><ssdm name="sum_631"/></StgValue>
</operation>

<operation id="2282" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1670 %sum_656 = fadd i32 %sum_655, i32 %mul_1_26_1_1

]]></Node>
<StgValue><ssdm name="sum_656"/></StgValue>
</operation>

<operation id="2283" st_id="78" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1721 %sum_681 = fadd i32 %sum_680, i32 %mul_1_27_1_1

]]></Node>
<StgValue><ssdm name="sum_681"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2284" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:148 %input_val_14 = bitcast i32 %INPUT_r_addr_read_68

]]></Node>
<StgValue><ssdm name="input_val_14"/></StgValue>
</operation>

<operation id="2285" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:149 %INPUT_r_addr_read_69 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_69"/></StgValue>
</operation>

<operation id="2286" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:352 %sum_10 = fadd i32 %sum_9, i32 %mul_1_32

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="2287" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:355 %mul_1_21205_2 = fmul i32 %input_val_12, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_2"/></StgValue>
</operation>

<operation id="2288" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:357 %mul_1_21205_3 = fmul i32 %input_val_13, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_3"/></StgValue>
</operation>

<operation id="2289" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:359 %mul_1_21205_4 = fmul i32 %input_val_14, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_4"/></StgValue>
</operation>

<operation id="2290" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:403 %sum_35 = fadd i32 %sum_34, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2291" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:404 %mul_1_1_2_1 = fmul i32 %input_val_12, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_1"/></StgValue>
</operation>

<operation id="2292" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:406 %mul_1_1_2_2 = fmul i32 %input_val_13, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_2"/></StgValue>
</operation>

<operation id="2293" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:408 %mul_1_1_2_3 = fmul i32 %input_val_14, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_3"/></StgValue>
</operation>

<operation id="2294" st_id="79" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:453 %mul_1_2_2 = fmul i32 %input_val_12, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="2295" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:455 %mul_1_2_2_1 = fmul i32 %input_val_13, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_1"/></StgValue>
</operation>

<operation id="2296" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:457 %mul_1_2_2_2 = fmul i32 %input_val_14, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_2"/></StgValue>
</operation>

<operation id="2297" st_id="79" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:504 %mul_1_3_2 = fmul i32 %input_val_13, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="2298" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:506 %mul_1_3_2_1 = fmul i32 %input_val_14, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_1"/></StgValue>
</operation>

<operation id="2299" st_id="79" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:555 %mul_1_4_2 = fmul i32 %input_val_14, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2300" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1064 %sum_359 = fadd i32 %sum_358, i32 %mul_1_14_1_4

]]></Node>
<StgValue><ssdm name="sum_359"/></StgValue>
</operation>

<operation id="2301" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1115 %sum_384 = fadd i32 %sum_383, i32 %mul_1_15_1_4

]]></Node>
<StgValue><ssdm name="sum_384"/></StgValue>
</operation>

<operation id="2302" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1166 %sum_409 = fadd i32 %sum_408, i32 %mul_1_16_1_4

]]></Node>
<StgValue><ssdm name="sum_409"/></StgValue>
</operation>

<operation id="2303" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1217 %sum_434 = fadd i32 %sum_433, i32 %mul_1_17_1_4

]]></Node>
<StgValue><ssdm name="sum_434"/></StgValue>
</operation>

<operation id="2304" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1266 %sum_458 = fadd i32 %sum_457, i32 %mul_1_18_1_3

]]></Node>
<StgValue><ssdm name="sum_458"/></StgValue>
</operation>

<operation id="2305" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1317 %sum_483 = fadd i32 %sum_482, i32 %mul_1_19_1_3

]]></Node>
<StgValue><ssdm name="sum_483"/></StgValue>
</operation>

<operation id="2306" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1368 %sum_508 = fadd i32 %sum_507, i32 %mul_1_20_1_3

]]></Node>
<StgValue><ssdm name="sum_508"/></StgValue>
</operation>

<operation id="2307" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1419 %sum_533 = fadd i32 %sum_532, i32 %mul_1_21_1_3

]]></Node>
<StgValue><ssdm name="sum_533"/></StgValue>
</operation>

<operation id="2308" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1468 %sum_557 = fadd i32 %sum_556, i32 %mul_1_22_1_2

]]></Node>
<StgValue><ssdm name="sum_557"/></StgValue>
</operation>

<operation id="2309" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1519 %sum_582 = fadd i32 %sum_581, i32 %mul_1_23_1_2

]]></Node>
<StgValue><ssdm name="sum_582"/></StgValue>
</operation>

<operation id="2310" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1570 %sum_607 = fadd i32 %sum_606, i32 %mul_1_24_1_2

]]></Node>
<StgValue><ssdm name="sum_607"/></StgValue>
</operation>

<operation id="2311" st_id="79" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1621 %sum_632 = fadd i32 %sum_631, i32 %mul_1_25_1_2

]]></Node>
<StgValue><ssdm name="sum_632"/></StgValue>
</operation>

<operation id="2312" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1670 %sum_656 = fadd i32 %sum_655, i32 %mul_1_26_1_1

]]></Node>
<StgValue><ssdm name="sum_656"/></StgValue>
</operation>

<operation id="2313" st_id="79" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1721 %sum_681 = fadd i32 %sum_680, i32 %mul_1_27_1_1

]]></Node>
<StgValue><ssdm name="sum_681"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="2314" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:150 %input_val_27 = bitcast i32 %INPUT_r_addr_read_69

]]></Node>
<StgValue><ssdm name="input_val_27"/></StgValue>
</operation>

<operation id="2315" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:151 %INPUT_r_addr_read_70 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_70"/></StgValue>
</operation>

<operation id="2316" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:352 %sum_10 = fadd i32 %sum_9, i32 %mul_1_32

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="2317" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:357 %mul_1_21205_3 = fmul i32 %input_val_13, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_3"/></StgValue>
</operation>

<operation id="2318" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:359 %mul_1_21205_4 = fmul i32 %input_val_14, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_4"/></StgValue>
</operation>

<operation id="2319" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:403 %sum_35 = fadd i32 %sum_34, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2320" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:406 %mul_1_1_2_2 = fmul i32 %input_val_13, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_2"/></StgValue>
</operation>

<operation id="2321" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:408 %mul_1_1_2_3 = fmul i32 %input_val_14, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_3"/></StgValue>
</operation>

<operation id="2322" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:410 %mul_1_1_2_4 = fmul i32 %input_val_27, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_4"/></StgValue>
</operation>

<operation id="2323" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:454 %sum_60 = fadd i32 %sum_59, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2324" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:455 %mul_1_2_2_1 = fmul i32 %input_val_13, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_1"/></StgValue>
</operation>

<operation id="2325" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:457 %mul_1_2_2_2 = fmul i32 %input_val_14, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_2"/></StgValue>
</operation>

<operation id="2326" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:459 %mul_1_2_2_3 = fmul i32 %input_val_27, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_3"/></StgValue>
</operation>

<operation id="2327" st_id="80" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:504 %mul_1_3_2 = fmul i32 %input_val_13, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2"/></StgValue>
</operation>

<operation id="2328" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:506 %mul_1_3_2_1 = fmul i32 %input_val_14, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_1"/></StgValue>
</operation>

<operation id="2329" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:508 %mul_1_3_2_2 = fmul i32 %input_val_27, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_2"/></StgValue>
</operation>

<operation id="2330" st_id="80" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:555 %mul_1_4_2 = fmul i32 %input_val_14, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2331" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:557 %mul_1_4_2_1 = fmul i32 %input_val_27, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_1"/></StgValue>
</operation>

<operation id="2332" st_id="80" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:606 %mul_1_5_2 = fmul i32 %input_val_27, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2333" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1115 %sum_384 = fadd i32 %sum_383, i32 %mul_1_15_1_4

]]></Node>
<StgValue><ssdm name="sum_384"/></StgValue>
</operation>

<operation id="2334" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1166 %sum_409 = fadd i32 %sum_408, i32 %mul_1_16_1_4

]]></Node>
<StgValue><ssdm name="sum_409"/></StgValue>
</operation>

<operation id="2335" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1217 %sum_434 = fadd i32 %sum_433, i32 %mul_1_17_1_4

]]></Node>
<StgValue><ssdm name="sum_434"/></StgValue>
</operation>

<operation id="2336" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1268 %sum_459 = fadd i32 %sum_458, i32 %mul_1_18_1_4

]]></Node>
<StgValue><ssdm name="sum_459"/></StgValue>
</operation>

<operation id="2337" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1317 %sum_483 = fadd i32 %sum_482, i32 %mul_1_19_1_3

]]></Node>
<StgValue><ssdm name="sum_483"/></StgValue>
</operation>

<operation id="2338" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1368 %sum_508 = fadd i32 %sum_507, i32 %mul_1_20_1_3

]]></Node>
<StgValue><ssdm name="sum_508"/></StgValue>
</operation>

<operation id="2339" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1419 %sum_533 = fadd i32 %sum_532, i32 %mul_1_21_1_3

]]></Node>
<StgValue><ssdm name="sum_533"/></StgValue>
</operation>

<operation id="2340" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1470 %sum_558 = fadd i32 %sum_557, i32 %mul_1_22_1_3

]]></Node>
<StgValue><ssdm name="sum_558"/></StgValue>
</operation>

<operation id="2341" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1519 %sum_582 = fadd i32 %sum_581, i32 %mul_1_23_1_2

]]></Node>
<StgValue><ssdm name="sum_582"/></StgValue>
</operation>

<operation id="2342" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1570 %sum_607 = fadd i32 %sum_606, i32 %mul_1_24_1_2

]]></Node>
<StgValue><ssdm name="sum_607"/></StgValue>
</operation>

<operation id="2343" st_id="80" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1621 %sum_632 = fadd i32 %sum_631, i32 %mul_1_25_1_2

]]></Node>
<StgValue><ssdm name="sum_632"/></StgValue>
</operation>

<operation id="2344" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1672 %sum_657 = fadd i32 %sum_656, i32 %mul_1_26_1_2

]]></Node>
<StgValue><ssdm name="sum_657"/></StgValue>
</operation>

<operation id="2345" st_id="80" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1721 %sum_681 = fadd i32 %sum_680, i32 %mul_1_27_1_1

]]></Node>
<StgValue><ssdm name="sum_681"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="2346" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:152 %input_val_32 = bitcast i32 %INPUT_r_addr_read_70

]]></Node>
<StgValue><ssdm name="input_val_32"/></StgValue>
</operation>

<operation id="2347" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:153 %INPUT_r_addr_read_71 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_71"/></StgValue>
</operation>

<operation id="2348" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:352 %sum_10 = fadd i32 %sum_9, i32 %mul_1_32

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="2349" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:359 %mul_1_21205_4 = fmul i32 %input_val_14, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21205_4"/></StgValue>
</operation>

<operation id="2350" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:403 %sum_35 = fadd i32 %sum_34, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2351" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:408 %mul_1_1_2_3 = fmul i32 %input_val_14, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_3"/></StgValue>
</operation>

<operation id="2352" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:410 %mul_1_1_2_4 = fmul i32 %input_val_27, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_4"/></StgValue>
</operation>

<operation id="2353" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:454 %sum_60 = fadd i32 %sum_59, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2354" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:457 %mul_1_2_2_2 = fmul i32 %input_val_14, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_2"/></StgValue>
</operation>

<operation id="2355" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:459 %mul_1_2_2_3 = fmul i32 %input_val_27, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_3"/></StgValue>
</operation>

<operation id="2356" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:461 %mul_1_2_2_4 = fmul i32 %input_val_32, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_4"/></StgValue>
</operation>

<operation id="2357" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:505 %sum_85 = fadd i32 %sum_84, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="2358" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:506 %mul_1_3_2_1 = fmul i32 %input_val_14, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_1"/></StgValue>
</operation>

<operation id="2359" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:508 %mul_1_3_2_2 = fmul i32 %input_val_27, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_2"/></StgValue>
</operation>

<operation id="2360" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:510 %mul_1_3_2_3 = fmul i32 %input_val_32, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_3"/></StgValue>
</operation>

<operation id="2361" st_id="81" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:555 %mul_1_4_2 = fmul i32 %input_val_14, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2"/></StgValue>
</operation>

<operation id="2362" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:557 %mul_1_4_2_1 = fmul i32 %input_val_27, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_1"/></StgValue>
</operation>

<operation id="2363" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:559 %mul_1_4_2_2 = fmul i32 %input_val_32, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_2"/></StgValue>
</operation>

<operation id="2364" st_id="81" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:606 %mul_1_5_2 = fmul i32 %input_val_27, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2365" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:608 %mul_1_5_2_1 = fmul i32 %input_val_32, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_1"/></StgValue>
</operation>

<operation id="2366" st_id="81" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:657 %mul_1_6_2 = fmul i32 %input_val_32, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="2367" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1166 %sum_409 = fadd i32 %sum_408, i32 %mul_1_16_1_4

]]></Node>
<StgValue><ssdm name="sum_409"/></StgValue>
</operation>

<operation id="2368" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1217 %sum_434 = fadd i32 %sum_433, i32 %mul_1_17_1_4

]]></Node>
<StgValue><ssdm name="sum_434"/></StgValue>
</operation>

<operation id="2369" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1268 %sum_459 = fadd i32 %sum_458, i32 %mul_1_18_1_4

]]></Node>
<StgValue><ssdm name="sum_459"/></StgValue>
</operation>

<operation id="2370" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1319 %sum_484 = fadd i32 %sum_483, i32 %mul_1_19_1_4

]]></Node>
<StgValue><ssdm name="sum_484"/></StgValue>
</operation>

<operation id="2371" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1368 %sum_508 = fadd i32 %sum_507, i32 %mul_1_20_1_3

]]></Node>
<StgValue><ssdm name="sum_508"/></StgValue>
</operation>

<operation id="2372" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1419 %sum_533 = fadd i32 %sum_532, i32 %mul_1_21_1_3

]]></Node>
<StgValue><ssdm name="sum_533"/></StgValue>
</operation>

<operation id="2373" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1470 %sum_558 = fadd i32 %sum_557, i32 %mul_1_22_1_3

]]></Node>
<StgValue><ssdm name="sum_558"/></StgValue>
</operation>

<operation id="2374" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1521 %sum_583 = fadd i32 %sum_582, i32 %mul_1_23_1_3

]]></Node>
<StgValue><ssdm name="sum_583"/></StgValue>
</operation>

<operation id="2375" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1570 %sum_607 = fadd i32 %sum_606, i32 %mul_1_24_1_2

]]></Node>
<StgValue><ssdm name="sum_607"/></StgValue>
</operation>

<operation id="2376" st_id="81" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1621 %sum_632 = fadd i32 %sum_631, i32 %mul_1_25_1_2

]]></Node>
<StgValue><ssdm name="sum_632"/></StgValue>
</operation>

<operation id="2377" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1672 %sum_657 = fadd i32 %sum_656, i32 %mul_1_26_1_2

]]></Node>
<StgValue><ssdm name="sum_657"/></StgValue>
</operation>

<operation id="2378" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1723 %sum_682 = fadd i32 %sum_681, i32 %mul_1_27_1_2

]]></Node>
<StgValue><ssdm name="sum_682"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="2379" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:154 %input_val_37 = bitcast i32 %INPUT_r_addr_read_71

]]></Node>
<StgValue><ssdm name="input_val_37"/></StgValue>
</operation>

<operation id="2380" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:155 %INPUT_r_addr_read_72 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_72"/></StgValue>
</operation>

<operation id="2381" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:354 %sum_11 = fadd i32 %sum_10, i32 %mul_1_21205_1

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="2382" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:403 %sum_35 = fadd i32 %sum_34, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>

<operation id="2383" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:410 %mul_1_1_2_4 = fmul i32 %input_val_27, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_1_2_4"/></StgValue>
</operation>

<operation id="2384" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:454 %sum_60 = fadd i32 %sum_59, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2385" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:459 %mul_1_2_2_3 = fmul i32 %input_val_27, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_3"/></StgValue>
</operation>

<operation id="2386" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:461 %mul_1_2_2_4 = fmul i32 %input_val_32, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_4"/></StgValue>
</operation>

<operation id="2387" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:505 %sum_85 = fadd i32 %sum_84, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="2388" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:508 %mul_1_3_2_2 = fmul i32 %input_val_27, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_2"/></StgValue>
</operation>

<operation id="2389" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:510 %mul_1_3_2_3 = fmul i32 %input_val_32, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_3"/></StgValue>
</operation>

<operation id="2390" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:512 %mul_1_3_2_4 = fmul i32 %input_val_37, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_4"/></StgValue>
</operation>

<operation id="2391" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:556 %sum_110 = fadd i32 %sum_109, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="sum_110"/></StgValue>
</operation>

<operation id="2392" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:557 %mul_1_4_2_1 = fmul i32 %input_val_27, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_1"/></StgValue>
</operation>

<operation id="2393" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:559 %mul_1_4_2_2 = fmul i32 %input_val_32, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_2"/></StgValue>
</operation>

<operation id="2394" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:561 %mul_1_4_2_3 = fmul i32 %input_val_37, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_3"/></StgValue>
</operation>

<operation id="2395" st_id="82" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:606 %mul_1_5_2 = fmul i32 %input_val_27, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2"/></StgValue>
</operation>

<operation id="2396" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:608 %mul_1_5_2_1 = fmul i32 %input_val_32, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_1"/></StgValue>
</operation>

<operation id="2397" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:610 %mul_1_5_2_2 = fmul i32 %input_val_37, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_2"/></StgValue>
</operation>

<operation id="2398" st_id="82" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:657 %mul_1_6_2 = fmul i32 %input_val_32, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="2399" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:659 %mul_1_6_2_1 = fmul i32 %input_val_37, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_1"/></StgValue>
</operation>

<operation id="2400" st_id="82" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:708 %mul_1_7_2 = fmul i32 %input_val_37, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="2401" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1217 %sum_434 = fadd i32 %sum_433, i32 %mul_1_17_1_4

]]></Node>
<StgValue><ssdm name="sum_434"/></StgValue>
</operation>

<operation id="2402" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1268 %sum_459 = fadd i32 %sum_458, i32 %mul_1_18_1_4

]]></Node>
<StgValue><ssdm name="sum_459"/></StgValue>
</operation>

<operation id="2403" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1319 %sum_484 = fadd i32 %sum_483, i32 %mul_1_19_1_4

]]></Node>
<StgValue><ssdm name="sum_484"/></StgValue>
</operation>

<operation id="2404" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1370 %sum_509 = fadd i32 %sum_508, i32 %mul_1_20_1_4

]]></Node>
<StgValue><ssdm name="sum_509"/></StgValue>
</operation>

<operation id="2405" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1419 %sum_533 = fadd i32 %sum_532, i32 %mul_1_21_1_3

]]></Node>
<StgValue><ssdm name="sum_533"/></StgValue>
</operation>

<operation id="2406" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1470 %sum_558 = fadd i32 %sum_557, i32 %mul_1_22_1_3

]]></Node>
<StgValue><ssdm name="sum_558"/></StgValue>
</operation>

<operation id="2407" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1521 %sum_583 = fadd i32 %sum_582, i32 %mul_1_23_1_3

]]></Node>
<StgValue><ssdm name="sum_583"/></StgValue>
</operation>

<operation id="2408" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1572 %sum_608 = fadd i32 %sum_607, i32 %mul_1_24_1_3

]]></Node>
<StgValue><ssdm name="sum_608"/></StgValue>
</operation>

<operation id="2409" st_id="82" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1621 %sum_632 = fadd i32 %sum_631, i32 %mul_1_25_1_2

]]></Node>
<StgValue><ssdm name="sum_632"/></StgValue>
</operation>

<operation id="2410" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1672 %sum_657 = fadd i32 %sum_656, i32 %mul_1_26_1_2

]]></Node>
<StgValue><ssdm name="sum_657"/></StgValue>
</operation>

<operation id="2411" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1723 %sum_682 = fadd i32 %sum_681, i32 %mul_1_27_1_2

]]></Node>
<StgValue><ssdm name="sum_682"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="2412" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:156 %input_val_42 = bitcast i32 %INPUT_r_addr_read_72

]]></Node>
<StgValue><ssdm name="input_val_42"/></StgValue>
</operation>

<operation id="2413" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:157 %INPUT_r_addr_read_73 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_73"/></StgValue>
</operation>

<operation id="2414" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:354 %sum_11 = fadd i32 %sum_10, i32 %mul_1_21205_1

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="2415" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:405 %sum_36 = fadd i32 %sum_35, i32 %mul_1_1_2_1

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2416" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:454 %sum_60 = fadd i32 %sum_59, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="sum_60"/></StgValue>
</operation>

<operation id="2417" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:461 %mul_1_2_2_4 = fmul i32 %input_val_32, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_2_2_4"/></StgValue>
</operation>

<operation id="2418" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:505 %sum_85 = fadd i32 %sum_84, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="2419" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:510 %mul_1_3_2_3 = fmul i32 %input_val_32, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_3"/></StgValue>
</operation>

<operation id="2420" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:512 %mul_1_3_2_4 = fmul i32 %input_val_37, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_4"/></StgValue>
</operation>

<operation id="2421" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:556 %sum_110 = fadd i32 %sum_109, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="sum_110"/></StgValue>
</operation>

<operation id="2422" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:559 %mul_1_4_2_2 = fmul i32 %input_val_32, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_2"/></StgValue>
</operation>

<operation id="2423" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:561 %mul_1_4_2_3 = fmul i32 %input_val_37, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_3"/></StgValue>
</operation>

<operation id="2424" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:563 %mul_1_4_2_4 = fmul i32 %input_val_42, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_4"/></StgValue>
</operation>

<operation id="2425" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:607 %sum_135 = fadd i32 %sum_134, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="2426" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:608 %mul_1_5_2_1 = fmul i32 %input_val_32, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_1"/></StgValue>
</operation>

<operation id="2427" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:610 %mul_1_5_2_2 = fmul i32 %input_val_37, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_2"/></StgValue>
</operation>

<operation id="2428" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:612 %mul_1_5_2_3 = fmul i32 %input_val_42, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_3"/></StgValue>
</operation>

<operation id="2429" st_id="83" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:657 %mul_1_6_2 = fmul i32 %input_val_32, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2"/></StgValue>
</operation>

<operation id="2430" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:659 %mul_1_6_2_1 = fmul i32 %input_val_37, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_1"/></StgValue>
</operation>

<operation id="2431" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:661 %mul_1_6_2_2 = fmul i32 %input_val_42, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_2"/></StgValue>
</operation>

<operation id="2432" st_id="83" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:708 %mul_1_7_2 = fmul i32 %input_val_37, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="2433" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:710 %mul_1_7_2_1 = fmul i32 %input_val_42, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_1"/></StgValue>
</operation>

<operation id="2434" st_id="83" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:759 %mul_1_8_2 = fmul i32 %input_val_42, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="2435" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1268 %sum_459 = fadd i32 %sum_458, i32 %mul_1_18_1_4

]]></Node>
<StgValue><ssdm name="sum_459"/></StgValue>
</operation>

<operation id="2436" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1319 %sum_484 = fadd i32 %sum_483, i32 %mul_1_19_1_4

]]></Node>
<StgValue><ssdm name="sum_484"/></StgValue>
</operation>

<operation id="2437" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1370 %sum_509 = fadd i32 %sum_508, i32 %mul_1_20_1_4

]]></Node>
<StgValue><ssdm name="sum_509"/></StgValue>
</operation>

<operation id="2438" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1421 %sum_534 = fadd i32 %sum_533, i32 %mul_1_21_1_4

]]></Node>
<StgValue><ssdm name="sum_534"/></StgValue>
</operation>

<operation id="2439" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1470 %sum_558 = fadd i32 %sum_557, i32 %mul_1_22_1_3

]]></Node>
<StgValue><ssdm name="sum_558"/></StgValue>
</operation>

<operation id="2440" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1521 %sum_583 = fadd i32 %sum_582, i32 %mul_1_23_1_3

]]></Node>
<StgValue><ssdm name="sum_583"/></StgValue>
</operation>

<operation id="2441" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1572 %sum_608 = fadd i32 %sum_607, i32 %mul_1_24_1_3

]]></Node>
<StgValue><ssdm name="sum_608"/></StgValue>
</operation>

<operation id="2442" st_id="83" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1623 %sum_633 = fadd i32 %sum_632, i32 %mul_1_25_1_3

]]></Node>
<StgValue><ssdm name="sum_633"/></StgValue>
</operation>

<operation id="2443" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1672 %sum_657 = fadd i32 %sum_656, i32 %mul_1_26_1_2

]]></Node>
<StgValue><ssdm name="sum_657"/></StgValue>
</operation>

<operation id="2444" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1723 %sum_682 = fadd i32 %sum_681, i32 %mul_1_27_1_2

]]></Node>
<StgValue><ssdm name="sum_682"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="2445" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:158 %input_val_47 = bitcast i32 %INPUT_r_addr_read_73

]]></Node>
<StgValue><ssdm name="input_val_47"/></StgValue>
</operation>

<operation id="2446" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:159 %INPUT_r_addr_read_74 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_74"/></StgValue>
</operation>

<operation id="2447" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:354 %sum_11 = fadd i32 %sum_10, i32 %mul_1_21205_1

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="2448" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:405 %sum_36 = fadd i32 %sum_35, i32 %mul_1_1_2_1

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2449" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:456 %sum_61 = fadd i32 %sum_60, i32 %mul_1_2_2_1

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2450" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:505 %sum_85 = fadd i32 %sum_84, i32 %mul_1_3_2

]]></Node>
<StgValue><ssdm name="sum_85"/></StgValue>
</operation>

<operation id="2451" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:512 %mul_1_3_2_4 = fmul i32 %input_val_37, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_3_2_4"/></StgValue>
</operation>

<operation id="2452" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:556 %sum_110 = fadd i32 %sum_109, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="sum_110"/></StgValue>
</operation>

<operation id="2453" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:561 %mul_1_4_2_3 = fmul i32 %input_val_37, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_3"/></StgValue>
</operation>

<operation id="2454" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:563 %mul_1_4_2_4 = fmul i32 %input_val_42, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_4"/></StgValue>
</operation>

<operation id="2455" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:607 %sum_135 = fadd i32 %sum_134, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="2456" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:610 %mul_1_5_2_2 = fmul i32 %input_val_37, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_2"/></StgValue>
</operation>

<operation id="2457" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:612 %mul_1_5_2_3 = fmul i32 %input_val_42, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_3"/></StgValue>
</operation>

<operation id="2458" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:614 %mul_1_5_2_4 = fmul i32 %input_val_47, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_4"/></StgValue>
</operation>

<operation id="2459" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:658 %sum_160 = fadd i32 %sum_159, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="2460" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:659 %mul_1_6_2_1 = fmul i32 %input_val_37, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_1"/></StgValue>
</operation>

<operation id="2461" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:661 %mul_1_6_2_2 = fmul i32 %input_val_42, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_2"/></StgValue>
</operation>

<operation id="2462" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:663 %mul_1_6_2_3 = fmul i32 %input_val_47, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_3"/></StgValue>
</operation>

<operation id="2463" st_id="84" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:708 %mul_1_7_2 = fmul i32 %input_val_37, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2"/></StgValue>
</operation>

<operation id="2464" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:710 %mul_1_7_2_1 = fmul i32 %input_val_42, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_1"/></StgValue>
</operation>

<operation id="2465" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:712 %mul_1_7_2_2 = fmul i32 %input_val_47, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_2"/></StgValue>
</operation>

<operation id="2466" st_id="84" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:759 %mul_1_8_2 = fmul i32 %input_val_42, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="2467" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:761 %mul_1_8_2_1 = fmul i32 %input_val_47, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_1"/></StgValue>
</operation>

<operation id="2468" st_id="84" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:810 %mul_1_9_2 = fmul i32 %input_val_47, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2"/></StgValue>
</operation>

<operation id="2469" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1319 %sum_484 = fadd i32 %sum_483, i32 %mul_1_19_1_4

]]></Node>
<StgValue><ssdm name="sum_484"/></StgValue>
</operation>

<operation id="2470" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1370 %sum_509 = fadd i32 %sum_508, i32 %mul_1_20_1_4

]]></Node>
<StgValue><ssdm name="sum_509"/></StgValue>
</operation>

<operation id="2471" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1421 %sum_534 = fadd i32 %sum_533, i32 %mul_1_21_1_4

]]></Node>
<StgValue><ssdm name="sum_534"/></StgValue>
</operation>

<operation id="2472" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1472 %sum_559 = fadd i32 %sum_558, i32 %mul_1_22_1_4

]]></Node>
<StgValue><ssdm name="sum_559"/></StgValue>
</operation>

<operation id="2473" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1521 %sum_583 = fadd i32 %sum_582, i32 %mul_1_23_1_3

]]></Node>
<StgValue><ssdm name="sum_583"/></StgValue>
</operation>

<operation id="2474" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1572 %sum_608 = fadd i32 %sum_607, i32 %mul_1_24_1_3

]]></Node>
<StgValue><ssdm name="sum_608"/></StgValue>
</operation>

<operation id="2475" st_id="84" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1623 %sum_633 = fadd i32 %sum_632, i32 %mul_1_25_1_3

]]></Node>
<StgValue><ssdm name="sum_633"/></StgValue>
</operation>

<operation id="2476" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1674 %sum_658 = fadd i32 %sum_657, i32 %mul_1_26_1_3

]]></Node>
<StgValue><ssdm name="sum_658"/></StgValue>
</operation>

<operation id="2477" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1723 %sum_682 = fadd i32 %sum_681, i32 %mul_1_27_1_2

]]></Node>
<StgValue><ssdm name="sum_682"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="2478" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:160 %input_val_52 = bitcast i32 %INPUT_r_addr_read_74

]]></Node>
<StgValue><ssdm name="input_val_52"/></StgValue>
</operation>

<operation id="2479" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:161 %INPUT_r_addr_read_75 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_75"/></StgValue>
</operation>

<operation id="2480" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:354 %sum_11 = fadd i32 %sum_10, i32 %mul_1_21205_1

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="2481" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:405 %sum_36 = fadd i32 %sum_35, i32 %mul_1_1_2_1

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2482" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:456 %sum_61 = fadd i32 %sum_60, i32 %mul_1_2_2_1

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2483" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:507 %sum_86 = fadd i32 %sum_85, i32 %mul_1_3_2_1

]]></Node>
<StgValue><ssdm name="sum_86"/></StgValue>
</operation>

<operation id="2484" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:556 %sum_110 = fadd i32 %sum_109, i32 %mul_1_4_2

]]></Node>
<StgValue><ssdm name="sum_110"/></StgValue>
</operation>

<operation id="2485" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:563 %mul_1_4_2_4 = fmul i32 %input_val_42, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_4_2_4"/></StgValue>
</operation>

<operation id="2486" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:607 %sum_135 = fadd i32 %sum_134, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="2487" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:612 %mul_1_5_2_3 = fmul i32 %input_val_42, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_3"/></StgValue>
</operation>

<operation id="2488" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:614 %mul_1_5_2_4 = fmul i32 %input_val_47, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_4"/></StgValue>
</operation>

<operation id="2489" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:658 %sum_160 = fadd i32 %sum_159, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="2490" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:661 %mul_1_6_2_2 = fmul i32 %input_val_42, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_2"/></StgValue>
</operation>

<operation id="2491" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:663 %mul_1_6_2_3 = fmul i32 %input_val_47, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_3"/></StgValue>
</operation>

<operation id="2492" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:665 %mul_1_6_2_4 = fmul i32 %input_val_52, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_4"/></StgValue>
</operation>

<operation id="2493" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:709 %sum_185 = fadd i32 %sum_184, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="2494" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:710 %mul_1_7_2_1 = fmul i32 %input_val_42, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_1"/></StgValue>
</operation>

<operation id="2495" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:712 %mul_1_7_2_2 = fmul i32 %input_val_47, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_2"/></StgValue>
</operation>

<operation id="2496" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:714 %mul_1_7_2_3 = fmul i32 %input_val_52, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_3"/></StgValue>
</operation>

<operation id="2497" st_id="85" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:759 %mul_1_8_2 = fmul i32 %input_val_42, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2"/></StgValue>
</operation>

<operation id="2498" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:761 %mul_1_8_2_1 = fmul i32 %input_val_47, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_1"/></StgValue>
</operation>

<operation id="2499" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:763 %mul_1_8_2_2 = fmul i32 %input_val_52, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_2"/></StgValue>
</operation>

<operation id="2500" st_id="85" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:810 %mul_1_9_2 = fmul i32 %input_val_47, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2"/></StgValue>
</operation>

<operation id="2501" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:812 %mul_1_9_2_1 = fmul i32 %input_val_52, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_1"/></StgValue>
</operation>

<operation id="2502" st_id="85" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:861 %mul_1_10_2 = fmul i32 %input_val_52, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2"/></StgValue>
</operation>

<operation id="2503" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1370 %sum_509 = fadd i32 %sum_508, i32 %mul_1_20_1_4

]]></Node>
<StgValue><ssdm name="sum_509"/></StgValue>
</operation>

<operation id="2504" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1421 %sum_534 = fadd i32 %sum_533, i32 %mul_1_21_1_4

]]></Node>
<StgValue><ssdm name="sum_534"/></StgValue>
</operation>

<operation id="2505" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1472 %sum_559 = fadd i32 %sum_558, i32 %mul_1_22_1_4

]]></Node>
<StgValue><ssdm name="sum_559"/></StgValue>
</operation>

<operation id="2506" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1523 %sum_584 = fadd i32 %sum_583, i32 %mul_1_23_1_4

]]></Node>
<StgValue><ssdm name="sum_584"/></StgValue>
</operation>

<operation id="2507" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1572 %sum_608 = fadd i32 %sum_607, i32 %mul_1_24_1_3

]]></Node>
<StgValue><ssdm name="sum_608"/></StgValue>
</operation>

<operation id="2508" st_id="85" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1623 %sum_633 = fadd i32 %sum_632, i32 %mul_1_25_1_3

]]></Node>
<StgValue><ssdm name="sum_633"/></StgValue>
</operation>

<operation id="2509" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1674 %sum_658 = fadd i32 %sum_657, i32 %mul_1_26_1_3

]]></Node>
<StgValue><ssdm name="sum_658"/></StgValue>
</operation>

<operation id="2510" st_id="85" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1725 %sum_683 = fadd i32 %sum_682, i32 %mul_1_27_1_3

]]></Node>
<StgValue><ssdm name="sum_683"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="2511" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:162 %input_val_57 = bitcast i32 %INPUT_r_addr_read_75

]]></Node>
<StgValue><ssdm name="input_val_57"/></StgValue>
</operation>

<operation id="2512" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:163 %INPUT_r_addr_read_76 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_76"/></StgValue>
</operation>

<operation id="2513" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:356 %sum_12 = fadd i32 %sum_11, i32 %mul_1_21205_2

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="2514" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:405 %sum_36 = fadd i32 %sum_35, i32 %mul_1_1_2_1

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>

<operation id="2515" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:456 %sum_61 = fadd i32 %sum_60, i32 %mul_1_2_2_1

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2516" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:507 %sum_86 = fadd i32 %sum_85, i32 %mul_1_3_2_1

]]></Node>
<StgValue><ssdm name="sum_86"/></StgValue>
</operation>

<operation id="2517" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:558 %sum_111 = fadd i32 %sum_110, i32 %mul_1_4_2_1

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="2518" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:607 %sum_135 = fadd i32 %sum_134, i32 %mul_1_5_2

]]></Node>
<StgValue><ssdm name="sum_135"/></StgValue>
</operation>

<operation id="2519" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:614 %mul_1_5_2_4 = fmul i32 %input_val_47, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_5_2_4"/></StgValue>
</operation>

<operation id="2520" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:658 %sum_160 = fadd i32 %sum_159, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="2521" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:663 %mul_1_6_2_3 = fmul i32 %input_val_47, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_3"/></StgValue>
</operation>

<operation id="2522" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:665 %mul_1_6_2_4 = fmul i32 %input_val_52, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_4"/></StgValue>
</operation>

<operation id="2523" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:709 %sum_185 = fadd i32 %sum_184, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="2524" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:712 %mul_1_7_2_2 = fmul i32 %input_val_47, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_2"/></StgValue>
</operation>

<operation id="2525" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:714 %mul_1_7_2_3 = fmul i32 %input_val_52, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_3"/></StgValue>
</operation>

<operation id="2526" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:716 %mul_1_7_2_4 = fmul i32 %input_val_57, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_4"/></StgValue>
</operation>

<operation id="2527" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:760 %sum_210 = fadd i32 %sum_209, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="sum_210"/></StgValue>
</operation>

<operation id="2528" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:761 %mul_1_8_2_1 = fmul i32 %input_val_47, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_1"/></StgValue>
</operation>

<operation id="2529" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:763 %mul_1_8_2_2 = fmul i32 %input_val_52, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_2"/></StgValue>
</operation>

<operation id="2530" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:765 %mul_1_8_2_3 = fmul i32 %input_val_57, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_3"/></StgValue>
</operation>

<operation id="2531" st_id="86" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:810 %mul_1_9_2 = fmul i32 %input_val_47, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2"/></StgValue>
</operation>

<operation id="2532" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:812 %mul_1_9_2_1 = fmul i32 %input_val_52, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_1"/></StgValue>
</operation>

<operation id="2533" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:814 %mul_1_9_2_2 = fmul i32 %input_val_57, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_2"/></StgValue>
</operation>

<operation id="2534" st_id="86" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:861 %mul_1_10_2 = fmul i32 %input_val_52, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2"/></StgValue>
</operation>

<operation id="2535" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:863 %mul_1_10_2_1 = fmul i32 %input_val_57, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_1"/></StgValue>
</operation>

<operation id="2536" st_id="86" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:912 %mul_1_11_2 = fmul i32 %input_val_57, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2"/></StgValue>
</operation>

<operation id="2537" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1421 %sum_534 = fadd i32 %sum_533, i32 %mul_1_21_1_4

]]></Node>
<StgValue><ssdm name="sum_534"/></StgValue>
</operation>

<operation id="2538" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1472 %sum_559 = fadd i32 %sum_558, i32 %mul_1_22_1_4

]]></Node>
<StgValue><ssdm name="sum_559"/></StgValue>
</operation>

<operation id="2539" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1523 %sum_584 = fadd i32 %sum_583, i32 %mul_1_23_1_4

]]></Node>
<StgValue><ssdm name="sum_584"/></StgValue>
</operation>

<operation id="2540" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1574 %sum_609 = fadd i32 %sum_608, i32 %mul_1_24_1_4

]]></Node>
<StgValue><ssdm name="sum_609"/></StgValue>
</operation>

<operation id="2541" st_id="86" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1623 %sum_633 = fadd i32 %sum_632, i32 %mul_1_25_1_3

]]></Node>
<StgValue><ssdm name="sum_633"/></StgValue>
</operation>

<operation id="2542" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1674 %sum_658 = fadd i32 %sum_657, i32 %mul_1_26_1_3

]]></Node>
<StgValue><ssdm name="sum_658"/></StgValue>
</operation>

<operation id="2543" st_id="86" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1725 %sum_683 = fadd i32 %sum_682, i32 %mul_1_27_1_3

]]></Node>
<StgValue><ssdm name="sum_683"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="2544" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:164 %input_val_62 = bitcast i32 %INPUT_r_addr_read_76

]]></Node>
<StgValue><ssdm name="input_val_62"/></StgValue>
</operation>

<operation id="2545" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:165 %INPUT_r_addr_read_77 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_77"/></StgValue>
</operation>

<operation id="2546" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:356 %sum_12 = fadd i32 %sum_11, i32 %mul_1_21205_2

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="2547" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:407 %sum_37 = fadd i32 %sum_36, i32 %mul_1_1_2_2

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2548" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:456 %sum_61 = fadd i32 %sum_60, i32 %mul_1_2_2_1

]]></Node>
<StgValue><ssdm name="sum_61"/></StgValue>
</operation>

<operation id="2549" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:507 %sum_86 = fadd i32 %sum_85, i32 %mul_1_3_2_1

]]></Node>
<StgValue><ssdm name="sum_86"/></StgValue>
</operation>

<operation id="2550" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:558 %sum_111 = fadd i32 %sum_110, i32 %mul_1_4_2_1

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="2551" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:609 %sum_136 = fadd i32 %sum_135, i32 %mul_1_5_2_1

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="2552" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:658 %sum_160 = fadd i32 %sum_159, i32 %mul_1_6_2

]]></Node>
<StgValue><ssdm name="sum_160"/></StgValue>
</operation>

<operation id="2553" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:665 %mul_1_6_2_4 = fmul i32 %input_val_52, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_6_2_4"/></StgValue>
</operation>

<operation id="2554" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:709 %sum_185 = fadd i32 %sum_184, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="2555" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:714 %mul_1_7_2_3 = fmul i32 %input_val_52, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_3"/></StgValue>
</operation>

<operation id="2556" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:716 %mul_1_7_2_4 = fmul i32 %input_val_57, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_4"/></StgValue>
</operation>

<operation id="2557" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:760 %sum_210 = fadd i32 %sum_209, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="sum_210"/></StgValue>
</operation>

<operation id="2558" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:763 %mul_1_8_2_2 = fmul i32 %input_val_52, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_2"/></StgValue>
</operation>

<operation id="2559" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:765 %mul_1_8_2_3 = fmul i32 %input_val_57, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_3"/></StgValue>
</operation>

<operation id="2560" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:767 %mul_1_8_2_4 = fmul i32 %input_val_62, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_4"/></StgValue>
</operation>

<operation id="2561" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:811 %sum_235 = fadd i32 %sum_234, i32 %mul_1_9_2

]]></Node>
<StgValue><ssdm name="sum_235"/></StgValue>
</operation>

<operation id="2562" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:812 %mul_1_9_2_1 = fmul i32 %input_val_52, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_1"/></StgValue>
</operation>

<operation id="2563" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:814 %mul_1_9_2_2 = fmul i32 %input_val_57, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_2"/></StgValue>
</operation>

<operation id="2564" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:816 %mul_1_9_2_3 = fmul i32 %input_val_62, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_3"/></StgValue>
</operation>

<operation id="2565" st_id="87" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:861 %mul_1_10_2 = fmul i32 %input_val_52, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2"/></StgValue>
</operation>

<operation id="2566" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:863 %mul_1_10_2_1 = fmul i32 %input_val_57, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_1"/></StgValue>
</operation>

<operation id="2567" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:865 %mul_1_10_2_2 = fmul i32 %input_val_62, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_2"/></StgValue>
</operation>

<operation id="2568" st_id="87" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:912 %mul_1_11_2 = fmul i32 %input_val_57, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2"/></StgValue>
</operation>

<operation id="2569" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:914 %mul_1_11_2_1 = fmul i32 %input_val_62, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_1"/></StgValue>
</operation>

<operation id="2570" st_id="87" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:963 %mul_1_12_2 = fmul i32 %input_val_62, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2"/></StgValue>
</operation>

<operation id="2571" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1472 %sum_559 = fadd i32 %sum_558, i32 %mul_1_22_1_4

]]></Node>
<StgValue><ssdm name="sum_559"/></StgValue>
</operation>

<operation id="2572" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1523 %sum_584 = fadd i32 %sum_583, i32 %mul_1_23_1_4

]]></Node>
<StgValue><ssdm name="sum_584"/></StgValue>
</operation>

<operation id="2573" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1574 %sum_609 = fadd i32 %sum_608, i32 %mul_1_24_1_4

]]></Node>
<StgValue><ssdm name="sum_609"/></StgValue>
</operation>

<operation id="2574" st_id="87" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1625 %sum_634 = fadd i32 %sum_633, i32 %mul_1_25_1_4

]]></Node>
<StgValue><ssdm name="sum_634"/></StgValue>
</operation>

<operation id="2575" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1674 %sum_658 = fadd i32 %sum_657, i32 %mul_1_26_1_3

]]></Node>
<StgValue><ssdm name="sum_658"/></StgValue>
</operation>

<operation id="2576" st_id="87" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1725 %sum_683 = fadd i32 %sum_682, i32 %mul_1_27_1_3

]]></Node>
<StgValue><ssdm name="sum_683"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="2577" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:166 %input_val_67 = bitcast i32 %INPUT_r_addr_read_77

]]></Node>
<StgValue><ssdm name="input_val_67"/></StgValue>
</operation>

<operation id="2578" st_id="88" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:167 %INPUT_r_addr_read_78 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_78"/></StgValue>
</operation>

<operation id="2579" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:356 %sum_12 = fadd i32 %sum_11, i32 %mul_1_21205_2

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="2580" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:407 %sum_37 = fadd i32 %sum_36, i32 %mul_1_1_2_2

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2581" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:458 %sum_62 = fadd i32 %sum_61, i32 %mul_1_2_2_2

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2582" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:507 %sum_86 = fadd i32 %sum_85, i32 %mul_1_3_2_1

]]></Node>
<StgValue><ssdm name="sum_86"/></StgValue>
</operation>

<operation id="2583" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:558 %sum_111 = fadd i32 %sum_110, i32 %mul_1_4_2_1

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="2584" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:609 %sum_136 = fadd i32 %sum_135, i32 %mul_1_5_2_1

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="2585" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:660 %sum_161 = fadd i32 %sum_160, i32 %mul_1_6_2_1

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="2586" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:709 %sum_185 = fadd i32 %sum_184, i32 %mul_1_7_2

]]></Node>
<StgValue><ssdm name="sum_185"/></StgValue>
</operation>

<operation id="2587" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:716 %mul_1_7_2_4 = fmul i32 %input_val_57, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_7_2_4"/></StgValue>
</operation>

<operation id="2588" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:760 %sum_210 = fadd i32 %sum_209, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="sum_210"/></StgValue>
</operation>

<operation id="2589" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:765 %mul_1_8_2_3 = fmul i32 %input_val_57, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_3"/></StgValue>
</operation>

<operation id="2590" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:767 %mul_1_8_2_4 = fmul i32 %input_val_62, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_4"/></StgValue>
</operation>

<operation id="2591" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:811 %sum_235 = fadd i32 %sum_234, i32 %mul_1_9_2

]]></Node>
<StgValue><ssdm name="sum_235"/></StgValue>
</operation>

<operation id="2592" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:814 %mul_1_9_2_2 = fmul i32 %input_val_57, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_2"/></StgValue>
</operation>

<operation id="2593" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:816 %mul_1_9_2_3 = fmul i32 %input_val_62, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_3"/></StgValue>
</operation>

<operation id="2594" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:818 %mul_1_9_2_4 = fmul i32 %input_val_67, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_4"/></StgValue>
</operation>

<operation id="2595" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:862 %sum_260 = fadd i32 %sum_259, i32 %mul_1_10_2

]]></Node>
<StgValue><ssdm name="sum_260"/></StgValue>
</operation>

<operation id="2596" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:863 %mul_1_10_2_1 = fmul i32 %input_val_57, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_1"/></StgValue>
</operation>

<operation id="2597" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:865 %mul_1_10_2_2 = fmul i32 %input_val_62, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_2"/></StgValue>
</operation>

<operation id="2598" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:867 %mul_1_10_2_3 = fmul i32 %input_val_67, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_3"/></StgValue>
</operation>

<operation id="2599" st_id="88" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:912 %mul_1_11_2 = fmul i32 %input_val_57, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2"/></StgValue>
</operation>

<operation id="2600" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:914 %mul_1_11_2_1 = fmul i32 %input_val_62, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_1"/></StgValue>
</operation>

<operation id="2601" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:916 %mul_1_11_2_2 = fmul i32 %input_val_67, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_2"/></StgValue>
</operation>

<operation id="2602" st_id="88" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:963 %mul_1_12_2 = fmul i32 %input_val_62, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2"/></StgValue>
</operation>

<operation id="2603" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:965 %mul_1_12_2_1 = fmul i32 %input_val_67, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_1"/></StgValue>
</operation>

<operation id="2604" st_id="88" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1014 %mul_1_13_2 = fmul i32 %input_val_67, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2"/></StgValue>
</operation>

<operation id="2605" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1523 %sum_584 = fadd i32 %sum_583, i32 %mul_1_23_1_4

]]></Node>
<StgValue><ssdm name="sum_584"/></StgValue>
</operation>

<operation id="2606" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1574 %sum_609 = fadd i32 %sum_608, i32 %mul_1_24_1_4

]]></Node>
<StgValue><ssdm name="sum_609"/></StgValue>
</operation>

<operation id="2607" st_id="88" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1625 %sum_634 = fadd i32 %sum_633, i32 %mul_1_25_1_4

]]></Node>
<StgValue><ssdm name="sum_634"/></StgValue>
</operation>

<operation id="2608" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1676 %sum_659 = fadd i32 %sum_658, i32 %mul_1_26_1_4

]]></Node>
<StgValue><ssdm name="sum_659"/></StgValue>
</operation>

<operation id="2609" st_id="88" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1725 %sum_683 = fadd i32 %sum_682, i32 %mul_1_27_1_3

]]></Node>
<StgValue><ssdm name="sum_683"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="2610" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:168 %input_val_72 = bitcast i32 %INPUT_r_addr_read_78

]]></Node>
<StgValue><ssdm name="input_val_72"/></StgValue>
</operation>

<operation id="2611" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:169 %INPUT_r_addr_read_79 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_79"/></StgValue>
</operation>

<operation id="2612" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:356 %sum_12 = fadd i32 %sum_11, i32 %mul_1_21205_2

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="2613" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:407 %sum_37 = fadd i32 %sum_36, i32 %mul_1_1_2_2

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2614" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:458 %sum_62 = fadd i32 %sum_61, i32 %mul_1_2_2_2

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2615" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:509 %sum_87 = fadd i32 %sum_86, i32 %mul_1_3_2_2

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="2616" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:558 %sum_111 = fadd i32 %sum_110, i32 %mul_1_4_2_1

]]></Node>
<StgValue><ssdm name="sum_111"/></StgValue>
</operation>

<operation id="2617" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:609 %sum_136 = fadd i32 %sum_135, i32 %mul_1_5_2_1

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="2618" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:660 %sum_161 = fadd i32 %sum_160, i32 %mul_1_6_2_1

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="2619" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:711 %sum_186 = fadd i32 %sum_185, i32 %mul_1_7_2_1

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="2620" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:760 %sum_210 = fadd i32 %sum_209, i32 %mul_1_8_2

]]></Node>
<StgValue><ssdm name="sum_210"/></StgValue>
</operation>

<operation id="2621" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:767 %mul_1_8_2_4 = fmul i32 %input_val_62, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_8_2_4"/></StgValue>
</operation>

<operation id="2622" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:811 %sum_235 = fadd i32 %sum_234, i32 %mul_1_9_2

]]></Node>
<StgValue><ssdm name="sum_235"/></StgValue>
</operation>

<operation id="2623" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:816 %mul_1_9_2_3 = fmul i32 %input_val_62, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_3"/></StgValue>
</operation>

<operation id="2624" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:818 %mul_1_9_2_4 = fmul i32 %input_val_67, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_4"/></StgValue>
</operation>

<operation id="2625" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:862 %sum_260 = fadd i32 %sum_259, i32 %mul_1_10_2

]]></Node>
<StgValue><ssdm name="sum_260"/></StgValue>
</operation>

<operation id="2626" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:865 %mul_1_10_2_2 = fmul i32 %input_val_62, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_2"/></StgValue>
</operation>

<operation id="2627" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:867 %mul_1_10_2_3 = fmul i32 %input_val_67, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_3"/></StgValue>
</operation>

<operation id="2628" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:869 %mul_1_10_2_4 = fmul i32 %input_val_72, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_4"/></StgValue>
</operation>

<operation id="2629" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:913 %sum_285 = fadd i32 %sum_284, i32 %mul_1_11_2

]]></Node>
<StgValue><ssdm name="sum_285"/></StgValue>
</operation>

<operation id="2630" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:914 %mul_1_11_2_1 = fmul i32 %input_val_62, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_1"/></StgValue>
</operation>

<operation id="2631" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:916 %mul_1_11_2_2 = fmul i32 %input_val_67, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_2"/></StgValue>
</operation>

<operation id="2632" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:918 %mul_1_11_2_3 = fmul i32 %input_val_72, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_3"/></StgValue>
</operation>

<operation id="2633" st_id="89" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:963 %mul_1_12_2 = fmul i32 %input_val_62, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2"/></StgValue>
</operation>

<operation id="2634" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:965 %mul_1_12_2_1 = fmul i32 %input_val_67, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_1"/></StgValue>
</operation>

<operation id="2635" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:967 %mul_1_12_2_2 = fmul i32 %input_val_72, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_2"/></StgValue>
</operation>

<operation id="2636" st_id="89" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1014 %mul_1_13_2 = fmul i32 %input_val_67, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2"/></StgValue>
</operation>

<operation id="2637" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1016 %mul_1_13_2_1 = fmul i32 %input_val_72, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_1"/></StgValue>
</operation>

<operation id="2638" st_id="89" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1065 %mul_1_14_2 = fmul i32 %input_val_72, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2"/></StgValue>
</operation>

<operation id="2639" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1574 %sum_609 = fadd i32 %sum_608, i32 %mul_1_24_1_4

]]></Node>
<StgValue><ssdm name="sum_609"/></StgValue>
</operation>

<operation id="2640" st_id="89" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1625 %sum_634 = fadd i32 %sum_633, i32 %mul_1_25_1_4

]]></Node>
<StgValue><ssdm name="sum_634"/></StgValue>
</operation>

<operation id="2641" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1676 %sum_659 = fadd i32 %sum_658, i32 %mul_1_26_1_4

]]></Node>
<StgValue><ssdm name="sum_659"/></StgValue>
</operation>

<operation id="2642" st_id="89" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1727 %sum_684 = fadd i32 %sum_683, i32 %mul_1_27_1_4

]]></Node>
<StgValue><ssdm name="sum_684"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="2643" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:170 %input_val_77 = bitcast i32 %INPUT_r_addr_read_79

]]></Node>
<StgValue><ssdm name="input_val_77"/></StgValue>
</operation>

<operation id="2644" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:171 %INPUT_r_addr_read_80 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_80"/></StgValue>
</operation>

<operation id="2645" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:358 %sum_13 = fadd i32 %sum_12, i32 %mul_1_21205_3

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="2646" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:407 %sum_37 = fadd i32 %sum_36, i32 %mul_1_1_2_2

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>

<operation id="2647" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:458 %sum_62 = fadd i32 %sum_61, i32 %mul_1_2_2_2

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2648" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:509 %sum_87 = fadd i32 %sum_86, i32 %mul_1_3_2_2

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="2649" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:560 %sum_112 = fadd i32 %sum_111, i32 %mul_1_4_2_2

]]></Node>
<StgValue><ssdm name="sum_112"/></StgValue>
</operation>

<operation id="2650" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:609 %sum_136 = fadd i32 %sum_135, i32 %mul_1_5_2_1

]]></Node>
<StgValue><ssdm name="sum_136"/></StgValue>
</operation>

<operation id="2651" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:660 %sum_161 = fadd i32 %sum_160, i32 %mul_1_6_2_1

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="2652" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:711 %sum_186 = fadd i32 %sum_185, i32 %mul_1_7_2_1

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="2653" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:762 %sum_211 = fadd i32 %sum_210, i32 %mul_1_8_2_1

]]></Node>
<StgValue><ssdm name="sum_211"/></StgValue>
</operation>

<operation id="2654" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:811 %sum_235 = fadd i32 %sum_234, i32 %mul_1_9_2

]]></Node>
<StgValue><ssdm name="sum_235"/></StgValue>
</operation>

<operation id="2655" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:818 %mul_1_9_2_4 = fmul i32 %input_val_67, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_9_2_4"/></StgValue>
</operation>

<operation id="2656" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:862 %sum_260 = fadd i32 %sum_259, i32 %mul_1_10_2

]]></Node>
<StgValue><ssdm name="sum_260"/></StgValue>
</operation>

<operation id="2657" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:867 %mul_1_10_2_3 = fmul i32 %input_val_67, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_3"/></StgValue>
</operation>

<operation id="2658" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:869 %mul_1_10_2_4 = fmul i32 %input_val_72, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_4"/></StgValue>
</operation>

<operation id="2659" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:913 %sum_285 = fadd i32 %sum_284, i32 %mul_1_11_2

]]></Node>
<StgValue><ssdm name="sum_285"/></StgValue>
</operation>

<operation id="2660" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:916 %mul_1_11_2_2 = fmul i32 %input_val_67, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_2"/></StgValue>
</operation>

<operation id="2661" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:918 %mul_1_11_2_3 = fmul i32 %input_val_72, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_3"/></StgValue>
</operation>

<operation id="2662" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:920 %mul_1_11_2_4 = fmul i32 %input_val_77, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_4"/></StgValue>
</operation>

<operation id="2663" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:964 %sum_310 = fadd i32 %sum_309, i32 %mul_1_12_2

]]></Node>
<StgValue><ssdm name="sum_310"/></StgValue>
</operation>

<operation id="2664" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:965 %mul_1_12_2_1 = fmul i32 %input_val_67, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_1"/></StgValue>
</operation>

<operation id="2665" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:967 %mul_1_12_2_2 = fmul i32 %input_val_72, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_2"/></StgValue>
</operation>

<operation id="2666" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:969 %mul_1_12_2_3 = fmul i32 %input_val_77, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_3"/></StgValue>
</operation>

<operation id="2667" st_id="90" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1014 %mul_1_13_2 = fmul i32 %input_val_67, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2"/></StgValue>
</operation>

<operation id="2668" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1016 %mul_1_13_2_1 = fmul i32 %input_val_72, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_1"/></StgValue>
</operation>

<operation id="2669" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1018 %mul_1_13_2_2 = fmul i32 %input_val_77, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_2"/></StgValue>
</operation>

<operation id="2670" st_id="90" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1065 %mul_1_14_2 = fmul i32 %input_val_72, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2"/></StgValue>
</operation>

<operation id="2671" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1067 %mul_1_14_2_1 = fmul i32 %input_val_77, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_1"/></StgValue>
</operation>

<operation id="2672" st_id="90" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1116 %mul_1_15_2 = fmul i32 %input_val_77, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2"/></StgValue>
</operation>

<operation id="2673" st_id="90" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1625 %sum_634 = fadd i32 %sum_633, i32 %mul_1_25_1_4

]]></Node>
<StgValue><ssdm name="sum_634"/></StgValue>
</operation>

<operation id="2674" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1676 %sum_659 = fadd i32 %sum_658, i32 %mul_1_26_1_4

]]></Node>
<StgValue><ssdm name="sum_659"/></StgValue>
</operation>

<operation id="2675" st_id="90" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1727 %sum_684 = fadd i32 %sum_683, i32 %mul_1_27_1_4

]]></Node>
<StgValue><ssdm name="sum_684"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="2676" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:172 %input_val_82 = bitcast i32 %INPUT_r_addr_read_80

]]></Node>
<StgValue><ssdm name="input_val_82"/></StgValue>
</operation>

<operation id="2677" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:173 %INPUT_r_addr_read_81 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_81"/></StgValue>
</operation>

<operation id="2678" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:358 %sum_13 = fadd i32 %sum_12, i32 %mul_1_21205_3

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="2679" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:409 %sum_38 = fadd i32 %sum_37, i32 %mul_1_1_2_3

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2680" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:458 %sum_62 = fadd i32 %sum_61, i32 %mul_1_2_2_2

]]></Node>
<StgValue><ssdm name="sum_62"/></StgValue>
</operation>

<operation id="2681" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:509 %sum_87 = fadd i32 %sum_86, i32 %mul_1_3_2_2

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="2682" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:560 %sum_112 = fadd i32 %sum_111, i32 %mul_1_4_2_2

]]></Node>
<StgValue><ssdm name="sum_112"/></StgValue>
</operation>

<operation id="2683" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:611 %sum_137 = fadd i32 %sum_136, i32 %mul_1_5_2_2

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="2684" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:660 %sum_161 = fadd i32 %sum_160, i32 %mul_1_6_2_1

]]></Node>
<StgValue><ssdm name="sum_161"/></StgValue>
</operation>

<operation id="2685" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:711 %sum_186 = fadd i32 %sum_185, i32 %mul_1_7_2_1

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="2686" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:762 %sum_211 = fadd i32 %sum_210, i32 %mul_1_8_2_1

]]></Node>
<StgValue><ssdm name="sum_211"/></StgValue>
</operation>

<operation id="2687" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:813 %sum_236 = fadd i32 %sum_235, i32 %mul_1_9_2_1

]]></Node>
<StgValue><ssdm name="sum_236"/></StgValue>
</operation>

<operation id="2688" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:862 %sum_260 = fadd i32 %sum_259, i32 %mul_1_10_2

]]></Node>
<StgValue><ssdm name="sum_260"/></StgValue>
</operation>

<operation id="2689" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:869 %mul_1_10_2_4 = fmul i32 %input_val_72, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_10_2_4"/></StgValue>
</operation>

<operation id="2690" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:913 %sum_285 = fadd i32 %sum_284, i32 %mul_1_11_2

]]></Node>
<StgValue><ssdm name="sum_285"/></StgValue>
</operation>

<operation id="2691" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:918 %mul_1_11_2_3 = fmul i32 %input_val_72, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_3"/></StgValue>
</operation>

<operation id="2692" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:920 %mul_1_11_2_4 = fmul i32 %input_val_77, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_4"/></StgValue>
</operation>

<operation id="2693" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:964 %sum_310 = fadd i32 %sum_309, i32 %mul_1_12_2

]]></Node>
<StgValue><ssdm name="sum_310"/></StgValue>
</operation>

<operation id="2694" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:967 %mul_1_12_2_2 = fmul i32 %input_val_72, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_2"/></StgValue>
</operation>

<operation id="2695" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:969 %mul_1_12_2_3 = fmul i32 %input_val_77, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_3"/></StgValue>
</operation>

<operation id="2696" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:971 %mul_1_12_2_4 = fmul i32 %input_val_82, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_4"/></StgValue>
</operation>

<operation id="2697" st_id="91" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1015 %sum_335 = fadd i32 %sum_334, i32 %mul_1_13_2

]]></Node>
<StgValue><ssdm name="sum_335"/></StgValue>
</operation>

<operation id="2698" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1016 %mul_1_13_2_1 = fmul i32 %input_val_72, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_1"/></StgValue>
</operation>

<operation id="2699" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1018 %mul_1_13_2_2 = fmul i32 %input_val_77, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_2"/></StgValue>
</operation>

<operation id="2700" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1020 %mul_1_13_2_3 = fmul i32 %input_val_82, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_3"/></StgValue>
</operation>

<operation id="2701" st_id="91" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1065 %mul_1_14_2 = fmul i32 %input_val_72, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2"/></StgValue>
</operation>

<operation id="2702" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1067 %mul_1_14_2_1 = fmul i32 %input_val_77, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_1"/></StgValue>
</operation>

<operation id="2703" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1069 %mul_1_14_2_2 = fmul i32 %input_val_82, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_2"/></StgValue>
</operation>

<operation id="2704" st_id="91" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1116 %mul_1_15_2 = fmul i32 %input_val_77, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2"/></StgValue>
</operation>

<operation id="2705" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1118 %mul_1_15_2_1 = fmul i32 %input_val_82, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_1"/></StgValue>
</operation>

<operation id="2706" st_id="91" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1167 %mul_1_16_2 = fmul i32 %input_val_82, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2"/></StgValue>
</operation>

<operation id="2707" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1676 %sum_659 = fadd i32 %sum_658, i32 %mul_1_26_1_4

]]></Node>
<StgValue><ssdm name="sum_659"/></StgValue>
</operation>

<operation id="2708" st_id="91" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1727 %sum_684 = fadd i32 %sum_683, i32 %mul_1_27_1_4

]]></Node>
<StgValue><ssdm name="sum_684"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="2709" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:174 %input_val_87 = bitcast i32 %INPUT_r_addr_read_81

]]></Node>
<StgValue><ssdm name="input_val_87"/></StgValue>
</operation>

<operation id="2710" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:175 %INPUT_r_addr_read_82 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_82"/></StgValue>
</operation>

<operation id="2711" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:358 %sum_13 = fadd i32 %sum_12, i32 %mul_1_21205_3

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="2712" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:409 %sum_38 = fadd i32 %sum_37, i32 %mul_1_1_2_3

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2713" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:460 %sum_63 = fadd i32 %sum_62, i32 %mul_1_2_2_3

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2714" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:509 %sum_87 = fadd i32 %sum_86, i32 %mul_1_3_2_2

]]></Node>
<StgValue><ssdm name="sum_87"/></StgValue>
</operation>

<operation id="2715" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:560 %sum_112 = fadd i32 %sum_111, i32 %mul_1_4_2_2

]]></Node>
<StgValue><ssdm name="sum_112"/></StgValue>
</operation>

<operation id="2716" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:611 %sum_137 = fadd i32 %sum_136, i32 %mul_1_5_2_2

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="2717" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:662 %sum_162 = fadd i32 %sum_161, i32 %mul_1_6_2_2

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="2718" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:711 %sum_186 = fadd i32 %sum_185, i32 %mul_1_7_2_1

]]></Node>
<StgValue><ssdm name="sum_186"/></StgValue>
</operation>

<operation id="2719" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:762 %sum_211 = fadd i32 %sum_210, i32 %mul_1_8_2_1

]]></Node>
<StgValue><ssdm name="sum_211"/></StgValue>
</operation>

<operation id="2720" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:813 %sum_236 = fadd i32 %sum_235, i32 %mul_1_9_2_1

]]></Node>
<StgValue><ssdm name="sum_236"/></StgValue>
</operation>

<operation id="2721" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:864 %sum_261 = fadd i32 %sum_260, i32 %mul_1_10_2_1

]]></Node>
<StgValue><ssdm name="sum_261"/></StgValue>
</operation>

<operation id="2722" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:913 %sum_285 = fadd i32 %sum_284, i32 %mul_1_11_2

]]></Node>
<StgValue><ssdm name="sum_285"/></StgValue>
</operation>

<operation id="2723" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:920 %mul_1_11_2_4 = fmul i32 %input_val_77, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_11_2_4"/></StgValue>
</operation>

<operation id="2724" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:964 %sum_310 = fadd i32 %sum_309, i32 %mul_1_12_2

]]></Node>
<StgValue><ssdm name="sum_310"/></StgValue>
</operation>

<operation id="2725" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:969 %mul_1_12_2_3 = fmul i32 %input_val_77, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_3"/></StgValue>
</operation>

<operation id="2726" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:971 %mul_1_12_2_4 = fmul i32 %input_val_82, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_4"/></StgValue>
</operation>

<operation id="2727" st_id="92" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1015 %sum_335 = fadd i32 %sum_334, i32 %mul_1_13_2

]]></Node>
<StgValue><ssdm name="sum_335"/></StgValue>
</operation>

<operation id="2728" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1018 %mul_1_13_2_2 = fmul i32 %input_val_77, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_2"/></StgValue>
</operation>

<operation id="2729" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1020 %mul_1_13_2_3 = fmul i32 %input_val_82, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_3"/></StgValue>
</operation>

<operation id="2730" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1022 %mul_1_13_2_4 = fmul i32 %input_val_87, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_4"/></StgValue>
</operation>

<operation id="2731" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1066 %sum_360 = fadd i32 %sum_359, i32 %mul_1_14_2

]]></Node>
<StgValue><ssdm name="sum_360"/></StgValue>
</operation>

<operation id="2732" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1067 %mul_1_14_2_1 = fmul i32 %input_val_77, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_1"/></StgValue>
</operation>

<operation id="2733" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1069 %mul_1_14_2_2 = fmul i32 %input_val_82, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_2"/></StgValue>
</operation>

<operation id="2734" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1071 %mul_1_14_2_3 = fmul i32 %input_val_87, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_3"/></StgValue>
</operation>

<operation id="2735" st_id="92" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1116 %mul_1_15_2 = fmul i32 %input_val_77, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2"/></StgValue>
</operation>

<operation id="2736" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1118 %mul_1_15_2_1 = fmul i32 %input_val_82, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_1"/></StgValue>
</operation>

<operation id="2737" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1120 %mul_1_15_2_2 = fmul i32 %input_val_87, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_2"/></StgValue>
</operation>

<operation id="2738" st_id="92" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1167 %mul_1_16_2 = fmul i32 %input_val_82, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2"/></StgValue>
</operation>

<operation id="2739" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1169 %mul_1_16_2_1 = fmul i32 %input_val_87, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_1"/></StgValue>
</operation>

<operation id="2740" st_id="92" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1218 %mul_1_17_2 = fmul i32 %input_val_87, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2"/></StgValue>
</operation>

<operation id="2741" st_id="92" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1727 %sum_684 = fadd i32 %sum_683, i32 %mul_1_27_1_4

]]></Node>
<StgValue><ssdm name="sum_684"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="2742" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:176 %input_val_92 = bitcast i32 %INPUT_r_addr_read_82

]]></Node>
<StgValue><ssdm name="input_val_92"/></StgValue>
</operation>

<operation id="2743" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:177 %INPUT_r_addr_read_83 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_83"/></StgValue>
</operation>

<operation id="2744" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:358 %sum_13 = fadd i32 %sum_12, i32 %mul_1_21205_3

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="2745" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:409 %sum_38 = fadd i32 %sum_37, i32 %mul_1_1_2_3

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2746" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:460 %sum_63 = fadd i32 %sum_62, i32 %mul_1_2_2_3

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2747" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:511 %sum_88 = fadd i32 %sum_87, i32 %mul_1_3_2_3

]]></Node>
<StgValue><ssdm name="sum_88"/></StgValue>
</operation>

<operation id="2748" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:560 %sum_112 = fadd i32 %sum_111, i32 %mul_1_4_2_2

]]></Node>
<StgValue><ssdm name="sum_112"/></StgValue>
</operation>

<operation id="2749" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:611 %sum_137 = fadd i32 %sum_136, i32 %mul_1_5_2_2

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="2750" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:662 %sum_162 = fadd i32 %sum_161, i32 %mul_1_6_2_2

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="2751" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:713 %sum_187 = fadd i32 %sum_186, i32 %mul_1_7_2_2

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="2752" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:762 %sum_211 = fadd i32 %sum_210, i32 %mul_1_8_2_1

]]></Node>
<StgValue><ssdm name="sum_211"/></StgValue>
</operation>

<operation id="2753" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:813 %sum_236 = fadd i32 %sum_235, i32 %mul_1_9_2_1

]]></Node>
<StgValue><ssdm name="sum_236"/></StgValue>
</operation>

<operation id="2754" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:864 %sum_261 = fadd i32 %sum_260, i32 %mul_1_10_2_1

]]></Node>
<StgValue><ssdm name="sum_261"/></StgValue>
</operation>

<operation id="2755" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:915 %sum_286 = fadd i32 %sum_285, i32 %mul_1_11_2_1

]]></Node>
<StgValue><ssdm name="sum_286"/></StgValue>
</operation>

<operation id="2756" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:964 %sum_310 = fadd i32 %sum_309, i32 %mul_1_12_2

]]></Node>
<StgValue><ssdm name="sum_310"/></StgValue>
</operation>

<operation id="2757" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:971 %mul_1_12_2_4 = fmul i32 %input_val_82, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_12_2_4"/></StgValue>
</operation>

<operation id="2758" st_id="93" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1015 %sum_335 = fadd i32 %sum_334, i32 %mul_1_13_2

]]></Node>
<StgValue><ssdm name="sum_335"/></StgValue>
</operation>

<operation id="2759" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1020 %mul_1_13_2_3 = fmul i32 %input_val_82, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_3"/></StgValue>
</operation>

<operation id="2760" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1022 %mul_1_13_2_4 = fmul i32 %input_val_87, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_4"/></StgValue>
</operation>

<operation id="2761" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1066 %sum_360 = fadd i32 %sum_359, i32 %mul_1_14_2

]]></Node>
<StgValue><ssdm name="sum_360"/></StgValue>
</operation>

<operation id="2762" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1069 %mul_1_14_2_2 = fmul i32 %input_val_82, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_2"/></StgValue>
</operation>

<operation id="2763" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1071 %mul_1_14_2_3 = fmul i32 %input_val_87, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_3"/></StgValue>
</operation>

<operation id="2764" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1073 %mul_1_14_2_4 = fmul i32 %input_val_92, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_4"/></StgValue>
</operation>

<operation id="2765" st_id="93" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1117 %sum_385 = fadd i32 %sum_384, i32 %mul_1_15_2

]]></Node>
<StgValue><ssdm name="sum_385"/></StgValue>
</operation>

<operation id="2766" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1118 %mul_1_15_2_1 = fmul i32 %input_val_82, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_1"/></StgValue>
</operation>

<operation id="2767" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1120 %mul_1_15_2_2 = fmul i32 %input_val_87, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_2"/></StgValue>
</operation>

<operation id="2768" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1122 %mul_1_15_2_3 = fmul i32 %input_val_92, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_3"/></StgValue>
</operation>

<operation id="2769" st_id="93" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1167 %mul_1_16_2 = fmul i32 %input_val_82, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2"/></StgValue>
</operation>

<operation id="2770" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1169 %mul_1_16_2_1 = fmul i32 %input_val_87, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_1"/></StgValue>
</operation>

<operation id="2771" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1171 %mul_1_16_2_2 = fmul i32 %input_val_92, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_2"/></StgValue>
</operation>

<operation id="2772" st_id="93" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1218 %mul_1_17_2 = fmul i32 %input_val_87, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2"/></StgValue>
</operation>

<operation id="2773" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1220 %mul_1_17_2_1 = fmul i32 %input_val_92, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_1"/></StgValue>
</operation>

<operation id="2774" st_id="93" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1269 %mul_1_18_2 = fmul i32 %input_val_92, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="2775" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:178 %input_val_97 = bitcast i32 %INPUT_r_addr_read_83

]]></Node>
<StgValue><ssdm name="input_val_97"/></StgValue>
</operation>

<operation id="2776" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:179 %INPUT_r_addr_read_84 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_84"/></StgValue>
</operation>

<operation id="2777" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:360 %sum_14 = fadd i32 %sum_13, i32 %mul_1_21205_4

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="2778" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:409 %sum_38 = fadd i32 %sum_37, i32 %mul_1_1_2_3

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>

<operation id="2779" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:460 %sum_63 = fadd i32 %sum_62, i32 %mul_1_2_2_3

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2780" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:511 %sum_88 = fadd i32 %sum_87, i32 %mul_1_3_2_3

]]></Node>
<StgValue><ssdm name="sum_88"/></StgValue>
</operation>

<operation id="2781" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:562 %sum_113 = fadd i32 %sum_112, i32 %mul_1_4_2_3

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="2782" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:611 %sum_137 = fadd i32 %sum_136, i32 %mul_1_5_2_2

]]></Node>
<StgValue><ssdm name="sum_137"/></StgValue>
</operation>

<operation id="2783" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:662 %sum_162 = fadd i32 %sum_161, i32 %mul_1_6_2_2

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="2784" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:713 %sum_187 = fadd i32 %sum_186, i32 %mul_1_7_2_2

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="2785" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:764 %sum_212 = fadd i32 %sum_211, i32 %mul_1_8_2_2

]]></Node>
<StgValue><ssdm name="sum_212"/></StgValue>
</operation>

<operation id="2786" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:813 %sum_236 = fadd i32 %sum_235, i32 %mul_1_9_2_1

]]></Node>
<StgValue><ssdm name="sum_236"/></StgValue>
</operation>

<operation id="2787" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:864 %sum_261 = fadd i32 %sum_260, i32 %mul_1_10_2_1

]]></Node>
<StgValue><ssdm name="sum_261"/></StgValue>
</operation>

<operation id="2788" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:915 %sum_286 = fadd i32 %sum_285, i32 %mul_1_11_2_1

]]></Node>
<StgValue><ssdm name="sum_286"/></StgValue>
</operation>

<operation id="2789" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:966 %sum_311 = fadd i32 %sum_310, i32 %mul_1_12_2_1

]]></Node>
<StgValue><ssdm name="sum_311"/></StgValue>
</operation>

<operation id="2790" st_id="94" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1015 %sum_335 = fadd i32 %sum_334, i32 %mul_1_13_2

]]></Node>
<StgValue><ssdm name="sum_335"/></StgValue>
</operation>

<operation id="2791" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1022 %mul_1_13_2_4 = fmul i32 %input_val_87, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_13_2_4"/></StgValue>
</operation>

<operation id="2792" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1066 %sum_360 = fadd i32 %sum_359, i32 %mul_1_14_2

]]></Node>
<StgValue><ssdm name="sum_360"/></StgValue>
</operation>

<operation id="2793" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1071 %mul_1_14_2_3 = fmul i32 %input_val_87, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_3"/></StgValue>
</operation>

<operation id="2794" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1073 %mul_1_14_2_4 = fmul i32 %input_val_92, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_4"/></StgValue>
</operation>

<operation id="2795" st_id="94" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1117 %sum_385 = fadd i32 %sum_384, i32 %mul_1_15_2

]]></Node>
<StgValue><ssdm name="sum_385"/></StgValue>
</operation>

<operation id="2796" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1120 %mul_1_15_2_2 = fmul i32 %input_val_87, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_2"/></StgValue>
</operation>

<operation id="2797" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1122 %mul_1_15_2_3 = fmul i32 %input_val_92, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_3"/></StgValue>
</operation>

<operation id="2798" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1124 %mul_1_15_2_4 = fmul i32 %input_val_97, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_4"/></StgValue>
</operation>

<operation id="2799" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1168 %sum_410 = fadd i32 %sum_409, i32 %mul_1_16_2

]]></Node>
<StgValue><ssdm name="sum_410"/></StgValue>
</operation>

<operation id="2800" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1169 %mul_1_16_2_1 = fmul i32 %input_val_87, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_1"/></StgValue>
</operation>

<operation id="2801" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1171 %mul_1_16_2_2 = fmul i32 %input_val_92, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_2"/></StgValue>
</operation>

<operation id="2802" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1173 %mul_1_16_2_3 = fmul i32 %input_val_97, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_3"/></StgValue>
</operation>

<operation id="2803" st_id="94" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1218 %mul_1_17_2 = fmul i32 %input_val_87, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2"/></StgValue>
</operation>

<operation id="2804" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1220 %mul_1_17_2_1 = fmul i32 %input_val_92, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_1"/></StgValue>
</operation>

<operation id="2805" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1222 %mul_1_17_2_2 = fmul i32 %input_val_97, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_2"/></StgValue>
</operation>

<operation id="2806" st_id="94" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1269 %mul_1_18_2 = fmul i32 %input_val_92, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2"/></StgValue>
</operation>

<operation id="2807" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1271 %mul_1_18_2_1 = fmul i32 %input_val_97, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_1"/></StgValue>
</operation>

<operation id="2808" st_id="94" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1320 %mul_1_19_2 = fmul i32 %input_val_97, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="2809" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:180 %input_val_102 = bitcast i32 %INPUT_r_addr_read_84

]]></Node>
<StgValue><ssdm name="input_val_102"/></StgValue>
</operation>

<operation id="2810" st_id="95" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:181 %INPUT_r_addr_read_85 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_85"/></StgValue>
</operation>

<operation id="2811" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:360 %sum_14 = fadd i32 %sum_13, i32 %mul_1_21205_4

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="2812" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:411 %sum_39 = fadd i32 %sum_38, i32 %mul_1_1_2_4

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2813" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:460 %sum_63 = fadd i32 %sum_62, i32 %mul_1_2_2_3

]]></Node>
<StgValue><ssdm name="sum_63"/></StgValue>
</operation>

<operation id="2814" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:511 %sum_88 = fadd i32 %sum_87, i32 %mul_1_3_2_3

]]></Node>
<StgValue><ssdm name="sum_88"/></StgValue>
</operation>

<operation id="2815" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:562 %sum_113 = fadd i32 %sum_112, i32 %mul_1_4_2_3

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="2816" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:613 %sum_138 = fadd i32 %sum_137, i32 %mul_1_5_2_3

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="2817" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:662 %sum_162 = fadd i32 %sum_161, i32 %mul_1_6_2_2

]]></Node>
<StgValue><ssdm name="sum_162"/></StgValue>
</operation>

<operation id="2818" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:713 %sum_187 = fadd i32 %sum_186, i32 %mul_1_7_2_2

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="2819" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:764 %sum_212 = fadd i32 %sum_211, i32 %mul_1_8_2_2

]]></Node>
<StgValue><ssdm name="sum_212"/></StgValue>
</operation>

<operation id="2820" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:815 %sum_237 = fadd i32 %sum_236, i32 %mul_1_9_2_2

]]></Node>
<StgValue><ssdm name="sum_237"/></StgValue>
</operation>

<operation id="2821" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:864 %sum_261 = fadd i32 %sum_260, i32 %mul_1_10_2_1

]]></Node>
<StgValue><ssdm name="sum_261"/></StgValue>
</operation>

<operation id="2822" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:915 %sum_286 = fadd i32 %sum_285, i32 %mul_1_11_2_1

]]></Node>
<StgValue><ssdm name="sum_286"/></StgValue>
</operation>

<operation id="2823" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:966 %sum_311 = fadd i32 %sum_310, i32 %mul_1_12_2_1

]]></Node>
<StgValue><ssdm name="sum_311"/></StgValue>
</operation>

<operation id="2824" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1017 %sum_336 = fadd i32 %sum_335, i32 %mul_1_13_2_1

]]></Node>
<StgValue><ssdm name="sum_336"/></StgValue>
</operation>

<operation id="2825" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1066 %sum_360 = fadd i32 %sum_359, i32 %mul_1_14_2

]]></Node>
<StgValue><ssdm name="sum_360"/></StgValue>
</operation>

<operation id="2826" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1073 %mul_1_14_2_4 = fmul i32 %input_val_92, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_14_2_4"/></StgValue>
</operation>

<operation id="2827" st_id="95" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1117 %sum_385 = fadd i32 %sum_384, i32 %mul_1_15_2

]]></Node>
<StgValue><ssdm name="sum_385"/></StgValue>
</operation>

<operation id="2828" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1122 %mul_1_15_2_3 = fmul i32 %input_val_92, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_3"/></StgValue>
</operation>

<operation id="2829" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1124 %mul_1_15_2_4 = fmul i32 %input_val_97, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_4"/></StgValue>
</operation>

<operation id="2830" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1168 %sum_410 = fadd i32 %sum_409, i32 %mul_1_16_2

]]></Node>
<StgValue><ssdm name="sum_410"/></StgValue>
</operation>

<operation id="2831" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1171 %mul_1_16_2_2 = fmul i32 %input_val_92, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_2"/></StgValue>
</operation>

<operation id="2832" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1173 %mul_1_16_2_3 = fmul i32 %input_val_97, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_3"/></StgValue>
</operation>

<operation id="2833" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1175 %mul_1_16_2_4 = fmul i32 %input_val_102, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_4"/></StgValue>
</operation>

<operation id="2834" st_id="95" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1219 %sum_435 = fadd i32 %sum_434, i32 %mul_1_17_2

]]></Node>
<StgValue><ssdm name="sum_435"/></StgValue>
</operation>

<operation id="2835" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1220 %mul_1_17_2_1 = fmul i32 %input_val_92, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_1"/></StgValue>
</operation>

<operation id="2836" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1222 %mul_1_17_2_2 = fmul i32 %input_val_97, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_2"/></StgValue>
</operation>

<operation id="2837" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1224 %mul_1_17_2_3 = fmul i32 %input_val_102, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_3"/></StgValue>
</operation>

<operation id="2838" st_id="95" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1269 %mul_1_18_2 = fmul i32 %input_val_92, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2"/></StgValue>
</operation>

<operation id="2839" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1271 %mul_1_18_2_1 = fmul i32 %input_val_97, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_1"/></StgValue>
</operation>

<operation id="2840" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1273 %mul_1_18_2_2 = fmul i32 %input_val_102, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_2"/></StgValue>
</operation>

<operation id="2841" st_id="95" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1320 %mul_1_19_2 = fmul i32 %input_val_97, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2"/></StgValue>
</operation>

<operation id="2842" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1322 %mul_1_19_2_1 = fmul i32 %input_val_102, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_1"/></StgValue>
</operation>

<operation id="2843" st_id="95" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1371 %mul_1_20_2 = fmul i32 %input_val_102, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="2844" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:182 %input_val_107 = bitcast i32 %INPUT_r_addr_read_85

]]></Node>
<StgValue><ssdm name="input_val_107"/></StgValue>
</operation>

<operation id="2845" st_id="96" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:183 %INPUT_r_addr_read_86 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_86"/></StgValue>
</operation>

<operation id="2846" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:360 %sum_14 = fadd i32 %sum_13, i32 %mul_1_21205_4

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="2847" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:411 %sum_39 = fadd i32 %sum_38, i32 %mul_1_1_2_4

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2848" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:462 %sum_64 = fadd i32 %sum_63, i32 %mul_1_2_2_4

]]></Node>
<StgValue><ssdm name="sum_64"/></StgValue>
</operation>

<operation id="2849" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:511 %sum_88 = fadd i32 %sum_87, i32 %mul_1_3_2_3

]]></Node>
<StgValue><ssdm name="sum_88"/></StgValue>
</operation>

<operation id="2850" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:562 %sum_113 = fadd i32 %sum_112, i32 %mul_1_4_2_3

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="2851" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:613 %sum_138 = fadd i32 %sum_137, i32 %mul_1_5_2_3

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="2852" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:664 %sum_163 = fadd i32 %sum_162, i32 %mul_1_6_2_3

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="2853" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:713 %sum_187 = fadd i32 %sum_186, i32 %mul_1_7_2_2

]]></Node>
<StgValue><ssdm name="sum_187"/></StgValue>
</operation>

<operation id="2854" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:764 %sum_212 = fadd i32 %sum_211, i32 %mul_1_8_2_2

]]></Node>
<StgValue><ssdm name="sum_212"/></StgValue>
</operation>

<operation id="2855" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:815 %sum_237 = fadd i32 %sum_236, i32 %mul_1_9_2_2

]]></Node>
<StgValue><ssdm name="sum_237"/></StgValue>
</operation>

<operation id="2856" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:866 %sum_262 = fadd i32 %sum_261, i32 %mul_1_10_2_2

]]></Node>
<StgValue><ssdm name="sum_262"/></StgValue>
</operation>

<operation id="2857" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:915 %sum_286 = fadd i32 %sum_285, i32 %mul_1_11_2_1

]]></Node>
<StgValue><ssdm name="sum_286"/></StgValue>
</operation>

<operation id="2858" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:966 %sum_311 = fadd i32 %sum_310, i32 %mul_1_12_2_1

]]></Node>
<StgValue><ssdm name="sum_311"/></StgValue>
</operation>

<operation id="2859" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1017 %sum_336 = fadd i32 %sum_335, i32 %mul_1_13_2_1

]]></Node>
<StgValue><ssdm name="sum_336"/></StgValue>
</operation>

<operation id="2860" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1068 %sum_361 = fadd i32 %sum_360, i32 %mul_1_14_2_1

]]></Node>
<StgValue><ssdm name="sum_361"/></StgValue>
</operation>

<operation id="2861" st_id="96" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1117 %sum_385 = fadd i32 %sum_384, i32 %mul_1_15_2

]]></Node>
<StgValue><ssdm name="sum_385"/></StgValue>
</operation>

<operation id="2862" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1124 %mul_1_15_2_4 = fmul i32 %input_val_97, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_15_2_4"/></StgValue>
</operation>

<operation id="2863" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1168 %sum_410 = fadd i32 %sum_409, i32 %mul_1_16_2

]]></Node>
<StgValue><ssdm name="sum_410"/></StgValue>
</operation>

<operation id="2864" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1173 %mul_1_16_2_3 = fmul i32 %input_val_97, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_3"/></StgValue>
</operation>

<operation id="2865" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1175 %mul_1_16_2_4 = fmul i32 %input_val_102, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_4"/></StgValue>
</operation>

<operation id="2866" st_id="96" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1219 %sum_435 = fadd i32 %sum_434, i32 %mul_1_17_2

]]></Node>
<StgValue><ssdm name="sum_435"/></StgValue>
</operation>

<operation id="2867" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1222 %mul_1_17_2_2 = fmul i32 %input_val_97, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_2"/></StgValue>
</operation>

<operation id="2868" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1224 %mul_1_17_2_3 = fmul i32 %input_val_102, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_3"/></StgValue>
</operation>

<operation id="2869" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1226 %mul_1_17_2_4 = fmul i32 %input_val_107, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_4"/></StgValue>
</operation>

<operation id="2870" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1270 %sum_460 = fadd i32 %sum_459, i32 %mul_1_18_2

]]></Node>
<StgValue><ssdm name="sum_460"/></StgValue>
</operation>

<operation id="2871" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1271 %mul_1_18_2_1 = fmul i32 %input_val_97, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_1"/></StgValue>
</operation>

<operation id="2872" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1273 %mul_1_18_2_2 = fmul i32 %input_val_102, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_2"/></StgValue>
</operation>

<operation id="2873" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1275 %mul_1_18_2_3 = fmul i32 %input_val_107, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_3"/></StgValue>
</operation>

<operation id="2874" st_id="96" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1320 %mul_1_19_2 = fmul i32 %input_val_97, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2"/></StgValue>
</operation>

<operation id="2875" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1322 %mul_1_19_2_1 = fmul i32 %input_val_102, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_1"/></StgValue>
</operation>

<operation id="2876" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1324 %mul_1_19_2_2 = fmul i32 %input_val_107, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_2"/></StgValue>
</operation>

<operation id="2877" st_id="96" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1371 %mul_1_20_2 = fmul i32 %input_val_102, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2"/></StgValue>
</operation>

<operation id="2878" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1373 %mul_1_20_2_1 = fmul i32 %input_val_107, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_1"/></StgValue>
</operation>

<operation id="2879" st_id="96" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1422 %mul_1_21_2 = fmul i32 %input_val_107, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="2880" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:184 %input_val_112 = bitcast i32 %INPUT_r_addr_read_86

]]></Node>
<StgValue><ssdm name="input_val_112"/></StgValue>
</operation>

<operation id="2881" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:185 %INPUT_r_addr_read_87 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_87"/></StgValue>
</operation>

<operation id="2882" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:360 %sum_14 = fadd i32 %sum_13, i32 %mul_1_21205_4

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="2883" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:411 %sum_39 = fadd i32 %sum_38, i32 %mul_1_1_2_4

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2884" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:462 %sum_64 = fadd i32 %sum_63, i32 %mul_1_2_2_4

]]></Node>
<StgValue><ssdm name="sum_64"/></StgValue>
</operation>

<operation id="2885" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:513 %sum_89 = fadd i32 %sum_88, i32 %mul_1_3_2_4

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="2886" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:562 %sum_113 = fadd i32 %sum_112, i32 %mul_1_4_2_3

]]></Node>
<StgValue><ssdm name="sum_113"/></StgValue>
</operation>

<operation id="2887" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:613 %sum_138 = fadd i32 %sum_137, i32 %mul_1_5_2_3

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="2888" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:664 %sum_163 = fadd i32 %sum_162, i32 %mul_1_6_2_3

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="2889" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:715 %sum_188 = fadd i32 %sum_187, i32 %mul_1_7_2_3

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="2890" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:764 %sum_212 = fadd i32 %sum_211, i32 %mul_1_8_2_2

]]></Node>
<StgValue><ssdm name="sum_212"/></StgValue>
</operation>

<operation id="2891" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:815 %sum_237 = fadd i32 %sum_236, i32 %mul_1_9_2_2

]]></Node>
<StgValue><ssdm name="sum_237"/></StgValue>
</operation>

<operation id="2892" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:866 %sum_262 = fadd i32 %sum_261, i32 %mul_1_10_2_2

]]></Node>
<StgValue><ssdm name="sum_262"/></StgValue>
</operation>

<operation id="2893" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:917 %sum_287 = fadd i32 %sum_286, i32 %mul_1_11_2_2

]]></Node>
<StgValue><ssdm name="sum_287"/></StgValue>
</operation>

<operation id="2894" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:966 %sum_311 = fadd i32 %sum_310, i32 %mul_1_12_2_1

]]></Node>
<StgValue><ssdm name="sum_311"/></StgValue>
</operation>

<operation id="2895" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1017 %sum_336 = fadd i32 %sum_335, i32 %mul_1_13_2_1

]]></Node>
<StgValue><ssdm name="sum_336"/></StgValue>
</operation>

<operation id="2896" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1068 %sum_361 = fadd i32 %sum_360, i32 %mul_1_14_2_1

]]></Node>
<StgValue><ssdm name="sum_361"/></StgValue>
</operation>

<operation id="2897" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1119 %sum_386 = fadd i32 %sum_385, i32 %mul_1_15_2_1

]]></Node>
<StgValue><ssdm name="sum_386"/></StgValue>
</operation>

<operation id="2898" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1168 %sum_410 = fadd i32 %sum_409, i32 %mul_1_16_2

]]></Node>
<StgValue><ssdm name="sum_410"/></StgValue>
</operation>

<operation id="2899" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1175 %mul_1_16_2_4 = fmul i32 %input_val_102, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_16_2_4"/></StgValue>
</operation>

<operation id="2900" st_id="97" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1219 %sum_435 = fadd i32 %sum_434, i32 %mul_1_17_2

]]></Node>
<StgValue><ssdm name="sum_435"/></StgValue>
</operation>

<operation id="2901" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1224 %mul_1_17_2_3 = fmul i32 %input_val_102, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_3"/></StgValue>
</operation>

<operation id="2902" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1226 %mul_1_17_2_4 = fmul i32 %input_val_107, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_4"/></StgValue>
</operation>

<operation id="2903" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1270 %sum_460 = fadd i32 %sum_459, i32 %mul_1_18_2

]]></Node>
<StgValue><ssdm name="sum_460"/></StgValue>
</operation>

<operation id="2904" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1273 %mul_1_18_2_2 = fmul i32 %input_val_102, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_2"/></StgValue>
</operation>

<operation id="2905" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1275 %mul_1_18_2_3 = fmul i32 %input_val_107, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_3"/></StgValue>
</operation>

<operation id="2906" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1277 %mul_1_18_2_4 = fmul i32 %input_val_112, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_4"/></StgValue>
</operation>

<operation id="2907" st_id="97" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1321 %sum_485 = fadd i32 %sum_484, i32 %mul_1_19_2

]]></Node>
<StgValue><ssdm name="sum_485"/></StgValue>
</operation>

<operation id="2908" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1322 %mul_1_19_2_1 = fmul i32 %input_val_102, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_1"/></StgValue>
</operation>

<operation id="2909" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1324 %mul_1_19_2_2 = fmul i32 %input_val_107, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_2"/></StgValue>
</operation>

<operation id="2910" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1326 %mul_1_19_2_3 = fmul i32 %input_val_112, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_3"/></StgValue>
</operation>

<operation id="2911" st_id="97" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1371 %mul_1_20_2 = fmul i32 %input_val_102, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2"/></StgValue>
</operation>

<operation id="2912" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1373 %mul_1_20_2_1 = fmul i32 %input_val_107, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_1"/></StgValue>
</operation>

<operation id="2913" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1375 %mul_1_20_2_2 = fmul i32 %input_val_112, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_2"/></StgValue>
</operation>

<operation id="2914" st_id="97" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1422 %mul_1_21_2 = fmul i32 %input_val_107, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2"/></StgValue>
</operation>

<operation id="2915" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1424 %mul_1_21_2_1 = fmul i32 %input_val_112, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_1"/></StgValue>
</operation>

<operation id="2916" st_id="97" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1473 %mul_1_22_2 = fmul i32 %input_val_112, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="2917" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:186 %input_val_117 = bitcast i32 %INPUT_r_addr_read_87

]]></Node>
<StgValue><ssdm name="input_val_117"/></StgValue>
</operation>

<operation id="2918" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:187 %INPUT_r_addr_read_88 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_88"/></StgValue>
</operation>

<operation id="2919" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:411 %sum_39 = fadd i32 %sum_38, i32 %mul_1_1_2_4

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>

<operation id="2920" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:462 %sum_64 = fadd i32 %sum_63, i32 %mul_1_2_2_4

]]></Node>
<StgValue><ssdm name="sum_64"/></StgValue>
</operation>

<operation id="2921" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:513 %sum_89 = fadd i32 %sum_88, i32 %mul_1_3_2_4

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="2922" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:564 %sum_114 = fadd i32 %sum_113, i32 %mul_1_4_2_4

]]></Node>
<StgValue><ssdm name="sum_114"/></StgValue>
</operation>

<operation id="2923" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:613 %sum_138 = fadd i32 %sum_137, i32 %mul_1_5_2_3

]]></Node>
<StgValue><ssdm name="sum_138"/></StgValue>
</operation>

<operation id="2924" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:664 %sum_163 = fadd i32 %sum_162, i32 %mul_1_6_2_3

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="2925" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:715 %sum_188 = fadd i32 %sum_187, i32 %mul_1_7_2_3

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="2926" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:766 %sum_213 = fadd i32 %sum_212, i32 %mul_1_8_2_3

]]></Node>
<StgValue><ssdm name="sum_213"/></StgValue>
</operation>

<operation id="2927" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:815 %sum_237 = fadd i32 %sum_236, i32 %mul_1_9_2_2

]]></Node>
<StgValue><ssdm name="sum_237"/></StgValue>
</operation>

<operation id="2928" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:866 %sum_262 = fadd i32 %sum_261, i32 %mul_1_10_2_2

]]></Node>
<StgValue><ssdm name="sum_262"/></StgValue>
</operation>

<operation id="2929" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:917 %sum_287 = fadd i32 %sum_286, i32 %mul_1_11_2_2

]]></Node>
<StgValue><ssdm name="sum_287"/></StgValue>
</operation>

<operation id="2930" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:968 %sum_312 = fadd i32 %sum_311, i32 %mul_1_12_2_2

]]></Node>
<StgValue><ssdm name="sum_312"/></StgValue>
</operation>

<operation id="2931" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1017 %sum_336 = fadd i32 %sum_335, i32 %mul_1_13_2_1

]]></Node>
<StgValue><ssdm name="sum_336"/></StgValue>
</operation>

<operation id="2932" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1068 %sum_361 = fadd i32 %sum_360, i32 %mul_1_14_2_1

]]></Node>
<StgValue><ssdm name="sum_361"/></StgValue>
</operation>

<operation id="2933" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1119 %sum_386 = fadd i32 %sum_385, i32 %mul_1_15_2_1

]]></Node>
<StgValue><ssdm name="sum_386"/></StgValue>
</operation>

<operation id="2934" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1170 %sum_411 = fadd i32 %sum_410, i32 %mul_1_16_2_1

]]></Node>
<StgValue><ssdm name="sum_411"/></StgValue>
</operation>

<operation id="2935" st_id="98" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1219 %sum_435 = fadd i32 %sum_434, i32 %mul_1_17_2

]]></Node>
<StgValue><ssdm name="sum_435"/></StgValue>
</operation>

<operation id="2936" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1226 %mul_1_17_2_4 = fmul i32 %input_val_107, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_17_2_4"/></StgValue>
</operation>

<operation id="2937" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1270 %sum_460 = fadd i32 %sum_459, i32 %mul_1_18_2

]]></Node>
<StgValue><ssdm name="sum_460"/></StgValue>
</operation>

<operation id="2938" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1275 %mul_1_18_2_3 = fmul i32 %input_val_107, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_3"/></StgValue>
</operation>

<operation id="2939" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1277 %mul_1_18_2_4 = fmul i32 %input_val_112, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_4"/></StgValue>
</operation>

<operation id="2940" st_id="98" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1321 %sum_485 = fadd i32 %sum_484, i32 %mul_1_19_2

]]></Node>
<StgValue><ssdm name="sum_485"/></StgValue>
</operation>

<operation id="2941" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1324 %mul_1_19_2_2 = fmul i32 %input_val_107, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_2"/></StgValue>
</operation>

<operation id="2942" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1326 %mul_1_19_2_3 = fmul i32 %input_val_112, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_3"/></StgValue>
</operation>

<operation id="2943" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1328 %mul_1_19_2_4 = fmul i32 %input_val_117, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_4"/></StgValue>
</operation>

<operation id="2944" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1372 %sum_510 = fadd i32 %sum_509, i32 %mul_1_20_2

]]></Node>
<StgValue><ssdm name="sum_510"/></StgValue>
</operation>

<operation id="2945" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1373 %mul_1_20_2_1 = fmul i32 %input_val_107, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_1"/></StgValue>
</operation>

<operation id="2946" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1375 %mul_1_20_2_2 = fmul i32 %input_val_112, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_2"/></StgValue>
</operation>

<operation id="2947" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1377 %mul_1_20_2_3 = fmul i32 %input_val_117, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_3"/></StgValue>
</operation>

<operation id="2948" st_id="98" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1422 %mul_1_21_2 = fmul i32 %input_val_107, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2"/></StgValue>
</operation>

<operation id="2949" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1424 %mul_1_21_2_1 = fmul i32 %input_val_112, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_1"/></StgValue>
</operation>

<operation id="2950" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1426 %mul_1_21_2_2 = fmul i32 %input_val_117, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_2"/></StgValue>
</operation>

<operation id="2951" st_id="98" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1473 %mul_1_22_2 = fmul i32 %input_val_112, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2"/></StgValue>
</operation>

<operation id="2952" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1475 %mul_1_22_2_1 = fmul i32 %input_val_117, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_1"/></StgValue>
</operation>

<operation id="2953" st_id="98" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1524 %mul_1_23_2 = fmul i32 %input_val_117, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="2954" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:188 %input_val_122 = bitcast i32 %INPUT_r_addr_read_88

]]></Node>
<StgValue><ssdm name="input_val_122"/></StgValue>
</operation>

<operation id="2955" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:189 %INPUT_r_addr_read_89 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_89"/></StgValue>
</operation>

<operation id="2956" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:462 %sum_64 = fadd i32 %sum_63, i32 %mul_1_2_2_4

]]></Node>
<StgValue><ssdm name="sum_64"/></StgValue>
</operation>

<operation id="2957" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:513 %sum_89 = fadd i32 %sum_88, i32 %mul_1_3_2_4

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="2958" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:564 %sum_114 = fadd i32 %sum_113, i32 %mul_1_4_2_4

]]></Node>
<StgValue><ssdm name="sum_114"/></StgValue>
</operation>

<operation id="2959" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:615 %sum_139 = fadd i32 %sum_138, i32 %mul_1_5_2_4

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="2960" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:664 %sum_163 = fadd i32 %sum_162, i32 %mul_1_6_2_3

]]></Node>
<StgValue><ssdm name="sum_163"/></StgValue>
</operation>

<operation id="2961" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:715 %sum_188 = fadd i32 %sum_187, i32 %mul_1_7_2_3

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="2962" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:766 %sum_213 = fadd i32 %sum_212, i32 %mul_1_8_2_3

]]></Node>
<StgValue><ssdm name="sum_213"/></StgValue>
</operation>

<operation id="2963" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:817 %sum_238 = fadd i32 %sum_237, i32 %mul_1_9_2_3

]]></Node>
<StgValue><ssdm name="sum_238"/></StgValue>
</operation>

<operation id="2964" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:866 %sum_262 = fadd i32 %sum_261, i32 %mul_1_10_2_2

]]></Node>
<StgValue><ssdm name="sum_262"/></StgValue>
</operation>

<operation id="2965" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:917 %sum_287 = fadd i32 %sum_286, i32 %mul_1_11_2_2

]]></Node>
<StgValue><ssdm name="sum_287"/></StgValue>
</operation>

<operation id="2966" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:968 %sum_312 = fadd i32 %sum_311, i32 %mul_1_12_2_2

]]></Node>
<StgValue><ssdm name="sum_312"/></StgValue>
</operation>

<operation id="2967" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1019 %sum_337 = fadd i32 %sum_336, i32 %mul_1_13_2_2

]]></Node>
<StgValue><ssdm name="sum_337"/></StgValue>
</operation>

<operation id="2968" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1068 %sum_361 = fadd i32 %sum_360, i32 %mul_1_14_2_1

]]></Node>
<StgValue><ssdm name="sum_361"/></StgValue>
</operation>

<operation id="2969" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1119 %sum_386 = fadd i32 %sum_385, i32 %mul_1_15_2_1

]]></Node>
<StgValue><ssdm name="sum_386"/></StgValue>
</operation>

<operation id="2970" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1170 %sum_411 = fadd i32 %sum_410, i32 %mul_1_16_2_1

]]></Node>
<StgValue><ssdm name="sum_411"/></StgValue>
</operation>

<operation id="2971" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1221 %sum_436 = fadd i32 %sum_435, i32 %mul_1_17_2_1

]]></Node>
<StgValue><ssdm name="sum_436"/></StgValue>
</operation>

<operation id="2972" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1270 %sum_460 = fadd i32 %sum_459, i32 %mul_1_18_2

]]></Node>
<StgValue><ssdm name="sum_460"/></StgValue>
</operation>

<operation id="2973" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1277 %mul_1_18_2_4 = fmul i32 %input_val_112, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_18_2_4"/></StgValue>
</operation>

<operation id="2974" st_id="99" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1321 %sum_485 = fadd i32 %sum_484, i32 %mul_1_19_2

]]></Node>
<StgValue><ssdm name="sum_485"/></StgValue>
</operation>

<operation id="2975" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1326 %mul_1_19_2_3 = fmul i32 %input_val_112, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_3"/></StgValue>
</operation>

<operation id="2976" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1328 %mul_1_19_2_4 = fmul i32 %input_val_117, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_4"/></StgValue>
</operation>

<operation id="2977" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1372 %sum_510 = fadd i32 %sum_509, i32 %mul_1_20_2

]]></Node>
<StgValue><ssdm name="sum_510"/></StgValue>
</operation>

<operation id="2978" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1375 %mul_1_20_2_2 = fmul i32 %input_val_112, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_2"/></StgValue>
</operation>

<operation id="2979" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1377 %mul_1_20_2_3 = fmul i32 %input_val_117, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_3"/></StgValue>
</operation>

<operation id="2980" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1379 %mul_1_20_2_4 = fmul i32 %input_val_122, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_4"/></StgValue>
</operation>

<operation id="2981" st_id="99" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1423 %sum_535 = fadd i32 %sum_534, i32 %mul_1_21_2

]]></Node>
<StgValue><ssdm name="sum_535"/></StgValue>
</operation>

<operation id="2982" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1424 %mul_1_21_2_1 = fmul i32 %input_val_112, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_1"/></StgValue>
</operation>

<operation id="2983" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1426 %mul_1_21_2_2 = fmul i32 %input_val_117, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_2"/></StgValue>
</operation>

<operation id="2984" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1428 %mul_1_21_2_3 = fmul i32 %input_val_122, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_3"/></StgValue>
</operation>

<operation id="2985" st_id="99" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1473 %mul_1_22_2 = fmul i32 %input_val_112, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2"/></StgValue>
</operation>

<operation id="2986" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1475 %mul_1_22_2_1 = fmul i32 %input_val_117, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_1"/></StgValue>
</operation>

<operation id="2987" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1477 %mul_1_22_2_2 = fmul i32 %input_val_122, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_2"/></StgValue>
</operation>

<operation id="2988" st_id="99" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1524 %mul_1_23_2 = fmul i32 %input_val_117, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2"/></StgValue>
</operation>

<operation id="2989" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1526 %mul_1_23_2_1 = fmul i32 %input_val_122, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_1"/></StgValue>
</operation>

<operation id="2990" st_id="99" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1575 %mul_1_24_2 = fmul i32 %input_val_122, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="2991" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:190 %input_val_127 = bitcast i32 %INPUT_r_addr_read_89

]]></Node>
<StgValue><ssdm name="input_val_127"/></StgValue>
</operation>

<operation id="2992" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:191 %INPUT_r_addr_read_90 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_90"/></StgValue>
</operation>

<operation id="2993" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:513 %sum_89 = fadd i32 %sum_88, i32 %mul_1_3_2_4

]]></Node>
<StgValue><ssdm name="sum_89"/></StgValue>
</operation>

<operation id="2994" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:564 %sum_114 = fadd i32 %sum_113, i32 %mul_1_4_2_4

]]></Node>
<StgValue><ssdm name="sum_114"/></StgValue>
</operation>

<operation id="2995" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:615 %sum_139 = fadd i32 %sum_138, i32 %mul_1_5_2_4

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="2996" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:666 %sum_164 = fadd i32 %sum_163, i32 %mul_1_6_2_4

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="2997" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:715 %sum_188 = fadd i32 %sum_187, i32 %mul_1_7_2_3

]]></Node>
<StgValue><ssdm name="sum_188"/></StgValue>
</operation>

<operation id="2998" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:766 %sum_213 = fadd i32 %sum_212, i32 %mul_1_8_2_3

]]></Node>
<StgValue><ssdm name="sum_213"/></StgValue>
</operation>

<operation id="2999" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:817 %sum_238 = fadd i32 %sum_237, i32 %mul_1_9_2_3

]]></Node>
<StgValue><ssdm name="sum_238"/></StgValue>
</operation>

<operation id="3000" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:868 %sum_263 = fadd i32 %sum_262, i32 %mul_1_10_2_3

]]></Node>
<StgValue><ssdm name="sum_263"/></StgValue>
</operation>

<operation id="3001" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:917 %sum_287 = fadd i32 %sum_286, i32 %mul_1_11_2_2

]]></Node>
<StgValue><ssdm name="sum_287"/></StgValue>
</operation>

<operation id="3002" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:968 %sum_312 = fadd i32 %sum_311, i32 %mul_1_12_2_2

]]></Node>
<StgValue><ssdm name="sum_312"/></StgValue>
</operation>

<operation id="3003" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1019 %sum_337 = fadd i32 %sum_336, i32 %mul_1_13_2_2

]]></Node>
<StgValue><ssdm name="sum_337"/></StgValue>
</operation>

<operation id="3004" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1070 %sum_362 = fadd i32 %sum_361, i32 %mul_1_14_2_2

]]></Node>
<StgValue><ssdm name="sum_362"/></StgValue>
</operation>

<operation id="3005" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1119 %sum_386 = fadd i32 %sum_385, i32 %mul_1_15_2_1

]]></Node>
<StgValue><ssdm name="sum_386"/></StgValue>
</operation>

<operation id="3006" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1170 %sum_411 = fadd i32 %sum_410, i32 %mul_1_16_2_1

]]></Node>
<StgValue><ssdm name="sum_411"/></StgValue>
</operation>

<operation id="3007" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1221 %sum_436 = fadd i32 %sum_435, i32 %mul_1_17_2_1

]]></Node>
<StgValue><ssdm name="sum_436"/></StgValue>
</operation>

<operation id="3008" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1272 %sum_461 = fadd i32 %sum_460, i32 %mul_1_18_2_1

]]></Node>
<StgValue><ssdm name="sum_461"/></StgValue>
</operation>

<operation id="3009" st_id="100" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1321 %sum_485 = fadd i32 %sum_484, i32 %mul_1_19_2

]]></Node>
<StgValue><ssdm name="sum_485"/></StgValue>
</operation>

<operation id="3010" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1328 %mul_1_19_2_4 = fmul i32 %input_val_117, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_19_2_4"/></StgValue>
</operation>

<operation id="3011" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1372 %sum_510 = fadd i32 %sum_509, i32 %mul_1_20_2

]]></Node>
<StgValue><ssdm name="sum_510"/></StgValue>
</operation>

<operation id="3012" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1377 %mul_1_20_2_3 = fmul i32 %input_val_117, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_3"/></StgValue>
</operation>

<operation id="3013" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1379 %mul_1_20_2_4 = fmul i32 %input_val_122, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_4"/></StgValue>
</operation>

<operation id="3014" st_id="100" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1423 %sum_535 = fadd i32 %sum_534, i32 %mul_1_21_2

]]></Node>
<StgValue><ssdm name="sum_535"/></StgValue>
</operation>

<operation id="3015" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1426 %mul_1_21_2_2 = fmul i32 %input_val_117, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_2"/></StgValue>
</operation>

<operation id="3016" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1428 %mul_1_21_2_3 = fmul i32 %input_val_122, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_3"/></StgValue>
</operation>

<operation id="3017" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1430 %mul_1_21_2_4 = fmul i32 %input_val_127, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_4"/></StgValue>
</operation>

<operation id="3018" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1474 %sum_560 = fadd i32 %sum_559, i32 %mul_1_22_2

]]></Node>
<StgValue><ssdm name="sum_560"/></StgValue>
</operation>

<operation id="3019" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1475 %mul_1_22_2_1 = fmul i32 %input_val_117, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_1"/></StgValue>
</operation>

<operation id="3020" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1477 %mul_1_22_2_2 = fmul i32 %input_val_122, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_2"/></StgValue>
</operation>

<operation id="3021" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1479 %mul_1_22_2_3 = fmul i32 %input_val_127, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_3"/></StgValue>
</operation>

<operation id="3022" st_id="100" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1524 %mul_1_23_2 = fmul i32 %input_val_117, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2"/></StgValue>
</operation>

<operation id="3023" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1526 %mul_1_23_2_1 = fmul i32 %input_val_122, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_1"/></StgValue>
</operation>

<operation id="3024" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1528 %mul_1_23_2_2 = fmul i32 %input_val_127, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_2"/></StgValue>
</operation>

<operation id="3025" st_id="100" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1575 %mul_1_24_2 = fmul i32 %input_val_122, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2"/></StgValue>
</operation>

<operation id="3026" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1577 %mul_1_24_2_1 = fmul i32 %input_val_127, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_1"/></StgValue>
</operation>

<operation id="3027" st_id="100" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1626 %mul_1_25_2 = fmul i32 %input_val_127, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="3028" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:192 %input_val_132 = bitcast i32 %INPUT_r_addr_read_90

]]></Node>
<StgValue><ssdm name="input_val_132"/></StgValue>
</operation>

<operation id="3029" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:193 %INPUT_r_addr_read_91 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_91"/></StgValue>
</operation>

<operation id="3030" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:564 %sum_114 = fadd i32 %sum_113, i32 %mul_1_4_2_4

]]></Node>
<StgValue><ssdm name="sum_114"/></StgValue>
</operation>

<operation id="3031" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:615 %sum_139 = fadd i32 %sum_138, i32 %mul_1_5_2_4

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="3032" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:666 %sum_164 = fadd i32 %sum_163, i32 %mul_1_6_2_4

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="3033" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:717 %sum_189 = fadd i32 %sum_188, i32 %mul_1_7_2_4

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="3034" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:766 %sum_213 = fadd i32 %sum_212, i32 %mul_1_8_2_3

]]></Node>
<StgValue><ssdm name="sum_213"/></StgValue>
</operation>

<operation id="3035" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:817 %sum_238 = fadd i32 %sum_237, i32 %mul_1_9_2_3

]]></Node>
<StgValue><ssdm name="sum_238"/></StgValue>
</operation>

<operation id="3036" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:868 %sum_263 = fadd i32 %sum_262, i32 %mul_1_10_2_3

]]></Node>
<StgValue><ssdm name="sum_263"/></StgValue>
</operation>

<operation id="3037" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:919 %sum_288 = fadd i32 %sum_287, i32 %mul_1_11_2_3

]]></Node>
<StgValue><ssdm name="sum_288"/></StgValue>
</operation>

<operation id="3038" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:968 %sum_312 = fadd i32 %sum_311, i32 %mul_1_12_2_2

]]></Node>
<StgValue><ssdm name="sum_312"/></StgValue>
</operation>

<operation id="3039" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1019 %sum_337 = fadd i32 %sum_336, i32 %mul_1_13_2_2

]]></Node>
<StgValue><ssdm name="sum_337"/></StgValue>
</operation>

<operation id="3040" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1070 %sum_362 = fadd i32 %sum_361, i32 %mul_1_14_2_2

]]></Node>
<StgValue><ssdm name="sum_362"/></StgValue>
</operation>

<operation id="3041" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1121 %sum_387 = fadd i32 %sum_386, i32 %mul_1_15_2_2

]]></Node>
<StgValue><ssdm name="sum_387"/></StgValue>
</operation>

<operation id="3042" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1170 %sum_411 = fadd i32 %sum_410, i32 %mul_1_16_2_1

]]></Node>
<StgValue><ssdm name="sum_411"/></StgValue>
</operation>

<operation id="3043" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1221 %sum_436 = fadd i32 %sum_435, i32 %mul_1_17_2_1

]]></Node>
<StgValue><ssdm name="sum_436"/></StgValue>
</operation>

<operation id="3044" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1272 %sum_461 = fadd i32 %sum_460, i32 %mul_1_18_2_1

]]></Node>
<StgValue><ssdm name="sum_461"/></StgValue>
</operation>

<operation id="3045" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1323 %sum_486 = fadd i32 %sum_485, i32 %mul_1_19_2_1

]]></Node>
<StgValue><ssdm name="sum_486"/></StgValue>
</operation>

<operation id="3046" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1372 %sum_510 = fadd i32 %sum_509, i32 %mul_1_20_2

]]></Node>
<StgValue><ssdm name="sum_510"/></StgValue>
</operation>

<operation id="3047" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1379 %mul_1_20_2_4 = fmul i32 %input_val_122, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_20_2_4"/></StgValue>
</operation>

<operation id="3048" st_id="101" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1423 %sum_535 = fadd i32 %sum_534, i32 %mul_1_21_2

]]></Node>
<StgValue><ssdm name="sum_535"/></StgValue>
</operation>

<operation id="3049" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1428 %mul_1_21_2_3 = fmul i32 %input_val_122, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_3"/></StgValue>
</operation>

<operation id="3050" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1430 %mul_1_21_2_4 = fmul i32 %input_val_127, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_4"/></StgValue>
</operation>

<operation id="3051" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1474 %sum_560 = fadd i32 %sum_559, i32 %mul_1_22_2

]]></Node>
<StgValue><ssdm name="sum_560"/></StgValue>
</operation>

<operation id="3052" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1477 %mul_1_22_2_2 = fmul i32 %input_val_122, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_2"/></StgValue>
</operation>

<operation id="3053" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1479 %mul_1_22_2_3 = fmul i32 %input_val_127, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_3"/></StgValue>
</operation>

<operation id="3054" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1481 %mul_1_22_2_4 = fmul i32 %input_val_132, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_4"/></StgValue>
</operation>

<operation id="3055" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1525 %sum_585 = fadd i32 %sum_584, i32 %mul_1_23_2

]]></Node>
<StgValue><ssdm name="sum_585"/></StgValue>
</operation>

<operation id="3056" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1526 %mul_1_23_2_1 = fmul i32 %input_val_122, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_1"/></StgValue>
</operation>

<operation id="3057" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1528 %mul_1_23_2_2 = fmul i32 %input_val_127, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_2"/></StgValue>
</operation>

<operation id="3058" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1530 %mul_1_23_2_3 = fmul i32 %input_val_132, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_3"/></StgValue>
</operation>

<operation id="3059" st_id="101" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1575 %mul_1_24_2 = fmul i32 %input_val_122, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2"/></StgValue>
</operation>

<operation id="3060" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1577 %mul_1_24_2_1 = fmul i32 %input_val_127, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_1"/></StgValue>
</operation>

<operation id="3061" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1579 %mul_1_24_2_2 = fmul i32 %input_val_132, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_2"/></StgValue>
</operation>

<operation id="3062" st_id="101" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1626 %mul_1_25_2 = fmul i32 %input_val_127, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2"/></StgValue>
</operation>

<operation id="3063" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1628 %mul_1_25_2_1 = fmul i32 %input_val_132, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_1"/></StgValue>
</operation>

<operation id="3064" st_id="101" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1677 %mul_1_26_2 = fmul i32 %input_val_132, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="3065" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:194 %input_val_137 = bitcast i32 %INPUT_r_addr_read_91

]]></Node>
<StgValue><ssdm name="input_val_137"/></StgValue>
</operation>

<operation id="3066" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:195 %INPUT_r_addr_read_92 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_92"/></StgValue>
</operation>

<operation id="3067" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:615 %sum_139 = fadd i32 %sum_138, i32 %mul_1_5_2_4

]]></Node>
<StgValue><ssdm name="sum_139"/></StgValue>
</operation>

<operation id="3068" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:666 %sum_164 = fadd i32 %sum_163, i32 %mul_1_6_2_4

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="3069" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:717 %sum_189 = fadd i32 %sum_188, i32 %mul_1_7_2_4

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="3070" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:768 %sum_214 = fadd i32 %sum_213, i32 %mul_1_8_2_4

]]></Node>
<StgValue><ssdm name="sum_214"/></StgValue>
</operation>

<operation id="3071" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:817 %sum_238 = fadd i32 %sum_237, i32 %mul_1_9_2_3

]]></Node>
<StgValue><ssdm name="sum_238"/></StgValue>
</operation>

<operation id="3072" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:868 %sum_263 = fadd i32 %sum_262, i32 %mul_1_10_2_3

]]></Node>
<StgValue><ssdm name="sum_263"/></StgValue>
</operation>

<operation id="3073" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:919 %sum_288 = fadd i32 %sum_287, i32 %mul_1_11_2_3

]]></Node>
<StgValue><ssdm name="sum_288"/></StgValue>
</operation>

<operation id="3074" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:970 %sum_313 = fadd i32 %sum_312, i32 %mul_1_12_2_3

]]></Node>
<StgValue><ssdm name="sum_313"/></StgValue>
</operation>

<operation id="3075" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1019 %sum_337 = fadd i32 %sum_336, i32 %mul_1_13_2_2

]]></Node>
<StgValue><ssdm name="sum_337"/></StgValue>
</operation>

<operation id="3076" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1070 %sum_362 = fadd i32 %sum_361, i32 %mul_1_14_2_2

]]></Node>
<StgValue><ssdm name="sum_362"/></StgValue>
</operation>

<operation id="3077" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1121 %sum_387 = fadd i32 %sum_386, i32 %mul_1_15_2_2

]]></Node>
<StgValue><ssdm name="sum_387"/></StgValue>
</operation>

<operation id="3078" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1172 %sum_412 = fadd i32 %sum_411, i32 %mul_1_16_2_2

]]></Node>
<StgValue><ssdm name="sum_412"/></StgValue>
</operation>

<operation id="3079" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1221 %sum_436 = fadd i32 %sum_435, i32 %mul_1_17_2_1

]]></Node>
<StgValue><ssdm name="sum_436"/></StgValue>
</operation>

<operation id="3080" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1272 %sum_461 = fadd i32 %sum_460, i32 %mul_1_18_2_1

]]></Node>
<StgValue><ssdm name="sum_461"/></StgValue>
</operation>

<operation id="3081" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1323 %sum_486 = fadd i32 %sum_485, i32 %mul_1_19_2_1

]]></Node>
<StgValue><ssdm name="sum_486"/></StgValue>
</operation>

<operation id="3082" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1374 %sum_511 = fadd i32 %sum_510, i32 %mul_1_20_2_1

]]></Node>
<StgValue><ssdm name="sum_511"/></StgValue>
</operation>

<operation id="3083" st_id="102" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1423 %sum_535 = fadd i32 %sum_534, i32 %mul_1_21_2

]]></Node>
<StgValue><ssdm name="sum_535"/></StgValue>
</operation>

<operation id="3084" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1430 %mul_1_21_2_4 = fmul i32 %input_val_127, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_21_2_4"/></StgValue>
</operation>

<operation id="3085" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1474 %sum_560 = fadd i32 %sum_559, i32 %mul_1_22_2

]]></Node>
<StgValue><ssdm name="sum_560"/></StgValue>
</operation>

<operation id="3086" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1479 %mul_1_22_2_3 = fmul i32 %input_val_127, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_3"/></StgValue>
</operation>

<operation id="3087" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1481 %mul_1_22_2_4 = fmul i32 %input_val_132, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_4"/></StgValue>
</operation>

<operation id="3088" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1525 %sum_585 = fadd i32 %sum_584, i32 %mul_1_23_2

]]></Node>
<StgValue><ssdm name="sum_585"/></StgValue>
</operation>

<operation id="3089" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1528 %mul_1_23_2_2 = fmul i32 %input_val_127, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_2"/></StgValue>
</operation>

<operation id="3090" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1530 %mul_1_23_2_3 = fmul i32 %input_val_132, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_3"/></StgValue>
</operation>

<operation id="3091" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1532 %mul_1_23_2_4 = fmul i32 %input_val_137, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_4"/></StgValue>
</operation>

<operation id="3092" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1576 %sum_610 = fadd i32 %sum_609, i32 %mul_1_24_2

]]></Node>
<StgValue><ssdm name="sum_610"/></StgValue>
</operation>

<operation id="3093" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1577 %mul_1_24_2_1 = fmul i32 %input_val_127, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_1"/></StgValue>
</operation>

<operation id="3094" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1579 %mul_1_24_2_2 = fmul i32 %input_val_132, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_2"/></StgValue>
</operation>

<operation id="3095" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1581 %mul_1_24_2_3 = fmul i32 %input_val_137, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_3"/></StgValue>
</operation>

<operation id="3096" st_id="102" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1626 %mul_1_25_2 = fmul i32 %input_val_127, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2"/></StgValue>
</operation>

<operation id="3097" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1628 %mul_1_25_2_1 = fmul i32 %input_val_132, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_1"/></StgValue>
</operation>

<operation id="3098" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1630 %mul_1_25_2_2 = fmul i32 %input_val_137, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_2"/></StgValue>
</operation>

<operation id="3099" st_id="102" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1677 %mul_1_26_2 = fmul i32 %input_val_132, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2"/></StgValue>
</operation>

<operation id="3100" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1679 %mul_1_26_2_1 = fmul i32 %input_val_137, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_1"/></StgValue>
</operation>

<operation id="3101" st_id="102" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1728 %mul_1_27_2 = fmul i32 %input_val_137, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="3102" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:196 %input_val_142 = bitcast i32 %INPUT_r_addr_read_92

]]></Node>
<StgValue><ssdm name="input_val_142"/></StgValue>
</operation>

<operation id="3103" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:197 %INPUT_r_addr_read_93 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_93"/></StgValue>
</operation>

<operation id="3104" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:666 %sum_164 = fadd i32 %sum_163, i32 %mul_1_6_2_4

]]></Node>
<StgValue><ssdm name="sum_164"/></StgValue>
</operation>

<operation id="3105" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:717 %sum_189 = fadd i32 %sum_188, i32 %mul_1_7_2_4

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="3106" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:768 %sum_214 = fadd i32 %sum_213, i32 %mul_1_8_2_4

]]></Node>
<StgValue><ssdm name="sum_214"/></StgValue>
</operation>

<operation id="3107" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:819 %sum_239 = fadd i32 %sum_238, i32 %mul_1_9_2_4

]]></Node>
<StgValue><ssdm name="sum_239"/></StgValue>
</operation>

<operation id="3108" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:868 %sum_263 = fadd i32 %sum_262, i32 %mul_1_10_2_3

]]></Node>
<StgValue><ssdm name="sum_263"/></StgValue>
</operation>

<operation id="3109" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:919 %sum_288 = fadd i32 %sum_287, i32 %mul_1_11_2_3

]]></Node>
<StgValue><ssdm name="sum_288"/></StgValue>
</operation>

<operation id="3110" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:970 %sum_313 = fadd i32 %sum_312, i32 %mul_1_12_2_3

]]></Node>
<StgValue><ssdm name="sum_313"/></StgValue>
</operation>

<operation id="3111" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1021 %sum_338 = fadd i32 %sum_337, i32 %mul_1_13_2_3

]]></Node>
<StgValue><ssdm name="sum_338"/></StgValue>
</operation>

<operation id="3112" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1070 %sum_362 = fadd i32 %sum_361, i32 %mul_1_14_2_2

]]></Node>
<StgValue><ssdm name="sum_362"/></StgValue>
</operation>

<operation id="3113" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1121 %sum_387 = fadd i32 %sum_386, i32 %mul_1_15_2_2

]]></Node>
<StgValue><ssdm name="sum_387"/></StgValue>
</operation>

<operation id="3114" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1172 %sum_412 = fadd i32 %sum_411, i32 %mul_1_16_2_2

]]></Node>
<StgValue><ssdm name="sum_412"/></StgValue>
</operation>

<operation id="3115" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1223 %sum_437 = fadd i32 %sum_436, i32 %mul_1_17_2_2

]]></Node>
<StgValue><ssdm name="sum_437"/></StgValue>
</operation>

<operation id="3116" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1272 %sum_461 = fadd i32 %sum_460, i32 %mul_1_18_2_1

]]></Node>
<StgValue><ssdm name="sum_461"/></StgValue>
</operation>

<operation id="3117" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1323 %sum_486 = fadd i32 %sum_485, i32 %mul_1_19_2_1

]]></Node>
<StgValue><ssdm name="sum_486"/></StgValue>
</operation>

<operation id="3118" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1374 %sum_511 = fadd i32 %sum_510, i32 %mul_1_20_2_1

]]></Node>
<StgValue><ssdm name="sum_511"/></StgValue>
</operation>

<operation id="3119" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1425 %sum_536 = fadd i32 %sum_535, i32 %mul_1_21_2_1

]]></Node>
<StgValue><ssdm name="sum_536"/></StgValue>
</operation>

<operation id="3120" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1474 %sum_560 = fadd i32 %sum_559, i32 %mul_1_22_2

]]></Node>
<StgValue><ssdm name="sum_560"/></StgValue>
</operation>

<operation id="3121" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1481 %mul_1_22_2_4 = fmul i32 %input_val_132, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_22_2_4"/></StgValue>
</operation>

<operation id="3122" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1525 %sum_585 = fadd i32 %sum_584, i32 %mul_1_23_2

]]></Node>
<StgValue><ssdm name="sum_585"/></StgValue>
</operation>

<operation id="3123" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1530 %mul_1_23_2_3 = fmul i32 %input_val_132, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_3"/></StgValue>
</operation>

<operation id="3124" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1532 %mul_1_23_2_4 = fmul i32 %input_val_137, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_4"/></StgValue>
</operation>

<operation id="3125" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1576 %sum_610 = fadd i32 %sum_609, i32 %mul_1_24_2

]]></Node>
<StgValue><ssdm name="sum_610"/></StgValue>
</operation>

<operation id="3126" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1579 %mul_1_24_2_2 = fmul i32 %input_val_132, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_2"/></StgValue>
</operation>

<operation id="3127" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1581 %mul_1_24_2_3 = fmul i32 %input_val_137, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_3"/></StgValue>
</operation>

<operation id="3128" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1583 %mul_1_24_2_4 = fmul i32 %input_val_142, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_4"/></StgValue>
</operation>

<operation id="3129" st_id="103" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1627 %sum_635 = fadd i32 %sum_634, i32 %mul_1_25_2

]]></Node>
<StgValue><ssdm name="sum_635"/></StgValue>
</operation>

<operation id="3130" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1628 %mul_1_25_2_1 = fmul i32 %input_val_132, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_1"/></StgValue>
</operation>

<operation id="3131" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1630 %mul_1_25_2_2 = fmul i32 %input_val_137, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_2"/></StgValue>
</operation>

<operation id="3132" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1632 %mul_1_25_2_3 = fmul i32 %input_val_142, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_3"/></StgValue>
</operation>

<operation id="3133" st_id="103" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1677 %mul_1_26_2 = fmul i32 %input_val_132, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2"/></StgValue>
</operation>

<operation id="3134" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1679 %mul_1_26_2_1 = fmul i32 %input_val_137, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_1"/></StgValue>
</operation>

<operation id="3135" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1681 %mul_1_26_2_2 = fmul i32 %input_val_142, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_2"/></StgValue>
</operation>

<operation id="3136" st_id="103" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1728 %mul_1_27_2 = fmul i32 %input_val_137, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2"/></StgValue>
</operation>

<operation id="3137" st_id="103" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1730 %mul_1_27_2_1 = fmul i32 %input_val_142, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="3138" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:198 %input_val_147 = bitcast i32 %INPUT_r_addr_read_93

]]></Node>
<StgValue><ssdm name="input_val_147"/></StgValue>
</operation>

<operation id="3139" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:199 %INPUT_r_addr_read_94 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_94"/></StgValue>
</operation>

<operation id="3140" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:717 %sum_189 = fadd i32 %sum_188, i32 %mul_1_7_2_4

]]></Node>
<StgValue><ssdm name="sum_189"/></StgValue>
</operation>

<operation id="3141" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:768 %sum_214 = fadd i32 %sum_213, i32 %mul_1_8_2_4

]]></Node>
<StgValue><ssdm name="sum_214"/></StgValue>
</operation>

<operation id="3142" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:819 %sum_239 = fadd i32 %sum_238, i32 %mul_1_9_2_4

]]></Node>
<StgValue><ssdm name="sum_239"/></StgValue>
</operation>

<operation id="3143" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:870 %sum_264 = fadd i32 %sum_263, i32 %mul_1_10_2_4

]]></Node>
<StgValue><ssdm name="sum_264"/></StgValue>
</operation>

<operation id="3144" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:919 %sum_288 = fadd i32 %sum_287, i32 %mul_1_11_2_3

]]></Node>
<StgValue><ssdm name="sum_288"/></StgValue>
</operation>

<operation id="3145" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:970 %sum_313 = fadd i32 %sum_312, i32 %mul_1_12_2_3

]]></Node>
<StgValue><ssdm name="sum_313"/></StgValue>
</operation>

<operation id="3146" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1021 %sum_338 = fadd i32 %sum_337, i32 %mul_1_13_2_3

]]></Node>
<StgValue><ssdm name="sum_338"/></StgValue>
</operation>

<operation id="3147" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1072 %sum_363 = fadd i32 %sum_362, i32 %mul_1_14_2_3

]]></Node>
<StgValue><ssdm name="sum_363"/></StgValue>
</operation>

<operation id="3148" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1121 %sum_387 = fadd i32 %sum_386, i32 %mul_1_15_2_2

]]></Node>
<StgValue><ssdm name="sum_387"/></StgValue>
</operation>

<operation id="3149" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1172 %sum_412 = fadd i32 %sum_411, i32 %mul_1_16_2_2

]]></Node>
<StgValue><ssdm name="sum_412"/></StgValue>
</operation>

<operation id="3150" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1223 %sum_437 = fadd i32 %sum_436, i32 %mul_1_17_2_2

]]></Node>
<StgValue><ssdm name="sum_437"/></StgValue>
</operation>

<operation id="3151" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1274 %sum_462 = fadd i32 %sum_461, i32 %mul_1_18_2_2

]]></Node>
<StgValue><ssdm name="sum_462"/></StgValue>
</operation>

<operation id="3152" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1323 %sum_486 = fadd i32 %sum_485, i32 %mul_1_19_2_1

]]></Node>
<StgValue><ssdm name="sum_486"/></StgValue>
</operation>

<operation id="3153" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1374 %sum_511 = fadd i32 %sum_510, i32 %mul_1_20_2_1

]]></Node>
<StgValue><ssdm name="sum_511"/></StgValue>
</operation>

<operation id="3154" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1425 %sum_536 = fadd i32 %sum_535, i32 %mul_1_21_2_1

]]></Node>
<StgValue><ssdm name="sum_536"/></StgValue>
</operation>

<operation id="3155" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1476 %sum_561 = fadd i32 %sum_560, i32 %mul_1_22_2_1

]]></Node>
<StgValue><ssdm name="sum_561"/></StgValue>
</operation>

<operation id="3156" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1525 %sum_585 = fadd i32 %sum_584, i32 %mul_1_23_2

]]></Node>
<StgValue><ssdm name="sum_585"/></StgValue>
</operation>

<operation id="3157" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1532 %mul_1_23_2_4 = fmul i32 %input_val_137, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_23_2_4"/></StgValue>
</operation>

<operation id="3158" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1576 %sum_610 = fadd i32 %sum_609, i32 %mul_1_24_2

]]></Node>
<StgValue><ssdm name="sum_610"/></StgValue>
</operation>

<operation id="3159" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1581 %mul_1_24_2_3 = fmul i32 %input_val_137, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_3"/></StgValue>
</operation>

<operation id="3160" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1583 %mul_1_24_2_4 = fmul i32 %input_val_142, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_4"/></StgValue>
</operation>

<operation id="3161" st_id="104" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1627 %sum_635 = fadd i32 %sum_634, i32 %mul_1_25_2

]]></Node>
<StgValue><ssdm name="sum_635"/></StgValue>
</operation>

<operation id="3162" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1630 %mul_1_25_2_2 = fmul i32 %input_val_137, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_2"/></StgValue>
</operation>

<operation id="3163" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1632 %mul_1_25_2_3 = fmul i32 %input_val_142, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_3"/></StgValue>
</operation>

<operation id="3164" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1634 %mul_1_25_2_4 = fmul i32 %input_val_147, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_4"/></StgValue>
</operation>

<operation id="3165" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1678 %sum_660 = fadd i32 %sum_659, i32 %mul_1_26_2

]]></Node>
<StgValue><ssdm name="sum_660"/></StgValue>
</operation>

<operation id="3166" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1679 %mul_1_26_2_1 = fmul i32 %input_val_137, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_1"/></StgValue>
</operation>

<operation id="3167" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1681 %mul_1_26_2_2 = fmul i32 %input_val_142, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_2"/></StgValue>
</operation>

<operation id="3168" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1683 %mul_1_26_2_3 = fmul i32 %input_val_147, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_3"/></StgValue>
</operation>

<operation id="3169" st_id="104" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1728 %mul_1_27_2 = fmul i32 %input_val_137, i32 %weight_val_35_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2"/></StgValue>
</operation>

<operation id="3170" st_id="104" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1730 %mul_1_27_2_1 = fmul i32 %input_val_142, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_1"/></StgValue>
</operation>

<operation id="3171" st_id="104" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1732 %mul_1_27_2_2 = fmul i32 %input_val_147, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="3172" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:200 %input_val_152 = bitcast i32 %INPUT_r_addr_read_94

]]></Node>
<StgValue><ssdm name="input_val_152"/></StgValue>
</operation>

<operation id="3173" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:201 %INPUT_r_addr_read_95 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_95"/></StgValue>
</operation>

<operation id="3174" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:768 %sum_214 = fadd i32 %sum_213, i32 %mul_1_8_2_4

]]></Node>
<StgValue><ssdm name="sum_214"/></StgValue>
</operation>

<operation id="3175" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:819 %sum_239 = fadd i32 %sum_238, i32 %mul_1_9_2_4

]]></Node>
<StgValue><ssdm name="sum_239"/></StgValue>
</operation>

<operation id="3176" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:870 %sum_264 = fadd i32 %sum_263, i32 %mul_1_10_2_4

]]></Node>
<StgValue><ssdm name="sum_264"/></StgValue>
</operation>

<operation id="3177" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:921 %sum_289 = fadd i32 %sum_288, i32 %mul_1_11_2_4

]]></Node>
<StgValue><ssdm name="sum_289"/></StgValue>
</operation>

<operation id="3178" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:970 %sum_313 = fadd i32 %sum_312, i32 %mul_1_12_2_3

]]></Node>
<StgValue><ssdm name="sum_313"/></StgValue>
</operation>

<operation id="3179" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1021 %sum_338 = fadd i32 %sum_337, i32 %mul_1_13_2_3

]]></Node>
<StgValue><ssdm name="sum_338"/></StgValue>
</operation>

<operation id="3180" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1072 %sum_363 = fadd i32 %sum_362, i32 %mul_1_14_2_3

]]></Node>
<StgValue><ssdm name="sum_363"/></StgValue>
</operation>

<operation id="3181" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1123 %sum_388 = fadd i32 %sum_387, i32 %mul_1_15_2_3

]]></Node>
<StgValue><ssdm name="sum_388"/></StgValue>
</operation>

<operation id="3182" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1172 %sum_412 = fadd i32 %sum_411, i32 %mul_1_16_2_2

]]></Node>
<StgValue><ssdm name="sum_412"/></StgValue>
</operation>

<operation id="3183" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1223 %sum_437 = fadd i32 %sum_436, i32 %mul_1_17_2_2

]]></Node>
<StgValue><ssdm name="sum_437"/></StgValue>
</operation>

<operation id="3184" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1274 %sum_462 = fadd i32 %sum_461, i32 %mul_1_18_2_2

]]></Node>
<StgValue><ssdm name="sum_462"/></StgValue>
</operation>

<operation id="3185" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1325 %sum_487 = fadd i32 %sum_486, i32 %mul_1_19_2_2

]]></Node>
<StgValue><ssdm name="sum_487"/></StgValue>
</operation>

<operation id="3186" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1374 %sum_511 = fadd i32 %sum_510, i32 %mul_1_20_2_1

]]></Node>
<StgValue><ssdm name="sum_511"/></StgValue>
</operation>

<operation id="3187" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1425 %sum_536 = fadd i32 %sum_535, i32 %mul_1_21_2_1

]]></Node>
<StgValue><ssdm name="sum_536"/></StgValue>
</operation>

<operation id="3188" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1476 %sum_561 = fadd i32 %sum_560, i32 %mul_1_22_2_1

]]></Node>
<StgValue><ssdm name="sum_561"/></StgValue>
</operation>

<operation id="3189" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1527 %sum_586 = fadd i32 %sum_585, i32 %mul_1_23_2_1

]]></Node>
<StgValue><ssdm name="sum_586"/></StgValue>
</operation>

<operation id="3190" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1576 %sum_610 = fadd i32 %sum_609, i32 %mul_1_24_2

]]></Node>
<StgValue><ssdm name="sum_610"/></StgValue>
</operation>

<operation id="3191" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1583 %mul_1_24_2_4 = fmul i32 %input_val_142, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_24_2_4"/></StgValue>
</operation>

<operation id="3192" st_id="105" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1627 %sum_635 = fadd i32 %sum_634, i32 %mul_1_25_2

]]></Node>
<StgValue><ssdm name="sum_635"/></StgValue>
</operation>

<operation id="3193" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1632 %mul_1_25_2_3 = fmul i32 %input_val_142, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_3"/></StgValue>
</operation>

<operation id="3194" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1634 %mul_1_25_2_4 = fmul i32 %input_val_147, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_4"/></StgValue>
</operation>

<operation id="3195" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1678 %sum_660 = fadd i32 %sum_659, i32 %mul_1_26_2

]]></Node>
<StgValue><ssdm name="sum_660"/></StgValue>
</operation>

<operation id="3196" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1681 %mul_1_26_2_2 = fmul i32 %input_val_142, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_2"/></StgValue>
</operation>

<operation id="3197" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1683 %mul_1_26_2_3 = fmul i32 %input_val_147, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_3"/></StgValue>
</operation>

<operation id="3198" st_id="105" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1685 %mul_1_26_2_4 = fmul i32 %input_val_152, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_4"/></StgValue>
</operation>

<operation id="3199" st_id="105" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1729 %sum_685 = fadd i32 %sum_684, i32 %mul_1_27_2

]]></Node>
<StgValue><ssdm name="sum_685"/></StgValue>
</operation>

<operation id="3200" st_id="105" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1730 %mul_1_27_2_1 = fmul i32 %input_val_142, i32 %weight_val_36_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_1"/></StgValue>
</operation>

<operation id="3201" st_id="105" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1732 %mul_1_27_2_2 = fmul i32 %input_val_147, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_2"/></StgValue>
</operation>

<operation id="3202" st_id="105" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1734 %mul_1_27_2_3 = fmul i32 %input_val_152, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="3203" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:202 %input_val_157 = bitcast i32 %INPUT_r_addr_read_95

]]></Node>
<StgValue><ssdm name="input_val_157"/></StgValue>
</operation>

<operation id="3204" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:203 %INPUT_r_addr_read_96 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_96"/></StgValue>
</operation>

<operation id="3205" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:819 %sum_239 = fadd i32 %sum_238, i32 %mul_1_9_2_4

]]></Node>
<StgValue><ssdm name="sum_239"/></StgValue>
</operation>

<operation id="3206" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:870 %sum_264 = fadd i32 %sum_263, i32 %mul_1_10_2_4

]]></Node>
<StgValue><ssdm name="sum_264"/></StgValue>
</operation>

<operation id="3207" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:921 %sum_289 = fadd i32 %sum_288, i32 %mul_1_11_2_4

]]></Node>
<StgValue><ssdm name="sum_289"/></StgValue>
</operation>

<operation id="3208" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:972 %sum_314 = fadd i32 %sum_313, i32 %mul_1_12_2_4

]]></Node>
<StgValue><ssdm name="sum_314"/></StgValue>
</operation>

<operation id="3209" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1021 %sum_338 = fadd i32 %sum_337, i32 %mul_1_13_2_3

]]></Node>
<StgValue><ssdm name="sum_338"/></StgValue>
</operation>

<operation id="3210" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1072 %sum_363 = fadd i32 %sum_362, i32 %mul_1_14_2_3

]]></Node>
<StgValue><ssdm name="sum_363"/></StgValue>
</operation>

<operation id="3211" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1123 %sum_388 = fadd i32 %sum_387, i32 %mul_1_15_2_3

]]></Node>
<StgValue><ssdm name="sum_388"/></StgValue>
</operation>

<operation id="3212" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1174 %sum_413 = fadd i32 %sum_412, i32 %mul_1_16_2_3

]]></Node>
<StgValue><ssdm name="sum_413"/></StgValue>
</operation>

<operation id="3213" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1223 %sum_437 = fadd i32 %sum_436, i32 %mul_1_17_2_2

]]></Node>
<StgValue><ssdm name="sum_437"/></StgValue>
</operation>

<operation id="3214" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1274 %sum_462 = fadd i32 %sum_461, i32 %mul_1_18_2_2

]]></Node>
<StgValue><ssdm name="sum_462"/></StgValue>
</operation>

<operation id="3215" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1325 %sum_487 = fadd i32 %sum_486, i32 %mul_1_19_2_2

]]></Node>
<StgValue><ssdm name="sum_487"/></StgValue>
</operation>

<operation id="3216" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1376 %sum_512 = fadd i32 %sum_511, i32 %mul_1_20_2_2

]]></Node>
<StgValue><ssdm name="sum_512"/></StgValue>
</operation>

<operation id="3217" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1425 %sum_536 = fadd i32 %sum_535, i32 %mul_1_21_2_1

]]></Node>
<StgValue><ssdm name="sum_536"/></StgValue>
</operation>

<operation id="3218" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1476 %sum_561 = fadd i32 %sum_560, i32 %mul_1_22_2_1

]]></Node>
<StgValue><ssdm name="sum_561"/></StgValue>
</operation>

<operation id="3219" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1527 %sum_586 = fadd i32 %sum_585, i32 %mul_1_23_2_1

]]></Node>
<StgValue><ssdm name="sum_586"/></StgValue>
</operation>

<operation id="3220" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1578 %sum_611 = fadd i32 %sum_610, i32 %mul_1_24_2_1

]]></Node>
<StgValue><ssdm name="sum_611"/></StgValue>
</operation>

<operation id="3221" st_id="106" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1627 %sum_635 = fadd i32 %sum_634, i32 %mul_1_25_2

]]></Node>
<StgValue><ssdm name="sum_635"/></StgValue>
</operation>

<operation id="3222" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1634 %mul_1_25_2_4 = fmul i32 %input_val_147, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_25_2_4"/></StgValue>
</operation>

<operation id="3223" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1678 %sum_660 = fadd i32 %sum_659, i32 %mul_1_26_2

]]></Node>
<StgValue><ssdm name="sum_660"/></StgValue>
</operation>

<operation id="3224" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1683 %mul_1_26_2_3 = fmul i32 %input_val_147, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_3"/></StgValue>
</operation>

<operation id="3225" st_id="106" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1685 %mul_1_26_2_4 = fmul i32 %input_val_152, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_4"/></StgValue>
</operation>

<operation id="3226" st_id="106" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1729 %sum_685 = fadd i32 %sum_684, i32 %mul_1_27_2

]]></Node>
<StgValue><ssdm name="sum_685"/></StgValue>
</operation>

<operation id="3227" st_id="106" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1732 %mul_1_27_2_2 = fmul i32 %input_val_147, i32 %weight_val_37_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_2"/></StgValue>
</operation>

<operation id="3228" st_id="106" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1734 %mul_1_27_2_3 = fmul i32 %input_val_152, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_3"/></StgValue>
</operation>

<operation id="3229" st_id="106" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1736 %mul_1_27_2_4 = fmul i32 %input_val_157, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="3230" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:204 %input_val_15 = bitcast i32 %INPUT_r_addr_read_96

]]></Node>
<StgValue><ssdm name="input_val_15"/></StgValue>
</operation>

<operation id="3231" st_id="107" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:205 %INPUT_r_addr_read_97 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_97"/></StgValue>
</operation>

<operation id="3232" st_id="107" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:361 %mul_1_33 = fmul i32 %input_val_15, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_33"/></StgValue>
</operation>

<operation id="3233" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:870 %sum_264 = fadd i32 %sum_263, i32 %mul_1_10_2_4

]]></Node>
<StgValue><ssdm name="sum_264"/></StgValue>
</operation>

<operation id="3234" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:921 %sum_289 = fadd i32 %sum_288, i32 %mul_1_11_2_4

]]></Node>
<StgValue><ssdm name="sum_289"/></StgValue>
</operation>

<operation id="3235" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:972 %sum_314 = fadd i32 %sum_313, i32 %mul_1_12_2_4

]]></Node>
<StgValue><ssdm name="sum_314"/></StgValue>
</operation>

<operation id="3236" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1023 %sum_339 = fadd i32 %sum_338, i32 %mul_1_13_2_4

]]></Node>
<StgValue><ssdm name="sum_339"/></StgValue>
</operation>

<operation id="3237" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1072 %sum_363 = fadd i32 %sum_362, i32 %mul_1_14_2_3

]]></Node>
<StgValue><ssdm name="sum_363"/></StgValue>
</operation>

<operation id="3238" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1123 %sum_388 = fadd i32 %sum_387, i32 %mul_1_15_2_3

]]></Node>
<StgValue><ssdm name="sum_388"/></StgValue>
</operation>

<operation id="3239" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1174 %sum_413 = fadd i32 %sum_412, i32 %mul_1_16_2_3

]]></Node>
<StgValue><ssdm name="sum_413"/></StgValue>
</operation>

<operation id="3240" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1225 %sum_438 = fadd i32 %sum_437, i32 %mul_1_17_2_3

]]></Node>
<StgValue><ssdm name="sum_438"/></StgValue>
</operation>

<operation id="3241" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1274 %sum_462 = fadd i32 %sum_461, i32 %mul_1_18_2_2

]]></Node>
<StgValue><ssdm name="sum_462"/></StgValue>
</operation>

<operation id="3242" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1325 %sum_487 = fadd i32 %sum_486, i32 %mul_1_19_2_2

]]></Node>
<StgValue><ssdm name="sum_487"/></StgValue>
</operation>

<operation id="3243" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1376 %sum_512 = fadd i32 %sum_511, i32 %mul_1_20_2_2

]]></Node>
<StgValue><ssdm name="sum_512"/></StgValue>
</operation>

<operation id="3244" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1427 %sum_537 = fadd i32 %sum_536, i32 %mul_1_21_2_2

]]></Node>
<StgValue><ssdm name="sum_537"/></StgValue>
</operation>

<operation id="3245" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1476 %sum_561 = fadd i32 %sum_560, i32 %mul_1_22_2_1

]]></Node>
<StgValue><ssdm name="sum_561"/></StgValue>
</operation>

<operation id="3246" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1527 %sum_586 = fadd i32 %sum_585, i32 %mul_1_23_2_1

]]></Node>
<StgValue><ssdm name="sum_586"/></StgValue>
</operation>

<operation id="3247" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1578 %sum_611 = fadd i32 %sum_610, i32 %mul_1_24_2_1

]]></Node>
<StgValue><ssdm name="sum_611"/></StgValue>
</operation>

<operation id="3248" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1629 %sum_636 = fadd i32 %sum_635, i32 %mul_1_25_2_1

]]></Node>
<StgValue><ssdm name="sum_636"/></StgValue>
</operation>

<operation id="3249" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1678 %sum_660 = fadd i32 %sum_659, i32 %mul_1_26_2

]]></Node>
<StgValue><ssdm name="sum_660"/></StgValue>
</operation>

<operation id="3250" st_id="107" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1685 %mul_1_26_2_4 = fmul i32 %input_val_152, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_26_2_4"/></StgValue>
</operation>

<operation id="3251" st_id="107" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1729 %sum_685 = fadd i32 %sum_684, i32 %mul_1_27_2

]]></Node>
<StgValue><ssdm name="sum_685"/></StgValue>
</operation>

<operation id="3252" st_id="107" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1734 %mul_1_27_2_3 = fmul i32 %input_val_152, i32 %weight_val_38_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_3"/></StgValue>
</operation>

<operation id="3253" st_id="107" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1736 %mul_1_27_2_4 = fmul i32 %input_val_157, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="3254" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:206 %input_val_16 = bitcast i32 %INPUT_r_addr_read_97

]]></Node>
<StgValue><ssdm name="input_val_16"/></StgValue>
</operation>

<operation id="3255" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:207 %INPUT_r_addr_read_98 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_98"/></StgValue>
</operation>

<operation id="3256" st_id="108" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:361 %mul_1_33 = fmul i32 %input_val_15, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_33"/></StgValue>
</operation>

<operation id="3257" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:363 %mul_1_31212_1 = fmul i32 %input_val_16, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_1"/></StgValue>
</operation>

<operation id="3258" st_id="108" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:412 %mul_1_1_3 = fmul i32 %input_val_16, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="3259" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:921 %sum_289 = fadd i32 %sum_288, i32 %mul_1_11_2_4

]]></Node>
<StgValue><ssdm name="sum_289"/></StgValue>
</operation>

<operation id="3260" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:972 %sum_314 = fadd i32 %sum_313, i32 %mul_1_12_2_4

]]></Node>
<StgValue><ssdm name="sum_314"/></StgValue>
</operation>

<operation id="3261" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1023 %sum_339 = fadd i32 %sum_338, i32 %mul_1_13_2_4

]]></Node>
<StgValue><ssdm name="sum_339"/></StgValue>
</operation>

<operation id="3262" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1074 %sum_364 = fadd i32 %sum_363, i32 %mul_1_14_2_4

]]></Node>
<StgValue><ssdm name="sum_364"/></StgValue>
</operation>

<operation id="3263" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1123 %sum_388 = fadd i32 %sum_387, i32 %mul_1_15_2_3

]]></Node>
<StgValue><ssdm name="sum_388"/></StgValue>
</operation>

<operation id="3264" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1174 %sum_413 = fadd i32 %sum_412, i32 %mul_1_16_2_3

]]></Node>
<StgValue><ssdm name="sum_413"/></StgValue>
</operation>

<operation id="3265" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1225 %sum_438 = fadd i32 %sum_437, i32 %mul_1_17_2_3

]]></Node>
<StgValue><ssdm name="sum_438"/></StgValue>
</operation>

<operation id="3266" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1276 %sum_463 = fadd i32 %sum_462, i32 %mul_1_18_2_3

]]></Node>
<StgValue><ssdm name="sum_463"/></StgValue>
</operation>

<operation id="3267" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1325 %sum_487 = fadd i32 %sum_486, i32 %mul_1_19_2_2

]]></Node>
<StgValue><ssdm name="sum_487"/></StgValue>
</operation>

<operation id="3268" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1376 %sum_512 = fadd i32 %sum_511, i32 %mul_1_20_2_2

]]></Node>
<StgValue><ssdm name="sum_512"/></StgValue>
</operation>

<operation id="3269" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1427 %sum_537 = fadd i32 %sum_536, i32 %mul_1_21_2_2

]]></Node>
<StgValue><ssdm name="sum_537"/></StgValue>
</operation>

<operation id="3270" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1478 %sum_562 = fadd i32 %sum_561, i32 %mul_1_22_2_2

]]></Node>
<StgValue><ssdm name="sum_562"/></StgValue>
</operation>

<operation id="3271" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1527 %sum_586 = fadd i32 %sum_585, i32 %mul_1_23_2_1

]]></Node>
<StgValue><ssdm name="sum_586"/></StgValue>
</operation>

<operation id="3272" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1578 %sum_611 = fadd i32 %sum_610, i32 %mul_1_24_2_1

]]></Node>
<StgValue><ssdm name="sum_611"/></StgValue>
</operation>

<operation id="3273" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1629 %sum_636 = fadd i32 %sum_635, i32 %mul_1_25_2_1

]]></Node>
<StgValue><ssdm name="sum_636"/></StgValue>
</operation>

<operation id="3274" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1680 %sum_661 = fadd i32 %sum_660, i32 %mul_1_26_2_1

]]></Node>
<StgValue><ssdm name="sum_661"/></StgValue>
</operation>

<operation id="3275" st_id="108" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1729 %sum_685 = fadd i32 %sum_684, i32 %mul_1_27_2

]]></Node>
<StgValue><ssdm name="sum_685"/></StgValue>
</operation>

<operation id="3276" st_id="108" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1736 %mul_1_27_2_4 = fmul i32 %input_val_157, i32 %weight_val_39_read

]]></Node>
<StgValue><ssdm name="mul_1_27_2_4"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="3277" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:208 %input_val_17 = bitcast i32 %INPUT_r_addr_read_98

]]></Node>
<StgValue><ssdm name="input_val_17"/></StgValue>
</operation>

<operation id="3278" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:209 %INPUT_r_addr_read_99 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_99"/></StgValue>
</operation>

<operation id="3279" st_id="109" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:361 %mul_1_33 = fmul i32 %input_val_15, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_33"/></StgValue>
</operation>

<operation id="3280" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:363 %mul_1_31212_1 = fmul i32 %input_val_16, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_1"/></StgValue>
</operation>

<operation id="3281" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:365 %mul_1_31212_2 = fmul i32 %input_val_17, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_2"/></StgValue>
</operation>

<operation id="3282" st_id="109" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:412 %mul_1_1_3 = fmul i32 %input_val_16, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="3283" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:414 %mul_1_1_3_1 = fmul i32 %input_val_17, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_1"/></StgValue>
</operation>

<operation id="3284" st_id="109" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:463 %mul_1_2_3 = fmul i32 %input_val_17, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="3285" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:972 %sum_314 = fadd i32 %sum_313, i32 %mul_1_12_2_4

]]></Node>
<StgValue><ssdm name="sum_314"/></StgValue>
</operation>

<operation id="3286" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1023 %sum_339 = fadd i32 %sum_338, i32 %mul_1_13_2_4

]]></Node>
<StgValue><ssdm name="sum_339"/></StgValue>
</operation>

<operation id="3287" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1074 %sum_364 = fadd i32 %sum_363, i32 %mul_1_14_2_4

]]></Node>
<StgValue><ssdm name="sum_364"/></StgValue>
</operation>

<operation id="3288" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1125 %sum_389 = fadd i32 %sum_388, i32 %mul_1_15_2_4

]]></Node>
<StgValue><ssdm name="sum_389"/></StgValue>
</operation>

<operation id="3289" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1174 %sum_413 = fadd i32 %sum_412, i32 %mul_1_16_2_3

]]></Node>
<StgValue><ssdm name="sum_413"/></StgValue>
</operation>

<operation id="3290" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1225 %sum_438 = fadd i32 %sum_437, i32 %mul_1_17_2_3

]]></Node>
<StgValue><ssdm name="sum_438"/></StgValue>
</operation>

<operation id="3291" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1276 %sum_463 = fadd i32 %sum_462, i32 %mul_1_18_2_3

]]></Node>
<StgValue><ssdm name="sum_463"/></StgValue>
</operation>

<operation id="3292" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1327 %sum_488 = fadd i32 %sum_487, i32 %mul_1_19_2_3

]]></Node>
<StgValue><ssdm name="sum_488"/></StgValue>
</operation>

<operation id="3293" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1376 %sum_512 = fadd i32 %sum_511, i32 %mul_1_20_2_2

]]></Node>
<StgValue><ssdm name="sum_512"/></StgValue>
</operation>

<operation id="3294" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1427 %sum_537 = fadd i32 %sum_536, i32 %mul_1_21_2_2

]]></Node>
<StgValue><ssdm name="sum_537"/></StgValue>
</operation>

<operation id="3295" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1478 %sum_562 = fadd i32 %sum_561, i32 %mul_1_22_2_2

]]></Node>
<StgValue><ssdm name="sum_562"/></StgValue>
</operation>

<operation id="3296" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1529 %sum_587 = fadd i32 %sum_586, i32 %mul_1_23_2_2

]]></Node>
<StgValue><ssdm name="sum_587"/></StgValue>
</operation>

<operation id="3297" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1578 %sum_611 = fadd i32 %sum_610, i32 %mul_1_24_2_1

]]></Node>
<StgValue><ssdm name="sum_611"/></StgValue>
</operation>

<operation id="3298" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1629 %sum_636 = fadd i32 %sum_635, i32 %mul_1_25_2_1

]]></Node>
<StgValue><ssdm name="sum_636"/></StgValue>
</operation>

<operation id="3299" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1680 %sum_661 = fadd i32 %sum_660, i32 %mul_1_26_2_1

]]></Node>
<StgValue><ssdm name="sum_661"/></StgValue>
</operation>

<operation id="3300" st_id="109" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1731 %sum_686 = fadd i32 %sum_685, i32 %mul_1_27_2_1

]]></Node>
<StgValue><ssdm name="sum_686"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="3301" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:210 %input_val_18 = bitcast i32 %INPUT_r_addr_read_99

]]></Node>
<StgValue><ssdm name="input_val_18"/></StgValue>
</operation>

<operation id="3302" st_id="110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:211 %INPUT_r_addr_read_100 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_100"/></StgValue>
</operation>

<operation id="3303" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:362 %sum_15 = fadd i32 %sum_14, i32 %mul_1_33

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="3304" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:363 %mul_1_31212_1 = fmul i32 %input_val_16, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_1"/></StgValue>
</operation>

<operation id="3305" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:365 %mul_1_31212_2 = fmul i32 %input_val_17, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_2"/></StgValue>
</operation>

<operation id="3306" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:367 %mul_1_31212_3 = fmul i32 %input_val_18, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_3"/></StgValue>
</operation>

<operation id="3307" st_id="110" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:412 %mul_1_1_3 = fmul i32 %input_val_16, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3"/></StgValue>
</operation>

<operation id="3308" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:414 %mul_1_1_3_1 = fmul i32 %input_val_17, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_1"/></StgValue>
</operation>

<operation id="3309" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:416 %mul_1_1_3_2 = fmul i32 %input_val_18, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_2"/></StgValue>
</operation>

<operation id="3310" st_id="110" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:463 %mul_1_2_3 = fmul i32 %input_val_17, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="3311" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:465 %mul_1_2_3_1 = fmul i32 %input_val_18, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_1"/></StgValue>
</operation>

<operation id="3312" st_id="110" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:514 %mul_1_3_3 = fmul i32 %input_val_18, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="3313" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1023 %sum_339 = fadd i32 %sum_338, i32 %mul_1_13_2_4

]]></Node>
<StgValue><ssdm name="sum_339"/></StgValue>
</operation>

<operation id="3314" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1074 %sum_364 = fadd i32 %sum_363, i32 %mul_1_14_2_4

]]></Node>
<StgValue><ssdm name="sum_364"/></StgValue>
</operation>

<operation id="3315" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1125 %sum_389 = fadd i32 %sum_388, i32 %mul_1_15_2_4

]]></Node>
<StgValue><ssdm name="sum_389"/></StgValue>
</operation>

<operation id="3316" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1176 %sum_414 = fadd i32 %sum_413, i32 %mul_1_16_2_4

]]></Node>
<StgValue><ssdm name="sum_414"/></StgValue>
</operation>

<operation id="3317" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1225 %sum_438 = fadd i32 %sum_437, i32 %mul_1_17_2_3

]]></Node>
<StgValue><ssdm name="sum_438"/></StgValue>
</operation>

<operation id="3318" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1276 %sum_463 = fadd i32 %sum_462, i32 %mul_1_18_2_3

]]></Node>
<StgValue><ssdm name="sum_463"/></StgValue>
</operation>

<operation id="3319" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1327 %sum_488 = fadd i32 %sum_487, i32 %mul_1_19_2_3

]]></Node>
<StgValue><ssdm name="sum_488"/></StgValue>
</operation>

<operation id="3320" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1378 %sum_513 = fadd i32 %sum_512, i32 %mul_1_20_2_3

]]></Node>
<StgValue><ssdm name="sum_513"/></StgValue>
</operation>

<operation id="3321" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1427 %sum_537 = fadd i32 %sum_536, i32 %mul_1_21_2_2

]]></Node>
<StgValue><ssdm name="sum_537"/></StgValue>
</operation>

<operation id="3322" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1478 %sum_562 = fadd i32 %sum_561, i32 %mul_1_22_2_2

]]></Node>
<StgValue><ssdm name="sum_562"/></StgValue>
</operation>

<operation id="3323" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1529 %sum_587 = fadd i32 %sum_586, i32 %mul_1_23_2_2

]]></Node>
<StgValue><ssdm name="sum_587"/></StgValue>
</operation>

<operation id="3324" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1580 %sum_612 = fadd i32 %sum_611, i32 %mul_1_24_2_2

]]></Node>
<StgValue><ssdm name="sum_612"/></StgValue>
</operation>

<operation id="3325" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1629 %sum_636 = fadd i32 %sum_635, i32 %mul_1_25_2_1

]]></Node>
<StgValue><ssdm name="sum_636"/></StgValue>
</operation>

<operation id="3326" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1680 %sum_661 = fadd i32 %sum_660, i32 %mul_1_26_2_1

]]></Node>
<StgValue><ssdm name="sum_661"/></StgValue>
</operation>

<operation id="3327" st_id="110" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1731 %sum_686 = fadd i32 %sum_685, i32 %mul_1_27_2_1

]]></Node>
<StgValue><ssdm name="sum_686"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="3328" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:212 %input_val_19 = bitcast i32 %INPUT_r_addr_read_100

]]></Node>
<StgValue><ssdm name="input_val_19"/></StgValue>
</operation>

<operation id="3329" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:213 %INPUT_r_addr_read_101 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_101"/></StgValue>
</operation>

<operation id="3330" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:362 %sum_15 = fadd i32 %sum_14, i32 %mul_1_33

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="3331" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:365 %mul_1_31212_2 = fmul i32 %input_val_17, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_2"/></StgValue>
</operation>

<operation id="3332" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:367 %mul_1_31212_3 = fmul i32 %input_val_18, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_3"/></StgValue>
</operation>

<operation id="3333" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:369 %mul_1_31212_4 = fmul i32 %input_val_19, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_4"/></StgValue>
</operation>

<operation id="3334" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:413 %sum_40 = fadd i32 %sum_39, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="3335" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:414 %mul_1_1_3_1 = fmul i32 %input_val_17, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_1"/></StgValue>
</operation>

<operation id="3336" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:416 %mul_1_1_3_2 = fmul i32 %input_val_18, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_2"/></StgValue>
</operation>

<operation id="3337" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:418 %mul_1_1_3_3 = fmul i32 %input_val_19, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_3"/></StgValue>
</operation>

<operation id="3338" st_id="111" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:463 %mul_1_2_3 = fmul i32 %input_val_17, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3"/></StgValue>
</operation>

<operation id="3339" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:465 %mul_1_2_3_1 = fmul i32 %input_val_18, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_1"/></StgValue>
</operation>

<operation id="3340" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:467 %mul_1_2_3_2 = fmul i32 %input_val_19, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_2"/></StgValue>
</operation>

<operation id="3341" st_id="111" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:514 %mul_1_3_3 = fmul i32 %input_val_18, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="3342" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:516 %mul_1_3_3_1 = fmul i32 %input_val_19, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_1"/></StgValue>
</operation>

<operation id="3343" st_id="111" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:565 %mul_1_4_3 = fmul i32 %input_val_19, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="3344" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1074 %sum_364 = fadd i32 %sum_363, i32 %mul_1_14_2_4

]]></Node>
<StgValue><ssdm name="sum_364"/></StgValue>
</operation>

<operation id="3345" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1125 %sum_389 = fadd i32 %sum_388, i32 %mul_1_15_2_4

]]></Node>
<StgValue><ssdm name="sum_389"/></StgValue>
</operation>

<operation id="3346" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1176 %sum_414 = fadd i32 %sum_413, i32 %mul_1_16_2_4

]]></Node>
<StgValue><ssdm name="sum_414"/></StgValue>
</operation>

<operation id="3347" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1227 %sum_439 = fadd i32 %sum_438, i32 %mul_1_17_2_4

]]></Node>
<StgValue><ssdm name="sum_439"/></StgValue>
</operation>

<operation id="3348" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1276 %sum_463 = fadd i32 %sum_462, i32 %mul_1_18_2_3

]]></Node>
<StgValue><ssdm name="sum_463"/></StgValue>
</operation>

<operation id="3349" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1327 %sum_488 = fadd i32 %sum_487, i32 %mul_1_19_2_3

]]></Node>
<StgValue><ssdm name="sum_488"/></StgValue>
</operation>

<operation id="3350" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1378 %sum_513 = fadd i32 %sum_512, i32 %mul_1_20_2_3

]]></Node>
<StgValue><ssdm name="sum_513"/></StgValue>
</operation>

<operation id="3351" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1429 %sum_538 = fadd i32 %sum_537, i32 %mul_1_21_2_3

]]></Node>
<StgValue><ssdm name="sum_538"/></StgValue>
</operation>

<operation id="3352" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1478 %sum_562 = fadd i32 %sum_561, i32 %mul_1_22_2_2

]]></Node>
<StgValue><ssdm name="sum_562"/></StgValue>
</operation>

<operation id="3353" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1529 %sum_587 = fadd i32 %sum_586, i32 %mul_1_23_2_2

]]></Node>
<StgValue><ssdm name="sum_587"/></StgValue>
</operation>

<operation id="3354" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1580 %sum_612 = fadd i32 %sum_611, i32 %mul_1_24_2_2

]]></Node>
<StgValue><ssdm name="sum_612"/></StgValue>
</operation>

<operation id="3355" st_id="111" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1631 %sum_637 = fadd i32 %sum_636, i32 %mul_1_25_2_2

]]></Node>
<StgValue><ssdm name="sum_637"/></StgValue>
</operation>

<operation id="3356" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1680 %sum_661 = fadd i32 %sum_660, i32 %mul_1_26_2_1

]]></Node>
<StgValue><ssdm name="sum_661"/></StgValue>
</operation>

<operation id="3357" st_id="111" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1731 %sum_686 = fadd i32 %sum_685, i32 %mul_1_27_2_1

]]></Node>
<StgValue><ssdm name="sum_686"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="3358" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:214 %input_val_28 = bitcast i32 %INPUT_r_addr_read_101

]]></Node>
<StgValue><ssdm name="input_val_28"/></StgValue>
</operation>

<operation id="3359" st_id="112" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:215 %INPUT_r_addr_read_102 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_102"/></StgValue>
</operation>

<operation id="3360" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:362 %sum_15 = fadd i32 %sum_14, i32 %mul_1_33

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="3361" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:367 %mul_1_31212_3 = fmul i32 %input_val_18, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_3"/></StgValue>
</operation>

<operation id="3362" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:369 %mul_1_31212_4 = fmul i32 %input_val_19, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_4"/></StgValue>
</operation>

<operation id="3363" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:413 %sum_40 = fadd i32 %sum_39, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="3364" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:416 %mul_1_1_3_2 = fmul i32 %input_val_18, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_2"/></StgValue>
</operation>

<operation id="3365" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:418 %mul_1_1_3_3 = fmul i32 %input_val_19, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_3"/></StgValue>
</operation>

<operation id="3366" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:420 %mul_1_1_3_4 = fmul i32 %input_val_28, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_4"/></StgValue>
</operation>

<operation id="3367" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:464 %sum_65 = fadd i32 %sum_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="3368" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:465 %mul_1_2_3_1 = fmul i32 %input_val_18, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_1"/></StgValue>
</operation>

<operation id="3369" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:467 %mul_1_2_3_2 = fmul i32 %input_val_19, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_2"/></StgValue>
</operation>

<operation id="3370" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:469 %mul_1_2_3_3 = fmul i32 %input_val_28, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_3"/></StgValue>
</operation>

<operation id="3371" st_id="112" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:514 %mul_1_3_3 = fmul i32 %input_val_18, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3"/></StgValue>
</operation>

<operation id="3372" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:516 %mul_1_3_3_1 = fmul i32 %input_val_19, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_1"/></StgValue>
</operation>

<operation id="3373" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:518 %mul_1_3_3_2 = fmul i32 %input_val_28, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_2"/></StgValue>
</operation>

<operation id="3374" st_id="112" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:565 %mul_1_4_3 = fmul i32 %input_val_19, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="3375" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:567 %mul_1_4_3_1 = fmul i32 %input_val_28, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_1"/></StgValue>
</operation>

<operation id="3376" st_id="112" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:616 %mul_1_5_3 = fmul i32 %input_val_28, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3377" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1125 %sum_389 = fadd i32 %sum_388, i32 %mul_1_15_2_4

]]></Node>
<StgValue><ssdm name="sum_389"/></StgValue>
</operation>

<operation id="3378" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1176 %sum_414 = fadd i32 %sum_413, i32 %mul_1_16_2_4

]]></Node>
<StgValue><ssdm name="sum_414"/></StgValue>
</operation>

<operation id="3379" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1227 %sum_439 = fadd i32 %sum_438, i32 %mul_1_17_2_4

]]></Node>
<StgValue><ssdm name="sum_439"/></StgValue>
</operation>

<operation id="3380" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1278 %sum_464 = fadd i32 %sum_463, i32 %mul_1_18_2_4

]]></Node>
<StgValue><ssdm name="sum_464"/></StgValue>
</operation>

<operation id="3381" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1327 %sum_488 = fadd i32 %sum_487, i32 %mul_1_19_2_3

]]></Node>
<StgValue><ssdm name="sum_488"/></StgValue>
</operation>

<operation id="3382" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1378 %sum_513 = fadd i32 %sum_512, i32 %mul_1_20_2_3

]]></Node>
<StgValue><ssdm name="sum_513"/></StgValue>
</operation>

<operation id="3383" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1429 %sum_538 = fadd i32 %sum_537, i32 %mul_1_21_2_3

]]></Node>
<StgValue><ssdm name="sum_538"/></StgValue>
</operation>

<operation id="3384" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1480 %sum_563 = fadd i32 %sum_562, i32 %mul_1_22_2_3

]]></Node>
<StgValue><ssdm name="sum_563"/></StgValue>
</operation>

<operation id="3385" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1529 %sum_587 = fadd i32 %sum_586, i32 %mul_1_23_2_2

]]></Node>
<StgValue><ssdm name="sum_587"/></StgValue>
</operation>

<operation id="3386" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1580 %sum_612 = fadd i32 %sum_611, i32 %mul_1_24_2_2

]]></Node>
<StgValue><ssdm name="sum_612"/></StgValue>
</operation>

<operation id="3387" st_id="112" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1631 %sum_637 = fadd i32 %sum_636, i32 %mul_1_25_2_2

]]></Node>
<StgValue><ssdm name="sum_637"/></StgValue>
</operation>

<operation id="3388" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1682 %sum_662 = fadd i32 %sum_661, i32 %mul_1_26_2_2

]]></Node>
<StgValue><ssdm name="sum_662"/></StgValue>
</operation>

<operation id="3389" st_id="112" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1731 %sum_686 = fadd i32 %sum_685, i32 %mul_1_27_2_1

]]></Node>
<StgValue><ssdm name="sum_686"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="3390" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:216 %input_val_33 = bitcast i32 %INPUT_r_addr_read_102

]]></Node>
<StgValue><ssdm name="input_val_33"/></StgValue>
</operation>

<operation id="3391" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:217 %INPUT_r_addr_read_103 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_103"/></StgValue>
</operation>

<operation id="3392" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:362 %sum_15 = fadd i32 %sum_14, i32 %mul_1_33

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="3393" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:369 %mul_1_31212_4 = fmul i32 %input_val_19, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_31212_4"/></StgValue>
</operation>

<operation id="3394" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:413 %sum_40 = fadd i32 %sum_39, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="3395" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:418 %mul_1_1_3_3 = fmul i32 %input_val_19, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_3"/></StgValue>
</operation>

<operation id="3396" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:420 %mul_1_1_3_4 = fmul i32 %input_val_28, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_4"/></StgValue>
</operation>

<operation id="3397" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:464 %sum_65 = fadd i32 %sum_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="3398" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:467 %mul_1_2_3_2 = fmul i32 %input_val_19, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_2"/></StgValue>
</operation>

<operation id="3399" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:469 %mul_1_2_3_3 = fmul i32 %input_val_28, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_3"/></StgValue>
</operation>

<operation id="3400" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:471 %mul_1_2_3_4 = fmul i32 %input_val_33, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_4"/></StgValue>
</operation>

<operation id="3401" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:515 %sum_90 = fadd i32 %sum_89, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="sum_90"/></StgValue>
</operation>

<operation id="3402" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:516 %mul_1_3_3_1 = fmul i32 %input_val_19, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_1"/></StgValue>
</operation>

<operation id="3403" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:518 %mul_1_3_3_2 = fmul i32 %input_val_28, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_2"/></StgValue>
</operation>

<operation id="3404" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:520 %mul_1_3_3_3 = fmul i32 %input_val_33, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_3"/></StgValue>
</operation>

<operation id="3405" st_id="113" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:565 %mul_1_4_3 = fmul i32 %input_val_19, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3"/></StgValue>
</operation>

<operation id="3406" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:567 %mul_1_4_3_1 = fmul i32 %input_val_28, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_1"/></StgValue>
</operation>

<operation id="3407" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:569 %mul_1_4_3_2 = fmul i32 %input_val_33, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_2"/></StgValue>
</operation>

<operation id="3408" st_id="113" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:616 %mul_1_5_3 = fmul i32 %input_val_28, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3409" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:618 %mul_1_5_3_1 = fmul i32 %input_val_33, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_1"/></StgValue>
</operation>

<operation id="3410" st_id="113" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:667 %mul_1_6_3 = fmul i32 %input_val_33, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3411" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1176 %sum_414 = fadd i32 %sum_413, i32 %mul_1_16_2_4

]]></Node>
<StgValue><ssdm name="sum_414"/></StgValue>
</operation>

<operation id="3412" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1227 %sum_439 = fadd i32 %sum_438, i32 %mul_1_17_2_4

]]></Node>
<StgValue><ssdm name="sum_439"/></StgValue>
</operation>

<operation id="3413" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1278 %sum_464 = fadd i32 %sum_463, i32 %mul_1_18_2_4

]]></Node>
<StgValue><ssdm name="sum_464"/></StgValue>
</operation>

<operation id="3414" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1329 %sum_489 = fadd i32 %sum_488, i32 %mul_1_19_2_4

]]></Node>
<StgValue><ssdm name="sum_489"/></StgValue>
</operation>

<operation id="3415" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1378 %sum_513 = fadd i32 %sum_512, i32 %mul_1_20_2_3

]]></Node>
<StgValue><ssdm name="sum_513"/></StgValue>
</operation>

<operation id="3416" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1429 %sum_538 = fadd i32 %sum_537, i32 %mul_1_21_2_3

]]></Node>
<StgValue><ssdm name="sum_538"/></StgValue>
</operation>

<operation id="3417" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1480 %sum_563 = fadd i32 %sum_562, i32 %mul_1_22_2_3

]]></Node>
<StgValue><ssdm name="sum_563"/></StgValue>
</operation>

<operation id="3418" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1531 %sum_588 = fadd i32 %sum_587, i32 %mul_1_23_2_3

]]></Node>
<StgValue><ssdm name="sum_588"/></StgValue>
</operation>

<operation id="3419" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1580 %sum_612 = fadd i32 %sum_611, i32 %mul_1_24_2_2

]]></Node>
<StgValue><ssdm name="sum_612"/></StgValue>
</operation>

<operation id="3420" st_id="113" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1631 %sum_637 = fadd i32 %sum_636, i32 %mul_1_25_2_2

]]></Node>
<StgValue><ssdm name="sum_637"/></StgValue>
</operation>

<operation id="3421" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1682 %sum_662 = fadd i32 %sum_661, i32 %mul_1_26_2_2

]]></Node>
<StgValue><ssdm name="sum_662"/></StgValue>
</operation>

<operation id="3422" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1733 %sum_687 = fadd i32 %sum_686, i32 %mul_1_27_2_2

]]></Node>
<StgValue><ssdm name="sum_687"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="3423" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:218 %input_val_38 = bitcast i32 %INPUT_r_addr_read_103

]]></Node>
<StgValue><ssdm name="input_val_38"/></StgValue>
</operation>

<operation id="3424" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:219 %INPUT_r_addr_read_104 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_104"/></StgValue>
</operation>

<operation id="3425" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:364 %sum_16 = fadd i32 %sum_15, i32 %mul_1_31212_1

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="3426" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:413 %sum_40 = fadd i32 %sum_39, i32 %mul_1_1_3

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>

<operation id="3427" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:420 %mul_1_1_3_4 = fmul i32 %input_val_28, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_1_3_4"/></StgValue>
</operation>

<operation id="3428" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:464 %sum_65 = fadd i32 %sum_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="3429" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:469 %mul_1_2_3_3 = fmul i32 %input_val_28, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_3"/></StgValue>
</operation>

<operation id="3430" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:471 %mul_1_2_3_4 = fmul i32 %input_val_33, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_4"/></StgValue>
</operation>

<operation id="3431" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:515 %sum_90 = fadd i32 %sum_89, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="sum_90"/></StgValue>
</operation>

<operation id="3432" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:518 %mul_1_3_3_2 = fmul i32 %input_val_28, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_2"/></StgValue>
</operation>

<operation id="3433" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:520 %mul_1_3_3_3 = fmul i32 %input_val_33, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_3"/></StgValue>
</operation>

<operation id="3434" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:522 %mul_1_3_3_4 = fmul i32 %input_val_38, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_4"/></StgValue>
</operation>

<operation id="3435" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:566 %sum_115 = fadd i32 %sum_114, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="3436" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:567 %mul_1_4_3_1 = fmul i32 %input_val_28, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_1"/></StgValue>
</operation>

<operation id="3437" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:569 %mul_1_4_3_2 = fmul i32 %input_val_33, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_2"/></StgValue>
</operation>

<operation id="3438" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:571 %mul_1_4_3_3 = fmul i32 %input_val_38, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_3"/></StgValue>
</operation>

<operation id="3439" st_id="114" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:616 %mul_1_5_3 = fmul i32 %input_val_28, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3"/></StgValue>
</operation>

<operation id="3440" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:618 %mul_1_5_3_1 = fmul i32 %input_val_33, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_1"/></StgValue>
</operation>

<operation id="3441" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:620 %mul_1_5_3_2 = fmul i32 %input_val_38, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_2"/></StgValue>
</operation>

<operation id="3442" st_id="114" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:667 %mul_1_6_3 = fmul i32 %input_val_33, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3443" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:669 %mul_1_6_3_1 = fmul i32 %input_val_38, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_1"/></StgValue>
</operation>

<operation id="3444" st_id="114" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:718 %mul_1_7_3 = fmul i32 %input_val_38, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3445" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1227 %sum_439 = fadd i32 %sum_438, i32 %mul_1_17_2_4

]]></Node>
<StgValue><ssdm name="sum_439"/></StgValue>
</operation>

<operation id="3446" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1278 %sum_464 = fadd i32 %sum_463, i32 %mul_1_18_2_4

]]></Node>
<StgValue><ssdm name="sum_464"/></StgValue>
</operation>

<operation id="3447" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1329 %sum_489 = fadd i32 %sum_488, i32 %mul_1_19_2_4

]]></Node>
<StgValue><ssdm name="sum_489"/></StgValue>
</operation>

<operation id="3448" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1380 %sum_514 = fadd i32 %sum_513, i32 %mul_1_20_2_4

]]></Node>
<StgValue><ssdm name="sum_514"/></StgValue>
</operation>

<operation id="3449" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1429 %sum_538 = fadd i32 %sum_537, i32 %mul_1_21_2_3

]]></Node>
<StgValue><ssdm name="sum_538"/></StgValue>
</operation>

<operation id="3450" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1480 %sum_563 = fadd i32 %sum_562, i32 %mul_1_22_2_3

]]></Node>
<StgValue><ssdm name="sum_563"/></StgValue>
</operation>

<operation id="3451" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1531 %sum_588 = fadd i32 %sum_587, i32 %mul_1_23_2_3

]]></Node>
<StgValue><ssdm name="sum_588"/></StgValue>
</operation>

<operation id="3452" st_id="114" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1582 %sum_613 = fadd i32 %sum_612, i32 %mul_1_24_2_3

]]></Node>
<StgValue><ssdm name="sum_613"/></StgValue>
</operation>

<operation id="3453" st_id="114" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1631 %sum_637 = fadd i32 %sum_636, i32 %mul_1_25_2_2

]]></Node>
<StgValue><ssdm name="sum_637"/></StgValue>
</operation>

<operation id="3454" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1682 %sum_662 = fadd i32 %sum_661, i32 %mul_1_26_2_2

]]></Node>
<StgValue><ssdm name="sum_662"/></StgValue>
</operation>

<operation id="3455" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1733 %sum_687 = fadd i32 %sum_686, i32 %mul_1_27_2_2

]]></Node>
<StgValue><ssdm name="sum_687"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="3456" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:220 %input_val_43 = bitcast i32 %INPUT_r_addr_read_104

]]></Node>
<StgValue><ssdm name="input_val_43"/></StgValue>
</operation>

<operation id="3457" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:221 %INPUT_r_addr_read_105 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_105"/></StgValue>
</operation>

<operation id="3458" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:364 %sum_16 = fadd i32 %sum_15, i32 %mul_1_31212_1

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="3459" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:415 %sum_41 = fadd i32 %sum_40, i32 %mul_1_1_3_1

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="3460" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:464 %sum_65 = fadd i32 %sum_64, i32 %mul_1_2_3

]]></Node>
<StgValue><ssdm name="sum_65"/></StgValue>
</operation>

<operation id="3461" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:471 %mul_1_2_3_4 = fmul i32 %input_val_33, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_2_3_4"/></StgValue>
</operation>

<operation id="3462" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:515 %sum_90 = fadd i32 %sum_89, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="sum_90"/></StgValue>
</operation>

<operation id="3463" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:520 %mul_1_3_3_3 = fmul i32 %input_val_33, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_3"/></StgValue>
</operation>

<operation id="3464" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:522 %mul_1_3_3_4 = fmul i32 %input_val_38, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_4"/></StgValue>
</operation>

<operation id="3465" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:566 %sum_115 = fadd i32 %sum_114, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="3466" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:569 %mul_1_4_3_2 = fmul i32 %input_val_33, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_2"/></StgValue>
</operation>

<operation id="3467" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:571 %mul_1_4_3_3 = fmul i32 %input_val_38, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_3"/></StgValue>
</operation>

<operation id="3468" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:573 %mul_1_4_3_4 = fmul i32 %input_val_43, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_4"/></StgValue>
</operation>

<operation id="3469" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:617 %sum_140 = fadd i32 %sum_139, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="3470" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:618 %mul_1_5_3_1 = fmul i32 %input_val_33, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_1"/></StgValue>
</operation>

<operation id="3471" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:620 %mul_1_5_3_2 = fmul i32 %input_val_38, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_2"/></StgValue>
</operation>

<operation id="3472" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:622 %mul_1_5_3_3 = fmul i32 %input_val_43, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_3"/></StgValue>
</operation>

<operation id="3473" st_id="115" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:667 %mul_1_6_3 = fmul i32 %input_val_33, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3"/></StgValue>
</operation>

<operation id="3474" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:669 %mul_1_6_3_1 = fmul i32 %input_val_38, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_1"/></StgValue>
</operation>

<operation id="3475" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:671 %mul_1_6_3_2 = fmul i32 %input_val_43, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_2"/></StgValue>
</operation>

<operation id="3476" st_id="115" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:718 %mul_1_7_3 = fmul i32 %input_val_38, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3477" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:720 %mul_1_7_3_1 = fmul i32 %input_val_43, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_1"/></StgValue>
</operation>

<operation id="3478" st_id="115" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:769 %mul_1_8_3 = fmul i32 %input_val_43, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="3479" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1278 %sum_464 = fadd i32 %sum_463, i32 %mul_1_18_2_4

]]></Node>
<StgValue><ssdm name="sum_464"/></StgValue>
</operation>

<operation id="3480" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1329 %sum_489 = fadd i32 %sum_488, i32 %mul_1_19_2_4

]]></Node>
<StgValue><ssdm name="sum_489"/></StgValue>
</operation>

<operation id="3481" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1380 %sum_514 = fadd i32 %sum_513, i32 %mul_1_20_2_4

]]></Node>
<StgValue><ssdm name="sum_514"/></StgValue>
</operation>

<operation id="3482" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1431 %sum_539 = fadd i32 %sum_538, i32 %mul_1_21_2_4

]]></Node>
<StgValue><ssdm name="sum_539"/></StgValue>
</operation>

<operation id="3483" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1480 %sum_563 = fadd i32 %sum_562, i32 %mul_1_22_2_3

]]></Node>
<StgValue><ssdm name="sum_563"/></StgValue>
</operation>

<operation id="3484" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1531 %sum_588 = fadd i32 %sum_587, i32 %mul_1_23_2_3

]]></Node>
<StgValue><ssdm name="sum_588"/></StgValue>
</operation>

<operation id="3485" st_id="115" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1582 %sum_613 = fadd i32 %sum_612, i32 %mul_1_24_2_3

]]></Node>
<StgValue><ssdm name="sum_613"/></StgValue>
</operation>

<operation id="3486" st_id="115" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1633 %sum_638 = fadd i32 %sum_637, i32 %mul_1_25_2_3

]]></Node>
<StgValue><ssdm name="sum_638"/></StgValue>
</operation>

<operation id="3487" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1682 %sum_662 = fadd i32 %sum_661, i32 %mul_1_26_2_2

]]></Node>
<StgValue><ssdm name="sum_662"/></StgValue>
</operation>

<operation id="3488" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1733 %sum_687 = fadd i32 %sum_686, i32 %mul_1_27_2_2

]]></Node>
<StgValue><ssdm name="sum_687"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="3489" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:222 %input_val_48 = bitcast i32 %INPUT_r_addr_read_105

]]></Node>
<StgValue><ssdm name="input_val_48"/></StgValue>
</operation>

<operation id="3490" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:223 %INPUT_r_addr_read_106 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_106"/></StgValue>
</operation>

<operation id="3491" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:364 %sum_16 = fadd i32 %sum_15, i32 %mul_1_31212_1

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="3492" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:415 %sum_41 = fadd i32 %sum_40, i32 %mul_1_1_3_1

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="3493" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:466 %sum_66 = fadd i32 %sum_65, i32 %mul_1_2_3_1

]]></Node>
<StgValue><ssdm name="sum_66"/></StgValue>
</operation>

<operation id="3494" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:515 %sum_90 = fadd i32 %sum_89, i32 %mul_1_3_3

]]></Node>
<StgValue><ssdm name="sum_90"/></StgValue>
</operation>

<operation id="3495" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:522 %mul_1_3_3_4 = fmul i32 %input_val_38, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_3_3_4"/></StgValue>
</operation>

<operation id="3496" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:566 %sum_115 = fadd i32 %sum_114, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="3497" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:571 %mul_1_4_3_3 = fmul i32 %input_val_38, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_3"/></StgValue>
</operation>

<operation id="3498" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:573 %mul_1_4_3_4 = fmul i32 %input_val_43, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_4"/></StgValue>
</operation>

<operation id="3499" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:617 %sum_140 = fadd i32 %sum_139, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="3500" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:620 %mul_1_5_3_2 = fmul i32 %input_val_38, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_2"/></StgValue>
</operation>

<operation id="3501" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:622 %mul_1_5_3_3 = fmul i32 %input_val_43, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_3"/></StgValue>
</operation>

<operation id="3502" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:624 %mul_1_5_3_4 = fmul i32 %input_val_48, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_4"/></StgValue>
</operation>

<operation id="3503" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:668 %sum_165 = fadd i32 %sum_164, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="3504" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:669 %mul_1_6_3_1 = fmul i32 %input_val_38, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_1"/></StgValue>
</operation>

<operation id="3505" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:671 %mul_1_6_3_2 = fmul i32 %input_val_43, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_2"/></StgValue>
</operation>

<operation id="3506" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:673 %mul_1_6_3_3 = fmul i32 %input_val_48, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_3"/></StgValue>
</operation>

<operation id="3507" st_id="116" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:718 %mul_1_7_3 = fmul i32 %input_val_38, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3"/></StgValue>
</operation>

<operation id="3508" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:720 %mul_1_7_3_1 = fmul i32 %input_val_43, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_1"/></StgValue>
</operation>

<operation id="3509" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:722 %mul_1_7_3_2 = fmul i32 %input_val_48, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_2"/></StgValue>
</operation>

<operation id="3510" st_id="116" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:769 %mul_1_8_3 = fmul i32 %input_val_43, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="3511" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:771 %mul_1_8_3_1 = fmul i32 %input_val_48, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_1"/></StgValue>
</operation>

<operation id="3512" st_id="116" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:820 %mul_1_9_3 = fmul i32 %input_val_48, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3"/></StgValue>
</operation>

<operation id="3513" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1329 %sum_489 = fadd i32 %sum_488, i32 %mul_1_19_2_4

]]></Node>
<StgValue><ssdm name="sum_489"/></StgValue>
</operation>

<operation id="3514" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1380 %sum_514 = fadd i32 %sum_513, i32 %mul_1_20_2_4

]]></Node>
<StgValue><ssdm name="sum_514"/></StgValue>
</operation>

<operation id="3515" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1431 %sum_539 = fadd i32 %sum_538, i32 %mul_1_21_2_4

]]></Node>
<StgValue><ssdm name="sum_539"/></StgValue>
</operation>

<operation id="3516" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1482 %sum_564 = fadd i32 %sum_563, i32 %mul_1_22_2_4

]]></Node>
<StgValue><ssdm name="sum_564"/></StgValue>
</operation>

<operation id="3517" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1531 %sum_588 = fadd i32 %sum_587, i32 %mul_1_23_2_3

]]></Node>
<StgValue><ssdm name="sum_588"/></StgValue>
</operation>

<operation id="3518" st_id="116" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1582 %sum_613 = fadd i32 %sum_612, i32 %mul_1_24_2_3

]]></Node>
<StgValue><ssdm name="sum_613"/></StgValue>
</operation>

<operation id="3519" st_id="116" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1633 %sum_638 = fadd i32 %sum_637, i32 %mul_1_25_2_3

]]></Node>
<StgValue><ssdm name="sum_638"/></StgValue>
</operation>

<operation id="3520" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1684 %sum_663 = fadd i32 %sum_662, i32 %mul_1_26_2_3

]]></Node>
<StgValue><ssdm name="sum_663"/></StgValue>
</operation>

<operation id="3521" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1733 %sum_687 = fadd i32 %sum_686, i32 %mul_1_27_2_2

]]></Node>
<StgValue><ssdm name="sum_687"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="3522" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:224 %input_val_53 = bitcast i32 %INPUT_r_addr_read_106

]]></Node>
<StgValue><ssdm name="input_val_53"/></StgValue>
</operation>

<operation id="3523" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:225 %INPUT_r_addr_read_107 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_107"/></StgValue>
</operation>

<operation id="3524" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:364 %sum_16 = fadd i32 %sum_15, i32 %mul_1_31212_1

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="3525" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:415 %sum_41 = fadd i32 %sum_40, i32 %mul_1_1_3_1

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="3526" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:466 %sum_66 = fadd i32 %sum_65, i32 %mul_1_2_3_1

]]></Node>
<StgValue><ssdm name="sum_66"/></StgValue>
</operation>

<operation id="3527" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:517 %sum_91 = fadd i32 %sum_90, i32 %mul_1_3_3_1

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="3528" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:566 %sum_115 = fadd i32 %sum_114, i32 %mul_1_4_3

]]></Node>
<StgValue><ssdm name="sum_115"/></StgValue>
</operation>

<operation id="3529" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:573 %mul_1_4_3_4 = fmul i32 %input_val_43, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_4_3_4"/></StgValue>
</operation>

<operation id="3530" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:617 %sum_140 = fadd i32 %sum_139, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="3531" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:622 %mul_1_5_3_3 = fmul i32 %input_val_43, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_3"/></StgValue>
</operation>

<operation id="3532" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:624 %mul_1_5_3_4 = fmul i32 %input_val_48, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_4"/></StgValue>
</operation>

<operation id="3533" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:668 %sum_165 = fadd i32 %sum_164, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="3534" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:671 %mul_1_6_3_2 = fmul i32 %input_val_43, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_2"/></StgValue>
</operation>

<operation id="3535" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:673 %mul_1_6_3_3 = fmul i32 %input_val_48, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_3"/></StgValue>
</operation>

<operation id="3536" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:675 %mul_1_6_3_4 = fmul i32 %input_val_53, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_4"/></StgValue>
</operation>

<operation id="3537" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:719 %sum_190 = fadd i32 %sum_189, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="3538" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:720 %mul_1_7_3_1 = fmul i32 %input_val_43, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_1"/></StgValue>
</operation>

<operation id="3539" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:722 %mul_1_7_3_2 = fmul i32 %input_val_48, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_2"/></StgValue>
</operation>

<operation id="3540" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:724 %mul_1_7_3_3 = fmul i32 %input_val_53, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_3"/></StgValue>
</operation>

<operation id="3541" st_id="117" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:769 %mul_1_8_3 = fmul i32 %input_val_43, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3"/></StgValue>
</operation>

<operation id="3542" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:771 %mul_1_8_3_1 = fmul i32 %input_val_48, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_1"/></StgValue>
</operation>

<operation id="3543" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:773 %mul_1_8_3_2 = fmul i32 %input_val_53, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_2"/></StgValue>
</operation>

<operation id="3544" st_id="117" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:820 %mul_1_9_3 = fmul i32 %input_val_48, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3"/></StgValue>
</operation>

<operation id="3545" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:822 %mul_1_9_3_1 = fmul i32 %input_val_53, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_1"/></StgValue>
</operation>

<operation id="3546" st_id="117" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:871 %mul_1_10_3 = fmul i32 %input_val_53, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3"/></StgValue>
</operation>

<operation id="3547" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1380 %sum_514 = fadd i32 %sum_513, i32 %mul_1_20_2_4

]]></Node>
<StgValue><ssdm name="sum_514"/></StgValue>
</operation>

<operation id="3548" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1431 %sum_539 = fadd i32 %sum_538, i32 %mul_1_21_2_4

]]></Node>
<StgValue><ssdm name="sum_539"/></StgValue>
</operation>

<operation id="3549" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1482 %sum_564 = fadd i32 %sum_563, i32 %mul_1_22_2_4

]]></Node>
<StgValue><ssdm name="sum_564"/></StgValue>
</operation>

<operation id="3550" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1533 %sum_589 = fadd i32 %sum_588, i32 %mul_1_23_2_4

]]></Node>
<StgValue><ssdm name="sum_589"/></StgValue>
</operation>

<operation id="3551" st_id="117" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1582 %sum_613 = fadd i32 %sum_612, i32 %mul_1_24_2_3

]]></Node>
<StgValue><ssdm name="sum_613"/></StgValue>
</operation>

<operation id="3552" st_id="117" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1633 %sum_638 = fadd i32 %sum_637, i32 %mul_1_25_2_3

]]></Node>
<StgValue><ssdm name="sum_638"/></StgValue>
</operation>

<operation id="3553" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1684 %sum_663 = fadd i32 %sum_662, i32 %mul_1_26_2_3

]]></Node>
<StgValue><ssdm name="sum_663"/></StgValue>
</operation>

<operation id="3554" st_id="117" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1735 %sum_688 = fadd i32 %sum_687, i32 %mul_1_27_2_3

]]></Node>
<StgValue><ssdm name="sum_688"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="3555" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:226 %input_val_58 = bitcast i32 %INPUT_r_addr_read_107

]]></Node>
<StgValue><ssdm name="input_val_58"/></StgValue>
</operation>

<operation id="3556" st_id="118" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:227 %INPUT_r_addr_read_108 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_108"/></StgValue>
</operation>

<operation id="3557" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:366 %sum_17 = fadd i32 %sum_16, i32 %mul_1_31212_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="3558" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:415 %sum_41 = fadd i32 %sum_40, i32 %mul_1_1_3_1

]]></Node>
<StgValue><ssdm name="sum_41"/></StgValue>
</operation>

<operation id="3559" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:466 %sum_66 = fadd i32 %sum_65, i32 %mul_1_2_3_1

]]></Node>
<StgValue><ssdm name="sum_66"/></StgValue>
</operation>

<operation id="3560" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:517 %sum_91 = fadd i32 %sum_90, i32 %mul_1_3_3_1

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="3561" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:568 %sum_116 = fadd i32 %sum_115, i32 %mul_1_4_3_1

]]></Node>
<StgValue><ssdm name="sum_116"/></StgValue>
</operation>

<operation id="3562" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:617 %sum_140 = fadd i32 %sum_139, i32 %mul_1_5_3

]]></Node>
<StgValue><ssdm name="sum_140"/></StgValue>
</operation>

<operation id="3563" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:624 %mul_1_5_3_4 = fmul i32 %input_val_48, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_5_3_4"/></StgValue>
</operation>

<operation id="3564" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:668 %sum_165 = fadd i32 %sum_164, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="3565" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:673 %mul_1_6_3_3 = fmul i32 %input_val_48, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_3"/></StgValue>
</operation>

<operation id="3566" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:675 %mul_1_6_3_4 = fmul i32 %input_val_53, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_4"/></StgValue>
</operation>

<operation id="3567" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:719 %sum_190 = fadd i32 %sum_189, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="3568" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:722 %mul_1_7_3_2 = fmul i32 %input_val_48, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_2"/></StgValue>
</operation>

<operation id="3569" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:724 %mul_1_7_3_3 = fmul i32 %input_val_53, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_3"/></StgValue>
</operation>

<operation id="3570" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:726 %mul_1_7_3_4 = fmul i32 %input_val_58, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_4"/></StgValue>
</operation>

<operation id="3571" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:770 %sum_215 = fadd i32 %sum_214, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="sum_215"/></StgValue>
</operation>

<operation id="3572" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:771 %mul_1_8_3_1 = fmul i32 %input_val_48, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_1"/></StgValue>
</operation>

<operation id="3573" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:773 %mul_1_8_3_2 = fmul i32 %input_val_53, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_2"/></StgValue>
</operation>

<operation id="3574" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:775 %mul_1_8_3_3 = fmul i32 %input_val_58, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_3"/></StgValue>
</operation>

<operation id="3575" st_id="118" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:820 %mul_1_9_3 = fmul i32 %input_val_48, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3"/></StgValue>
</operation>

<operation id="3576" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:822 %mul_1_9_3_1 = fmul i32 %input_val_53, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_1"/></StgValue>
</operation>

<operation id="3577" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:824 %mul_1_9_3_2 = fmul i32 %input_val_58, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_2"/></StgValue>
</operation>

<operation id="3578" st_id="118" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:871 %mul_1_10_3 = fmul i32 %input_val_53, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3"/></StgValue>
</operation>

<operation id="3579" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:873 %mul_1_10_3_1 = fmul i32 %input_val_58, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_1"/></StgValue>
</operation>

<operation id="3580" st_id="118" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:922 %mul_1_11_3 = fmul i32 %input_val_58, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3"/></StgValue>
</operation>

<operation id="3581" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1431 %sum_539 = fadd i32 %sum_538, i32 %mul_1_21_2_4

]]></Node>
<StgValue><ssdm name="sum_539"/></StgValue>
</operation>

<operation id="3582" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1482 %sum_564 = fadd i32 %sum_563, i32 %mul_1_22_2_4

]]></Node>
<StgValue><ssdm name="sum_564"/></StgValue>
</operation>

<operation id="3583" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1533 %sum_589 = fadd i32 %sum_588, i32 %mul_1_23_2_4

]]></Node>
<StgValue><ssdm name="sum_589"/></StgValue>
</operation>

<operation id="3584" st_id="118" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1584 %sum_614 = fadd i32 %sum_613, i32 %mul_1_24_2_4

]]></Node>
<StgValue><ssdm name="sum_614"/></StgValue>
</operation>

<operation id="3585" st_id="118" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1633 %sum_638 = fadd i32 %sum_637, i32 %mul_1_25_2_3

]]></Node>
<StgValue><ssdm name="sum_638"/></StgValue>
</operation>

<operation id="3586" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1684 %sum_663 = fadd i32 %sum_662, i32 %mul_1_26_2_3

]]></Node>
<StgValue><ssdm name="sum_663"/></StgValue>
</operation>

<operation id="3587" st_id="118" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1735 %sum_688 = fadd i32 %sum_687, i32 %mul_1_27_2_3

]]></Node>
<StgValue><ssdm name="sum_688"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="3588" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:228 %input_val_63 = bitcast i32 %INPUT_r_addr_read_108

]]></Node>
<StgValue><ssdm name="input_val_63"/></StgValue>
</operation>

<operation id="3589" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:229 %INPUT_r_addr_read_109 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_109"/></StgValue>
</operation>

<operation id="3590" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:366 %sum_17 = fadd i32 %sum_16, i32 %mul_1_31212_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="3591" st_id="119" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:417 %sum_42 = fadd i32 %sum_41, i32 %mul_1_1_3_2

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="3592" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:466 %sum_66 = fadd i32 %sum_65, i32 %mul_1_2_3_1

]]></Node>
<StgValue><ssdm name="sum_66"/></StgValue>
</operation>

<operation id="3593" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:517 %sum_91 = fadd i32 %sum_90, i32 %mul_1_3_3_1

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="3594" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:568 %sum_116 = fadd i32 %sum_115, i32 %mul_1_4_3_1

]]></Node>
<StgValue><ssdm name="sum_116"/></StgValue>
</operation>

<operation id="3595" st_id="119" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:619 %sum_141 = fadd i32 %sum_140, i32 %mul_1_5_3_1

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="3596" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:668 %sum_165 = fadd i32 %sum_164, i32 %mul_1_6_3

]]></Node>
<StgValue><ssdm name="sum_165"/></StgValue>
</operation>

<operation id="3597" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:675 %mul_1_6_3_4 = fmul i32 %input_val_53, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_6_3_4"/></StgValue>
</operation>

<operation id="3598" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:719 %sum_190 = fadd i32 %sum_189, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="3599" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:724 %mul_1_7_3_3 = fmul i32 %input_val_53, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_3"/></StgValue>
</operation>

<operation id="3600" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:726 %mul_1_7_3_4 = fmul i32 %input_val_58, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_4"/></StgValue>
</operation>

<operation id="3601" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:770 %sum_215 = fadd i32 %sum_214, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="sum_215"/></StgValue>
</operation>

<operation id="3602" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:773 %mul_1_8_3_2 = fmul i32 %input_val_53, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_2"/></StgValue>
</operation>

<operation id="3603" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:775 %mul_1_8_3_3 = fmul i32 %input_val_58, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_3"/></StgValue>
</operation>

<operation id="3604" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:777 %mul_1_8_3_4 = fmul i32 %input_val_63, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_4"/></StgValue>
</operation>

<operation id="3605" st_id="119" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:821 %sum_240 = fadd i32 %sum_239, i32 %mul_1_9_3

]]></Node>
<StgValue><ssdm name="sum_240"/></StgValue>
</operation>

<operation id="3606" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:822 %mul_1_9_3_1 = fmul i32 %input_val_53, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_1"/></StgValue>
</operation>

<operation id="3607" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:824 %mul_1_9_3_2 = fmul i32 %input_val_58, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_2"/></StgValue>
</operation>

<operation id="3608" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:826 %mul_1_9_3_3 = fmul i32 %input_val_63, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_3"/></StgValue>
</operation>

<operation id="3609" st_id="119" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:871 %mul_1_10_3 = fmul i32 %input_val_53, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3"/></StgValue>
</operation>

<operation id="3610" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:873 %mul_1_10_3_1 = fmul i32 %input_val_58, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_1"/></StgValue>
</operation>

<operation id="3611" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:875 %mul_1_10_3_2 = fmul i32 %input_val_63, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_2"/></StgValue>
</operation>

<operation id="3612" st_id="119" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:922 %mul_1_11_3 = fmul i32 %input_val_58, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3"/></StgValue>
</operation>

<operation id="3613" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:924 %mul_1_11_3_1 = fmul i32 %input_val_63, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_1"/></StgValue>
</operation>

<operation id="3614" st_id="119" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:973 %mul_1_12_3 = fmul i32 %input_val_63, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3"/></StgValue>
</operation>

<operation id="3615" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1482 %sum_564 = fadd i32 %sum_563, i32 %mul_1_22_2_4

]]></Node>
<StgValue><ssdm name="sum_564"/></StgValue>
</operation>

<operation id="3616" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1533 %sum_589 = fadd i32 %sum_588, i32 %mul_1_23_2_4

]]></Node>
<StgValue><ssdm name="sum_589"/></StgValue>
</operation>

<operation id="3617" st_id="119" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1584 %sum_614 = fadd i32 %sum_613, i32 %mul_1_24_2_4

]]></Node>
<StgValue><ssdm name="sum_614"/></StgValue>
</operation>

<operation id="3618" st_id="119" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1635 %sum_639 = fadd i32 %sum_638, i32 %mul_1_25_2_4

]]></Node>
<StgValue><ssdm name="sum_639"/></StgValue>
</operation>

<operation id="3619" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1684 %sum_663 = fadd i32 %sum_662, i32 %mul_1_26_2_3

]]></Node>
<StgValue><ssdm name="sum_663"/></StgValue>
</operation>

<operation id="3620" st_id="119" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1735 %sum_688 = fadd i32 %sum_687, i32 %mul_1_27_2_3

]]></Node>
<StgValue><ssdm name="sum_688"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="3621" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:230 %input_val_68 = bitcast i32 %INPUT_r_addr_read_109

]]></Node>
<StgValue><ssdm name="input_val_68"/></StgValue>
</operation>

<operation id="3622" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:231 %INPUT_r_addr_read_110 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_110"/></StgValue>
</operation>

<operation id="3623" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:366 %sum_17 = fadd i32 %sum_16, i32 %mul_1_31212_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="3624" st_id="120" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:417 %sum_42 = fadd i32 %sum_41, i32 %mul_1_1_3_2

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="3625" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:468 %sum_67 = fadd i32 %sum_66, i32 %mul_1_2_3_2

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="3626" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:517 %sum_91 = fadd i32 %sum_90, i32 %mul_1_3_3_1

]]></Node>
<StgValue><ssdm name="sum_91"/></StgValue>
</operation>

<operation id="3627" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:568 %sum_116 = fadd i32 %sum_115, i32 %mul_1_4_3_1

]]></Node>
<StgValue><ssdm name="sum_116"/></StgValue>
</operation>

<operation id="3628" st_id="120" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:619 %sum_141 = fadd i32 %sum_140, i32 %mul_1_5_3_1

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="3629" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:670 %sum_166 = fadd i32 %sum_165, i32 %mul_1_6_3_1

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="3630" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:719 %sum_190 = fadd i32 %sum_189, i32 %mul_1_7_3

]]></Node>
<StgValue><ssdm name="sum_190"/></StgValue>
</operation>

<operation id="3631" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:726 %mul_1_7_3_4 = fmul i32 %input_val_58, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_7_3_4"/></StgValue>
</operation>

<operation id="3632" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:770 %sum_215 = fadd i32 %sum_214, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="sum_215"/></StgValue>
</operation>

<operation id="3633" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:775 %mul_1_8_3_3 = fmul i32 %input_val_58, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_3"/></StgValue>
</operation>

<operation id="3634" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:777 %mul_1_8_3_4 = fmul i32 %input_val_63, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_4"/></StgValue>
</operation>

<operation id="3635" st_id="120" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:821 %sum_240 = fadd i32 %sum_239, i32 %mul_1_9_3

]]></Node>
<StgValue><ssdm name="sum_240"/></StgValue>
</operation>

<operation id="3636" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:824 %mul_1_9_3_2 = fmul i32 %input_val_58, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_2"/></StgValue>
</operation>

<operation id="3637" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:826 %mul_1_9_3_3 = fmul i32 %input_val_63, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_3"/></StgValue>
</operation>

<operation id="3638" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:828 %mul_1_9_3_4 = fmul i32 %input_val_68, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_4"/></StgValue>
</operation>

<operation id="3639" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:872 %sum_265 = fadd i32 %sum_264, i32 %mul_1_10_3

]]></Node>
<StgValue><ssdm name="sum_265"/></StgValue>
</operation>

<operation id="3640" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:873 %mul_1_10_3_1 = fmul i32 %input_val_58, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_1"/></StgValue>
</operation>

<operation id="3641" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:875 %mul_1_10_3_2 = fmul i32 %input_val_63, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_2"/></StgValue>
</operation>

<operation id="3642" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:877 %mul_1_10_3_3 = fmul i32 %input_val_68, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_3"/></StgValue>
</operation>

<operation id="3643" st_id="120" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:922 %mul_1_11_3 = fmul i32 %input_val_58, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3"/></StgValue>
</operation>

<operation id="3644" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:924 %mul_1_11_3_1 = fmul i32 %input_val_63, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_1"/></StgValue>
</operation>

<operation id="3645" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:926 %mul_1_11_3_2 = fmul i32 %input_val_68, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_2"/></StgValue>
</operation>

<operation id="3646" st_id="120" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:973 %mul_1_12_3 = fmul i32 %input_val_63, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3"/></StgValue>
</operation>

<operation id="3647" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:975 %mul_1_12_3_1 = fmul i32 %input_val_68, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_1"/></StgValue>
</operation>

<operation id="3648" st_id="120" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1024 %mul_1_13_3 = fmul i32 %input_val_68, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3"/></StgValue>
</operation>

<operation id="3649" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1533 %sum_589 = fadd i32 %sum_588, i32 %mul_1_23_2_4

]]></Node>
<StgValue><ssdm name="sum_589"/></StgValue>
</operation>

<operation id="3650" st_id="120" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1584 %sum_614 = fadd i32 %sum_613, i32 %mul_1_24_2_4

]]></Node>
<StgValue><ssdm name="sum_614"/></StgValue>
</operation>

<operation id="3651" st_id="120" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1635 %sum_639 = fadd i32 %sum_638, i32 %mul_1_25_2_4

]]></Node>
<StgValue><ssdm name="sum_639"/></StgValue>
</operation>

<operation id="3652" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1686 %sum_664 = fadd i32 %sum_663, i32 %mul_1_26_2_4

]]></Node>
<StgValue><ssdm name="sum_664"/></StgValue>
</operation>

<operation id="3653" st_id="120" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1735 %sum_688 = fadd i32 %sum_687, i32 %mul_1_27_2_3

]]></Node>
<StgValue><ssdm name="sum_688"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="3654" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:232 %input_val_73 = bitcast i32 %INPUT_r_addr_read_110

]]></Node>
<StgValue><ssdm name="input_val_73"/></StgValue>
</operation>

<operation id="3655" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:233 %INPUT_r_addr_read_111 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_111"/></StgValue>
</operation>

<operation id="3656" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:366 %sum_17 = fadd i32 %sum_16, i32 %mul_1_31212_2

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>

<operation id="3657" st_id="121" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:417 %sum_42 = fadd i32 %sum_41, i32 %mul_1_1_3_2

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="3658" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:468 %sum_67 = fadd i32 %sum_66, i32 %mul_1_2_3_2

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="3659" st_id="121" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:519 %sum_92 = fadd i32 %sum_91, i32 %mul_1_3_3_2

]]></Node>
<StgValue><ssdm name="sum_92"/></StgValue>
</operation>

<operation id="3660" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:568 %sum_116 = fadd i32 %sum_115, i32 %mul_1_4_3_1

]]></Node>
<StgValue><ssdm name="sum_116"/></StgValue>
</operation>

<operation id="3661" st_id="121" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:619 %sum_141 = fadd i32 %sum_140, i32 %mul_1_5_3_1

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="3662" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:670 %sum_166 = fadd i32 %sum_165, i32 %mul_1_6_3_1

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="3663" st_id="121" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:721 %sum_191 = fadd i32 %sum_190, i32 %mul_1_7_3_1

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="3664" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:770 %sum_215 = fadd i32 %sum_214, i32 %mul_1_8_3

]]></Node>
<StgValue><ssdm name="sum_215"/></StgValue>
</operation>

<operation id="3665" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:777 %mul_1_8_3_4 = fmul i32 %input_val_63, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_8_3_4"/></StgValue>
</operation>

<operation id="3666" st_id="121" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:821 %sum_240 = fadd i32 %sum_239, i32 %mul_1_9_3

]]></Node>
<StgValue><ssdm name="sum_240"/></StgValue>
</operation>

<operation id="3667" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:826 %mul_1_9_3_3 = fmul i32 %input_val_63, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_3"/></StgValue>
</operation>

<operation id="3668" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:828 %mul_1_9_3_4 = fmul i32 %input_val_68, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_4"/></StgValue>
</operation>

<operation id="3669" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:872 %sum_265 = fadd i32 %sum_264, i32 %mul_1_10_3

]]></Node>
<StgValue><ssdm name="sum_265"/></StgValue>
</operation>

<operation id="3670" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:875 %mul_1_10_3_2 = fmul i32 %input_val_63, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_2"/></StgValue>
</operation>

<operation id="3671" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:877 %mul_1_10_3_3 = fmul i32 %input_val_68, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_3"/></StgValue>
</operation>

<operation id="3672" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:879 %mul_1_10_3_4 = fmul i32 %input_val_73, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_4"/></StgValue>
</operation>

<operation id="3673" st_id="121" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:923 %sum_290 = fadd i32 %sum_289, i32 %mul_1_11_3

]]></Node>
<StgValue><ssdm name="sum_290"/></StgValue>
</operation>

<operation id="3674" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:924 %mul_1_11_3_1 = fmul i32 %input_val_63, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_1"/></StgValue>
</operation>

<operation id="3675" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:926 %mul_1_11_3_2 = fmul i32 %input_val_68, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_2"/></StgValue>
</operation>

<operation id="3676" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:928 %mul_1_11_3_3 = fmul i32 %input_val_73, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_3"/></StgValue>
</operation>

<operation id="3677" st_id="121" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:973 %mul_1_12_3 = fmul i32 %input_val_63, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3"/></StgValue>
</operation>

<operation id="3678" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:975 %mul_1_12_3_1 = fmul i32 %input_val_68, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_1"/></StgValue>
</operation>

<operation id="3679" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:977 %mul_1_12_3_2 = fmul i32 %input_val_73, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_2"/></StgValue>
</operation>

<operation id="3680" st_id="121" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1024 %mul_1_13_3 = fmul i32 %input_val_68, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3"/></StgValue>
</operation>

<operation id="3681" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1026 %mul_1_13_3_1 = fmul i32 %input_val_73, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_1"/></StgValue>
</operation>

<operation id="3682" st_id="121" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1075 %mul_1_14_3 = fmul i32 %input_val_73, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3"/></StgValue>
</operation>

<operation id="3683" st_id="121" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1584 %sum_614 = fadd i32 %sum_613, i32 %mul_1_24_2_4

]]></Node>
<StgValue><ssdm name="sum_614"/></StgValue>
</operation>

<operation id="3684" st_id="121" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1635 %sum_639 = fadd i32 %sum_638, i32 %mul_1_25_2_4

]]></Node>
<StgValue><ssdm name="sum_639"/></StgValue>
</operation>

<operation id="3685" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1686 %sum_664 = fadd i32 %sum_663, i32 %mul_1_26_2_4

]]></Node>
<StgValue><ssdm name="sum_664"/></StgValue>
</operation>

<operation id="3686" st_id="121" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1737 %sum_689 = fadd i32 %sum_688, i32 %mul_1_27_2_4

]]></Node>
<StgValue><ssdm name="sum_689"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="3687" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:234 %input_val_78 = bitcast i32 %INPUT_r_addr_read_111

]]></Node>
<StgValue><ssdm name="input_val_78"/></StgValue>
</operation>

<operation id="3688" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:235 %INPUT_r_addr_read_112 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_112"/></StgValue>
</operation>

<operation id="3689" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:368 %sum_18 = fadd i32 %sum_17, i32 %mul_1_31212_3

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="3690" st_id="122" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:417 %sum_42 = fadd i32 %sum_41, i32 %mul_1_1_3_2

]]></Node>
<StgValue><ssdm name="sum_42"/></StgValue>
</operation>

<operation id="3691" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:468 %sum_67 = fadd i32 %sum_66, i32 %mul_1_2_3_2

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="3692" st_id="122" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:519 %sum_92 = fadd i32 %sum_91, i32 %mul_1_3_3_2

]]></Node>
<StgValue><ssdm name="sum_92"/></StgValue>
</operation>

<operation id="3693" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:570 %sum_117 = fadd i32 %sum_116, i32 %mul_1_4_3_2

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="3694" st_id="122" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:619 %sum_141 = fadd i32 %sum_140, i32 %mul_1_5_3_1

]]></Node>
<StgValue><ssdm name="sum_141"/></StgValue>
</operation>

<operation id="3695" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:670 %sum_166 = fadd i32 %sum_165, i32 %mul_1_6_3_1

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="3696" st_id="122" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:721 %sum_191 = fadd i32 %sum_190, i32 %mul_1_7_3_1

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="3697" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:772 %sum_216 = fadd i32 %sum_215, i32 %mul_1_8_3_1

]]></Node>
<StgValue><ssdm name="sum_216"/></StgValue>
</operation>

<operation id="3698" st_id="122" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:821 %sum_240 = fadd i32 %sum_239, i32 %mul_1_9_3

]]></Node>
<StgValue><ssdm name="sum_240"/></StgValue>
</operation>

<operation id="3699" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:828 %mul_1_9_3_4 = fmul i32 %input_val_68, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_9_3_4"/></StgValue>
</operation>

<operation id="3700" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:872 %sum_265 = fadd i32 %sum_264, i32 %mul_1_10_3

]]></Node>
<StgValue><ssdm name="sum_265"/></StgValue>
</operation>

<operation id="3701" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:877 %mul_1_10_3_3 = fmul i32 %input_val_68, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_3"/></StgValue>
</operation>

<operation id="3702" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:879 %mul_1_10_3_4 = fmul i32 %input_val_73, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_4"/></StgValue>
</operation>

<operation id="3703" st_id="122" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:923 %sum_290 = fadd i32 %sum_289, i32 %mul_1_11_3

]]></Node>
<StgValue><ssdm name="sum_290"/></StgValue>
</operation>

<operation id="3704" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:926 %mul_1_11_3_2 = fmul i32 %input_val_68, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_2"/></StgValue>
</operation>

<operation id="3705" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:928 %mul_1_11_3_3 = fmul i32 %input_val_73, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_3"/></StgValue>
</operation>

<operation id="3706" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:930 %mul_1_11_3_4 = fmul i32 %input_val_78, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_4"/></StgValue>
</operation>

<operation id="3707" st_id="122" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:974 %sum_315 = fadd i32 %sum_314, i32 %mul_1_12_3

]]></Node>
<StgValue><ssdm name="sum_315"/></StgValue>
</operation>

<operation id="3708" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:975 %mul_1_12_3_1 = fmul i32 %input_val_68, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_1"/></StgValue>
</operation>

<operation id="3709" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:977 %mul_1_12_3_2 = fmul i32 %input_val_73, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_2"/></StgValue>
</operation>

<operation id="3710" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:979 %mul_1_12_3_3 = fmul i32 %input_val_78, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_3"/></StgValue>
</operation>

<operation id="3711" st_id="122" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1024 %mul_1_13_3 = fmul i32 %input_val_68, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3"/></StgValue>
</operation>

<operation id="3712" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1026 %mul_1_13_3_1 = fmul i32 %input_val_73, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_1"/></StgValue>
</operation>

<operation id="3713" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1028 %mul_1_13_3_2 = fmul i32 %input_val_78, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_2"/></StgValue>
</operation>

<operation id="3714" st_id="122" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1075 %mul_1_14_3 = fmul i32 %input_val_73, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3"/></StgValue>
</operation>

<operation id="3715" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1077 %mul_1_14_3_1 = fmul i32 %input_val_78, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_1"/></StgValue>
</operation>

<operation id="3716" st_id="122" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1126 %mul_1_15_3 = fmul i32 %input_val_78, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3"/></StgValue>
</operation>

<operation id="3717" st_id="122" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1635 %sum_639 = fadd i32 %sum_638, i32 %mul_1_25_2_4

]]></Node>
<StgValue><ssdm name="sum_639"/></StgValue>
</operation>

<operation id="3718" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1686 %sum_664 = fadd i32 %sum_663, i32 %mul_1_26_2_4

]]></Node>
<StgValue><ssdm name="sum_664"/></StgValue>
</operation>

<operation id="3719" st_id="122" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1737 %sum_689 = fadd i32 %sum_688, i32 %mul_1_27_2_4

]]></Node>
<StgValue><ssdm name="sum_689"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="3720" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:236 %input_val_83 = bitcast i32 %INPUT_r_addr_read_112

]]></Node>
<StgValue><ssdm name="input_val_83"/></StgValue>
</operation>

<operation id="3721" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:237 %INPUT_r_addr_read_113 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_113"/></StgValue>
</operation>

<operation id="3722" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:368 %sum_18 = fadd i32 %sum_17, i32 %mul_1_31212_3

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="3723" st_id="123" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:419 %sum_43 = fadd i32 %sum_42, i32 %mul_1_1_3_3

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="3724" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:468 %sum_67 = fadd i32 %sum_66, i32 %mul_1_2_3_2

]]></Node>
<StgValue><ssdm name="sum_67"/></StgValue>
</operation>

<operation id="3725" st_id="123" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:519 %sum_92 = fadd i32 %sum_91, i32 %mul_1_3_3_2

]]></Node>
<StgValue><ssdm name="sum_92"/></StgValue>
</operation>

<operation id="3726" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:570 %sum_117 = fadd i32 %sum_116, i32 %mul_1_4_3_2

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="3727" st_id="123" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:621 %sum_142 = fadd i32 %sum_141, i32 %mul_1_5_3_2

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="3728" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:670 %sum_166 = fadd i32 %sum_165, i32 %mul_1_6_3_1

]]></Node>
<StgValue><ssdm name="sum_166"/></StgValue>
</operation>

<operation id="3729" st_id="123" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:721 %sum_191 = fadd i32 %sum_190, i32 %mul_1_7_3_1

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="3730" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:772 %sum_216 = fadd i32 %sum_215, i32 %mul_1_8_3_1

]]></Node>
<StgValue><ssdm name="sum_216"/></StgValue>
</operation>

<operation id="3731" st_id="123" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:823 %sum_241 = fadd i32 %sum_240, i32 %mul_1_9_3_1

]]></Node>
<StgValue><ssdm name="sum_241"/></StgValue>
</operation>

<operation id="3732" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:872 %sum_265 = fadd i32 %sum_264, i32 %mul_1_10_3

]]></Node>
<StgValue><ssdm name="sum_265"/></StgValue>
</operation>

<operation id="3733" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:879 %mul_1_10_3_4 = fmul i32 %input_val_73, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_10_3_4"/></StgValue>
</operation>

<operation id="3734" st_id="123" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:923 %sum_290 = fadd i32 %sum_289, i32 %mul_1_11_3

]]></Node>
<StgValue><ssdm name="sum_290"/></StgValue>
</operation>

<operation id="3735" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:928 %mul_1_11_3_3 = fmul i32 %input_val_73, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_3"/></StgValue>
</operation>

<operation id="3736" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:930 %mul_1_11_3_4 = fmul i32 %input_val_78, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_4"/></StgValue>
</operation>

<operation id="3737" st_id="123" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:974 %sum_315 = fadd i32 %sum_314, i32 %mul_1_12_3

]]></Node>
<StgValue><ssdm name="sum_315"/></StgValue>
</operation>

<operation id="3738" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:977 %mul_1_12_3_2 = fmul i32 %input_val_73, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_2"/></StgValue>
</operation>

<operation id="3739" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:979 %mul_1_12_3_3 = fmul i32 %input_val_78, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_3"/></StgValue>
</operation>

<operation id="3740" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:981 %mul_1_12_3_4 = fmul i32 %input_val_83, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_4"/></StgValue>
</operation>

<operation id="3741" st_id="123" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1025 %sum_340 = fadd i32 %sum_339, i32 %mul_1_13_3

]]></Node>
<StgValue><ssdm name="sum_340"/></StgValue>
</operation>

<operation id="3742" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1026 %mul_1_13_3_1 = fmul i32 %input_val_73, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_1"/></StgValue>
</operation>

<operation id="3743" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1028 %mul_1_13_3_2 = fmul i32 %input_val_78, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_2"/></StgValue>
</operation>

<operation id="3744" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1030 %mul_1_13_3_3 = fmul i32 %input_val_83, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_3"/></StgValue>
</operation>

<operation id="3745" st_id="123" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1075 %mul_1_14_3 = fmul i32 %input_val_73, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3"/></StgValue>
</operation>

<operation id="3746" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1077 %mul_1_14_3_1 = fmul i32 %input_val_78, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_1"/></StgValue>
</operation>

<operation id="3747" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1079 %mul_1_14_3_2 = fmul i32 %input_val_83, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_2"/></StgValue>
</operation>

<operation id="3748" st_id="123" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1126 %mul_1_15_3 = fmul i32 %input_val_78, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3"/></StgValue>
</operation>

<operation id="3749" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1128 %mul_1_15_3_1 = fmul i32 %input_val_83, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_1"/></StgValue>
</operation>

<operation id="3750" st_id="123" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1177 %mul_1_16_3 = fmul i32 %input_val_83, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3"/></StgValue>
</operation>

<operation id="3751" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1686 %sum_664 = fadd i32 %sum_663, i32 %mul_1_26_2_4

]]></Node>
<StgValue><ssdm name="sum_664"/></StgValue>
</operation>

<operation id="3752" st_id="123" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1737 %sum_689 = fadd i32 %sum_688, i32 %mul_1_27_2_4

]]></Node>
<StgValue><ssdm name="sum_689"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="3753" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:238 %input_val_88 = bitcast i32 %INPUT_r_addr_read_113

]]></Node>
<StgValue><ssdm name="input_val_88"/></StgValue>
</operation>

<operation id="3754" st_id="124" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:239 %INPUT_r_addr_read_114 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_114"/></StgValue>
</operation>

<operation id="3755" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:368 %sum_18 = fadd i32 %sum_17, i32 %mul_1_31212_3

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="3756" st_id="124" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:419 %sum_43 = fadd i32 %sum_42, i32 %mul_1_1_3_3

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="3757" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:470 %sum_68 = fadd i32 %sum_67, i32 %mul_1_2_3_3

]]></Node>
<StgValue><ssdm name="sum_68"/></StgValue>
</operation>

<operation id="3758" st_id="124" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:519 %sum_92 = fadd i32 %sum_91, i32 %mul_1_3_3_2

]]></Node>
<StgValue><ssdm name="sum_92"/></StgValue>
</operation>

<operation id="3759" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:570 %sum_117 = fadd i32 %sum_116, i32 %mul_1_4_3_2

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="3760" st_id="124" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:621 %sum_142 = fadd i32 %sum_141, i32 %mul_1_5_3_2

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="3761" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:672 %sum_167 = fadd i32 %sum_166, i32 %mul_1_6_3_2

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="3762" st_id="124" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:721 %sum_191 = fadd i32 %sum_190, i32 %mul_1_7_3_1

]]></Node>
<StgValue><ssdm name="sum_191"/></StgValue>
</operation>

<operation id="3763" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:772 %sum_216 = fadd i32 %sum_215, i32 %mul_1_8_3_1

]]></Node>
<StgValue><ssdm name="sum_216"/></StgValue>
</operation>

<operation id="3764" st_id="124" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:823 %sum_241 = fadd i32 %sum_240, i32 %mul_1_9_3_1

]]></Node>
<StgValue><ssdm name="sum_241"/></StgValue>
</operation>

<operation id="3765" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:874 %sum_266 = fadd i32 %sum_265, i32 %mul_1_10_3_1

]]></Node>
<StgValue><ssdm name="sum_266"/></StgValue>
</operation>

<operation id="3766" st_id="124" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:923 %sum_290 = fadd i32 %sum_289, i32 %mul_1_11_3

]]></Node>
<StgValue><ssdm name="sum_290"/></StgValue>
</operation>

<operation id="3767" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:930 %mul_1_11_3_4 = fmul i32 %input_val_78, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_11_3_4"/></StgValue>
</operation>

<operation id="3768" st_id="124" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:974 %sum_315 = fadd i32 %sum_314, i32 %mul_1_12_3

]]></Node>
<StgValue><ssdm name="sum_315"/></StgValue>
</operation>

<operation id="3769" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:979 %mul_1_12_3_3 = fmul i32 %input_val_78, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_3"/></StgValue>
</operation>

<operation id="3770" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:981 %mul_1_12_3_4 = fmul i32 %input_val_83, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_4"/></StgValue>
</operation>

<operation id="3771" st_id="124" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1025 %sum_340 = fadd i32 %sum_339, i32 %mul_1_13_3

]]></Node>
<StgValue><ssdm name="sum_340"/></StgValue>
</operation>

<operation id="3772" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1028 %mul_1_13_3_2 = fmul i32 %input_val_78, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_2"/></StgValue>
</operation>

<operation id="3773" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1030 %mul_1_13_3_3 = fmul i32 %input_val_83, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_3"/></StgValue>
</operation>

<operation id="3774" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1032 %mul_1_13_3_4 = fmul i32 %input_val_88, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_4"/></StgValue>
</operation>

<operation id="3775" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1076 %sum_365 = fadd i32 %sum_364, i32 %mul_1_14_3

]]></Node>
<StgValue><ssdm name="sum_365"/></StgValue>
</operation>

<operation id="3776" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1077 %mul_1_14_3_1 = fmul i32 %input_val_78, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_1"/></StgValue>
</operation>

<operation id="3777" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1079 %mul_1_14_3_2 = fmul i32 %input_val_83, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_2"/></StgValue>
</operation>

<operation id="3778" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1081 %mul_1_14_3_3 = fmul i32 %input_val_88, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_3"/></StgValue>
</operation>

<operation id="3779" st_id="124" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1126 %mul_1_15_3 = fmul i32 %input_val_78, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3"/></StgValue>
</operation>

<operation id="3780" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1128 %mul_1_15_3_1 = fmul i32 %input_val_83, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_1"/></StgValue>
</operation>

<operation id="3781" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1130 %mul_1_15_3_2 = fmul i32 %input_val_88, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_2"/></StgValue>
</operation>

<operation id="3782" st_id="124" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1177 %mul_1_16_3 = fmul i32 %input_val_83, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3"/></StgValue>
</operation>

<operation id="3783" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1179 %mul_1_16_3_1 = fmul i32 %input_val_88, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_1"/></StgValue>
</operation>

<operation id="3784" st_id="124" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1228 %mul_1_17_3 = fmul i32 %input_val_88, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3"/></StgValue>
</operation>

<operation id="3785" st_id="124" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1737 %sum_689 = fadd i32 %sum_688, i32 %mul_1_27_2_4

]]></Node>
<StgValue><ssdm name="sum_689"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="3786" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:240 %input_val_93 = bitcast i32 %INPUT_r_addr_read_114

]]></Node>
<StgValue><ssdm name="input_val_93"/></StgValue>
</operation>

<operation id="3787" st_id="125" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:241 %INPUT_r_addr_read_115 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_115"/></StgValue>
</operation>

<operation id="3788" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:368 %sum_18 = fadd i32 %sum_17, i32 %mul_1_31212_3

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>

<operation id="3789" st_id="125" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:419 %sum_43 = fadd i32 %sum_42, i32 %mul_1_1_3_3

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="3790" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:470 %sum_68 = fadd i32 %sum_67, i32 %mul_1_2_3_3

]]></Node>
<StgValue><ssdm name="sum_68"/></StgValue>
</operation>

<operation id="3791" st_id="125" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:521 %sum_93 = fadd i32 %sum_92, i32 %mul_1_3_3_3

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="3792" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:570 %sum_117 = fadd i32 %sum_116, i32 %mul_1_4_3_2

]]></Node>
<StgValue><ssdm name="sum_117"/></StgValue>
</operation>

<operation id="3793" st_id="125" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:621 %sum_142 = fadd i32 %sum_141, i32 %mul_1_5_3_2

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="3794" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:672 %sum_167 = fadd i32 %sum_166, i32 %mul_1_6_3_2

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="3795" st_id="125" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:723 %sum_192 = fadd i32 %sum_191, i32 %mul_1_7_3_2

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="3796" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:772 %sum_216 = fadd i32 %sum_215, i32 %mul_1_8_3_1

]]></Node>
<StgValue><ssdm name="sum_216"/></StgValue>
</operation>

<operation id="3797" st_id="125" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:823 %sum_241 = fadd i32 %sum_240, i32 %mul_1_9_3_1

]]></Node>
<StgValue><ssdm name="sum_241"/></StgValue>
</operation>

<operation id="3798" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:874 %sum_266 = fadd i32 %sum_265, i32 %mul_1_10_3_1

]]></Node>
<StgValue><ssdm name="sum_266"/></StgValue>
</operation>

<operation id="3799" st_id="125" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:925 %sum_291 = fadd i32 %sum_290, i32 %mul_1_11_3_1

]]></Node>
<StgValue><ssdm name="sum_291"/></StgValue>
</operation>

<operation id="3800" st_id="125" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:974 %sum_315 = fadd i32 %sum_314, i32 %mul_1_12_3

]]></Node>
<StgValue><ssdm name="sum_315"/></StgValue>
</operation>

<operation id="3801" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:981 %mul_1_12_3_4 = fmul i32 %input_val_83, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_12_3_4"/></StgValue>
</operation>

<operation id="3802" st_id="125" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1025 %sum_340 = fadd i32 %sum_339, i32 %mul_1_13_3

]]></Node>
<StgValue><ssdm name="sum_340"/></StgValue>
</operation>

<operation id="3803" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1030 %mul_1_13_3_3 = fmul i32 %input_val_83, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_3"/></StgValue>
</operation>

<operation id="3804" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1032 %mul_1_13_3_4 = fmul i32 %input_val_88, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_4"/></StgValue>
</operation>

<operation id="3805" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1076 %sum_365 = fadd i32 %sum_364, i32 %mul_1_14_3

]]></Node>
<StgValue><ssdm name="sum_365"/></StgValue>
</operation>

<operation id="3806" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1079 %mul_1_14_3_2 = fmul i32 %input_val_83, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_2"/></StgValue>
</operation>

<operation id="3807" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1081 %mul_1_14_3_3 = fmul i32 %input_val_88, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_3"/></StgValue>
</operation>

<operation id="3808" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1083 %mul_1_14_3_4 = fmul i32 %input_val_93, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_4"/></StgValue>
</operation>

<operation id="3809" st_id="125" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1127 %sum_390 = fadd i32 %sum_389, i32 %mul_1_15_3

]]></Node>
<StgValue><ssdm name="sum_390"/></StgValue>
</operation>

<operation id="3810" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1128 %mul_1_15_3_1 = fmul i32 %input_val_83, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_1"/></StgValue>
</operation>

<operation id="3811" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1130 %mul_1_15_3_2 = fmul i32 %input_val_88, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_2"/></StgValue>
</operation>

<operation id="3812" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1132 %mul_1_15_3_3 = fmul i32 %input_val_93, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_3"/></StgValue>
</operation>

<operation id="3813" st_id="125" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1177 %mul_1_16_3 = fmul i32 %input_val_83, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3"/></StgValue>
</operation>

<operation id="3814" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1179 %mul_1_16_3_1 = fmul i32 %input_val_88, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_1"/></StgValue>
</operation>

<operation id="3815" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1181 %mul_1_16_3_2 = fmul i32 %input_val_93, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_2"/></StgValue>
</operation>

<operation id="3816" st_id="125" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1228 %mul_1_17_3 = fmul i32 %input_val_88, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3"/></StgValue>
</operation>

<operation id="3817" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1230 %mul_1_17_3_1 = fmul i32 %input_val_93, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_1"/></StgValue>
</operation>

<operation id="3818" st_id="125" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1279 %mul_1_18_3 = fmul i32 %input_val_93, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="3819" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:242 %input_val_98 = bitcast i32 %INPUT_r_addr_read_115

]]></Node>
<StgValue><ssdm name="input_val_98"/></StgValue>
</operation>

<operation id="3820" st_id="126" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:243 %INPUT_r_addr_read_116 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_116"/></StgValue>
</operation>

<operation id="3821" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:370 %sum_19 = fadd i32 %sum_18, i32 %mul_1_31212_4

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="3822" st_id="126" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:419 %sum_43 = fadd i32 %sum_42, i32 %mul_1_1_3_3

]]></Node>
<StgValue><ssdm name="sum_43"/></StgValue>
</operation>

<operation id="3823" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:470 %sum_68 = fadd i32 %sum_67, i32 %mul_1_2_3_3

]]></Node>
<StgValue><ssdm name="sum_68"/></StgValue>
</operation>

<operation id="3824" st_id="126" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:521 %sum_93 = fadd i32 %sum_92, i32 %mul_1_3_3_3

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="3825" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:572 %sum_118 = fadd i32 %sum_117, i32 %mul_1_4_3_3

]]></Node>
<StgValue><ssdm name="sum_118"/></StgValue>
</operation>

<operation id="3826" st_id="126" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:621 %sum_142 = fadd i32 %sum_141, i32 %mul_1_5_3_2

]]></Node>
<StgValue><ssdm name="sum_142"/></StgValue>
</operation>

<operation id="3827" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:672 %sum_167 = fadd i32 %sum_166, i32 %mul_1_6_3_2

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="3828" st_id="126" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:723 %sum_192 = fadd i32 %sum_191, i32 %mul_1_7_3_2

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="3829" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:774 %sum_217 = fadd i32 %sum_216, i32 %mul_1_8_3_2

]]></Node>
<StgValue><ssdm name="sum_217"/></StgValue>
</operation>

<operation id="3830" st_id="126" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:823 %sum_241 = fadd i32 %sum_240, i32 %mul_1_9_3_1

]]></Node>
<StgValue><ssdm name="sum_241"/></StgValue>
</operation>

<operation id="3831" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:874 %sum_266 = fadd i32 %sum_265, i32 %mul_1_10_3_1

]]></Node>
<StgValue><ssdm name="sum_266"/></StgValue>
</operation>

<operation id="3832" st_id="126" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:925 %sum_291 = fadd i32 %sum_290, i32 %mul_1_11_3_1

]]></Node>
<StgValue><ssdm name="sum_291"/></StgValue>
</operation>

<operation id="3833" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:976 %sum_316 = fadd i32 %sum_315, i32 %mul_1_12_3_1

]]></Node>
<StgValue><ssdm name="sum_316"/></StgValue>
</operation>

<operation id="3834" st_id="126" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1025 %sum_340 = fadd i32 %sum_339, i32 %mul_1_13_3

]]></Node>
<StgValue><ssdm name="sum_340"/></StgValue>
</operation>

<operation id="3835" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1032 %mul_1_13_3_4 = fmul i32 %input_val_88, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_13_3_4"/></StgValue>
</operation>

<operation id="3836" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1076 %sum_365 = fadd i32 %sum_364, i32 %mul_1_14_3

]]></Node>
<StgValue><ssdm name="sum_365"/></StgValue>
</operation>

<operation id="3837" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1081 %mul_1_14_3_3 = fmul i32 %input_val_88, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_3"/></StgValue>
</operation>

<operation id="3838" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1083 %mul_1_14_3_4 = fmul i32 %input_val_93, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_4"/></StgValue>
</operation>

<operation id="3839" st_id="126" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1127 %sum_390 = fadd i32 %sum_389, i32 %mul_1_15_3

]]></Node>
<StgValue><ssdm name="sum_390"/></StgValue>
</operation>

<operation id="3840" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1130 %mul_1_15_3_2 = fmul i32 %input_val_88, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_2"/></StgValue>
</operation>

<operation id="3841" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1132 %mul_1_15_3_3 = fmul i32 %input_val_93, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_3"/></StgValue>
</operation>

<operation id="3842" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1134 %mul_1_15_3_4 = fmul i32 %input_val_98, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_4"/></StgValue>
</operation>

<operation id="3843" st_id="126" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1178 %sum_415 = fadd i32 %sum_414, i32 %mul_1_16_3

]]></Node>
<StgValue><ssdm name="sum_415"/></StgValue>
</operation>

<operation id="3844" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1179 %mul_1_16_3_1 = fmul i32 %input_val_88, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_1"/></StgValue>
</operation>

<operation id="3845" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1181 %mul_1_16_3_2 = fmul i32 %input_val_93, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_2"/></StgValue>
</operation>

<operation id="3846" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1183 %mul_1_16_3_3 = fmul i32 %input_val_98, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_3"/></StgValue>
</operation>

<operation id="3847" st_id="126" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1228 %mul_1_17_3 = fmul i32 %input_val_88, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3"/></StgValue>
</operation>

<operation id="3848" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1230 %mul_1_17_3_1 = fmul i32 %input_val_93, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_1"/></StgValue>
</operation>

<operation id="3849" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1232 %mul_1_17_3_2 = fmul i32 %input_val_98, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_2"/></StgValue>
</operation>

<operation id="3850" st_id="126" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1279 %mul_1_18_3 = fmul i32 %input_val_93, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3"/></StgValue>
</operation>

<operation id="3851" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1281 %mul_1_18_3_1 = fmul i32 %input_val_98, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_1"/></StgValue>
</operation>

<operation id="3852" st_id="126" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1330 %mul_1_19_3 = fmul i32 %input_val_98, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="3853" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:244 %input_val_103 = bitcast i32 %INPUT_r_addr_read_116

]]></Node>
<StgValue><ssdm name="input_val_103"/></StgValue>
</operation>

<operation id="3854" st_id="127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:245 %INPUT_r_addr_read_117 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_117"/></StgValue>
</operation>

<operation id="3855" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:370 %sum_19 = fadd i32 %sum_18, i32 %mul_1_31212_4

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="3856" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:421 %sum_44 = fadd i32 %sum_43, i32 %mul_1_1_3_4

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="3857" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:470 %sum_68 = fadd i32 %sum_67, i32 %mul_1_2_3_3

]]></Node>
<StgValue><ssdm name="sum_68"/></StgValue>
</operation>

<operation id="3858" st_id="127" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:521 %sum_93 = fadd i32 %sum_92, i32 %mul_1_3_3_3

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="3859" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:572 %sum_118 = fadd i32 %sum_117, i32 %mul_1_4_3_3

]]></Node>
<StgValue><ssdm name="sum_118"/></StgValue>
</operation>

<operation id="3860" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:623 %sum_143 = fadd i32 %sum_142, i32 %mul_1_5_3_3

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="3861" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:672 %sum_167 = fadd i32 %sum_166, i32 %mul_1_6_3_2

]]></Node>
<StgValue><ssdm name="sum_167"/></StgValue>
</operation>

<operation id="3862" st_id="127" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:723 %sum_192 = fadd i32 %sum_191, i32 %mul_1_7_3_2

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="3863" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:774 %sum_217 = fadd i32 %sum_216, i32 %mul_1_8_3_2

]]></Node>
<StgValue><ssdm name="sum_217"/></StgValue>
</operation>

<operation id="3864" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:825 %sum_242 = fadd i32 %sum_241, i32 %mul_1_9_3_2

]]></Node>
<StgValue><ssdm name="sum_242"/></StgValue>
</operation>

<operation id="3865" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:874 %sum_266 = fadd i32 %sum_265, i32 %mul_1_10_3_1

]]></Node>
<StgValue><ssdm name="sum_266"/></StgValue>
</operation>

<operation id="3866" st_id="127" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:925 %sum_291 = fadd i32 %sum_290, i32 %mul_1_11_3_1

]]></Node>
<StgValue><ssdm name="sum_291"/></StgValue>
</operation>

<operation id="3867" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:976 %sum_316 = fadd i32 %sum_315, i32 %mul_1_12_3_1

]]></Node>
<StgValue><ssdm name="sum_316"/></StgValue>
</operation>

<operation id="3868" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1027 %sum_341 = fadd i32 %sum_340, i32 %mul_1_13_3_1

]]></Node>
<StgValue><ssdm name="sum_341"/></StgValue>
</operation>

<operation id="3869" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1076 %sum_365 = fadd i32 %sum_364, i32 %mul_1_14_3

]]></Node>
<StgValue><ssdm name="sum_365"/></StgValue>
</operation>

<operation id="3870" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1083 %mul_1_14_3_4 = fmul i32 %input_val_93, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_14_3_4"/></StgValue>
</operation>

<operation id="3871" st_id="127" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1127 %sum_390 = fadd i32 %sum_389, i32 %mul_1_15_3

]]></Node>
<StgValue><ssdm name="sum_390"/></StgValue>
</operation>

<operation id="3872" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1132 %mul_1_15_3_3 = fmul i32 %input_val_93, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_3"/></StgValue>
</operation>

<operation id="3873" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1134 %mul_1_15_3_4 = fmul i32 %input_val_98, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_4"/></StgValue>
</operation>

<operation id="3874" st_id="127" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1178 %sum_415 = fadd i32 %sum_414, i32 %mul_1_16_3

]]></Node>
<StgValue><ssdm name="sum_415"/></StgValue>
</operation>

<operation id="3875" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1181 %mul_1_16_3_2 = fmul i32 %input_val_93, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_2"/></StgValue>
</operation>

<operation id="3876" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1183 %mul_1_16_3_3 = fmul i32 %input_val_98, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_3"/></StgValue>
</operation>

<operation id="3877" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1185 %mul_1_16_3_4 = fmul i32 %input_val_103, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_4"/></StgValue>
</operation>

<operation id="3878" st_id="127" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1229 %sum_440 = fadd i32 %sum_439, i32 %mul_1_17_3

]]></Node>
<StgValue><ssdm name="sum_440"/></StgValue>
</operation>

<operation id="3879" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1230 %mul_1_17_3_1 = fmul i32 %input_val_93, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_1"/></StgValue>
</operation>

<operation id="3880" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1232 %mul_1_17_3_2 = fmul i32 %input_val_98, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_2"/></StgValue>
</operation>

<operation id="3881" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1234 %mul_1_17_3_3 = fmul i32 %input_val_103, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_3"/></StgValue>
</operation>

<operation id="3882" st_id="127" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1279 %mul_1_18_3 = fmul i32 %input_val_93, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3"/></StgValue>
</operation>

<operation id="3883" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1281 %mul_1_18_3_1 = fmul i32 %input_val_98, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_1"/></StgValue>
</operation>

<operation id="3884" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1283 %mul_1_18_3_2 = fmul i32 %input_val_103, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_2"/></StgValue>
</operation>

<operation id="3885" st_id="127" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1330 %mul_1_19_3 = fmul i32 %input_val_98, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3"/></StgValue>
</operation>

<operation id="3886" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1332 %mul_1_19_3_1 = fmul i32 %input_val_103, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_1"/></StgValue>
</operation>

<operation id="3887" st_id="127" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1381 %mul_1_20_3 = fmul i32 %input_val_103, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="3888" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:246 %input_val_108 = bitcast i32 %INPUT_r_addr_read_117

]]></Node>
<StgValue><ssdm name="input_val_108"/></StgValue>
</operation>

<operation id="3889" st_id="128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:247 %INPUT_r_addr_read_118 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_118"/></StgValue>
</operation>

<operation id="3890" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:370 %sum_19 = fadd i32 %sum_18, i32 %mul_1_31212_4

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="3891" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:421 %sum_44 = fadd i32 %sum_43, i32 %mul_1_1_3_4

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="3892" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:472 %sum_69 = fadd i32 %sum_68, i32 %mul_1_2_3_4

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="3893" st_id="128" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:521 %sum_93 = fadd i32 %sum_92, i32 %mul_1_3_3_3

]]></Node>
<StgValue><ssdm name="sum_93"/></StgValue>
</operation>

<operation id="3894" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:572 %sum_118 = fadd i32 %sum_117, i32 %mul_1_4_3_3

]]></Node>
<StgValue><ssdm name="sum_118"/></StgValue>
</operation>

<operation id="3895" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:623 %sum_143 = fadd i32 %sum_142, i32 %mul_1_5_3_3

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="3896" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:674 %sum_168 = fadd i32 %sum_167, i32 %mul_1_6_3_3

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="3897" st_id="128" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:723 %sum_192 = fadd i32 %sum_191, i32 %mul_1_7_3_2

]]></Node>
<StgValue><ssdm name="sum_192"/></StgValue>
</operation>

<operation id="3898" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:774 %sum_217 = fadd i32 %sum_216, i32 %mul_1_8_3_2

]]></Node>
<StgValue><ssdm name="sum_217"/></StgValue>
</operation>

<operation id="3899" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:825 %sum_242 = fadd i32 %sum_241, i32 %mul_1_9_3_2

]]></Node>
<StgValue><ssdm name="sum_242"/></StgValue>
</operation>

<operation id="3900" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:876 %sum_267 = fadd i32 %sum_266, i32 %mul_1_10_3_2

]]></Node>
<StgValue><ssdm name="sum_267"/></StgValue>
</operation>

<operation id="3901" st_id="128" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:925 %sum_291 = fadd i32 %sum_290, i32 %mul_1_11_3_1

]]></Node>
<StgValue><ssdm name="sum_291"/></StgValue>
</operation>

<operation id="3902" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:976 %sum_316 = fadd i32 %sum_315, i32 %mul_1_12_3_1

]]></Node>
<StgValue><ssdm name="sum_316"/></StgValue>
</operation>

<operation id="3903" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1027 %sum_341 = fadd i32 %sum_340, i32 %mul_1_13_3_1

]]></Node>
<StgValue><ssdm name="sum_341"/></StgValue>
</operation>

<operation id="3904" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1078 %sum_366 = fadd i32 %sum_365, i32 %mul_1_14_3_1

]]></Node>
<StgValue><ssdm name="sum_366"/></StgValue>
</operation>

<operation id="3905" st_id="128" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1127 %sum_390 = fadd i32 %sum_389, i32 %mul_1_15_3

]]></Node>
<StgValue><ssdm name="sum_390"/></StgValue>
</operation>

<operation id="3906" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1134 %mul_1_15_3_4 = fmul i32 %input_val_98, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_15_3_4"/></StgValue>
</operation>

<operation id="3907" st_id="128" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1178 %sum_415 = fadd i32 %sum_414, i32 %mul_1_16_3

]]></Node>
<StgValue><ssdm name="sum_415"/></StgValue>
</operation>

<operation id="3908" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1183 %mul_1_16_3_3 = fmul i32 %input_val_98, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_3"/></StgValue>
</operation>

<operation id="3909" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1185 %mul_1_16_3_4 = fmul i32 %input_val_103, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_4"/></StgValue>
</operation>

<operation id="3910" st_id="128" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1229 %sum_440 = fadd i32 %sum_439, i32 %mul_1_17_3

]]></Node>
<StgValue><ssdm name="sum_440"/></StgValue>
</operation>

<operation id="3911" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1232 %mul_1_17_3_2 = fmul i32 %input_val_98, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_2"/></StgValue>
</operation>

<operation id="3912" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1234 %mul_1_17_3_3 = fmul i32 %input_val_103, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_3"/></StgValue>
</operation>

<operation id="3913" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1236 %mul_1_17_3_4 = fmul i32 %input_val_108, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_4"/></StgValue>
</operation>

<operation id="3914" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1280 %sum_465 = fadd i32 %sum_464, i32 %mul_1_18_3

]]></Node>
<StgValue><ssdm name="sum_465"/></StgValue>
</operation>

<operation id="3915" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1281 %mul_1_18_3_1 = fmul i32 %input_val_98, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_1"/></StgValue>
</operation>

<operation id="3916" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1283 %mul_1_18_3_2 = fmul i32 %input_val_103, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_2"/></StgValue>
</operation>

<operation id="3917" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1285 %mul_1_18_3_3 = fmul i32 %input_val_108, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_3"/></StgValue>
</operation>

<operation id="3918" st_id="128" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1330 %mul_1_19_3 = fmul i32 %input_val_98, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3"/></StgValue>
</operation>

<operation id="3919" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1332 %mul_1_19_3_1 = fmul i32 %input_val_103, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_1"/></StgValue>
</operation>

<operation id="3920" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1334 %mul_1_19_3_2 = fmul i32 %input_val_108, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_2"/></StgValue>
</operation>

<operation id="3921" st_id="128" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1381 %mul_1_20_3 = fmul i32 %input_val_103, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3"/></StgValue>
</operation>

<operation id="3922" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1383 %mul_1_20_3_1 = fmul i32 %input_val_108, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_1"/></StgValue>
</operation>

<operation id="3923" st_id="128" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1432 %mul_1_21_3 = fmul i32 %input_val_108, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="3924" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:248 %input_val_113 = bitcast i32 %INPUT_r_addr_read_118

]]></Node>
<StgValue><ssdm name="input_val_113"/></StgValue>
</operation>

<operation id="3925" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:249 %INPUT_r_addr_read_119 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_119"/></StgValue>
</operation>

<operation id="3926" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:370 %sum_19 = fadd i32 %sum_18, i32 %mul_1_31212_4

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>

<operation id="3927" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:421 %sum_44 = fadd i32 %sum_43, i32 %mul_1_1_3_4

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="3928" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:472 %sum_69 = fadd i32 %sum_68, i32 %mul_1_2_3_4

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="3929" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:523 %sum_94 = fadd i32 %sum_93, i32 %mul_1_3_3_4

]]></Node>
<StgValue><ssdm name="sum_94"/></StgValue>
</operation>

<operation id="3930" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:572 %sum_118 = fadd i32 %sum_117, i32 %mul_1_4_3_3

]]></Node>
<StgValue><ssdm name="sum_118"/></StgValue>
</operation>

<operation id="3931" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:623 %sum_143 = fadd i32 %sum_142, i32 %mul_1_5_3_3

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="3932" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:674 %sum_168 = fadd i32 %sum_167, i32 %mul_1_6_3_3

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="3933" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:725 %sum_193 = fadd i32 %sum_192, i32 %mul_1_7_3_3

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="3934" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:774 %sum_217 = fadd i32 %sum_216, i32 %mul_1_8_3_2

]]></Node>
<StgValue><ssdm name="sum_217"/></StgValue>
</operation>

<operation id="3935" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:825 %sum_242 = fadd i32 %sum_241, i32 %mul_1_9_3_2

]]></Node>
<StgValue><ssdm name="sum_242"/></StgValue>
</operation>

<operation id="3936" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:876 %sum_267 = fadd i32 %sum_266, i32 %mul_1_10_3_2

]]></Node>
<StgValue><ssdm name="sum_267"/></StgValue>
</operation>

<operation id="3937" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:927 %sum_292 = fadd i32 %sum_291, i32 %mul_1_11_3_2

]]></Node>
<StgValue><ssdm name="sum_292"/></StgValue>
</operation>

<operation id="3938" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:976 %sum_316 = fadd i32 %sum_315, i32 %mul_1_12_3_1

]]></Node>
<StgValue><ssdm name="sum_316"/></StgValue>
</operation>

<operation id="3939" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1027 %sum_341 = fadd i32 %sum_340, i32 %mul_1_13_3_1

]]></Node>
<StgValue><ssdm name="sum_341"/></StgValue>
</operation>

<operation id="3940" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1078 %sum_366 = fadd i32 %sum_365, i32 %mul_1_14_3_1

]]></Node>
<StgValue><ssdm name="sum_366"/></StgValue>
</operation>

<operation id="3941" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1129 %sum_391 = fadd i32 %sum_390, i32 %mul_1_15_3_1

]]></Node>
<StgValue><ssdm name="sum_391"/></StgValue>
</operation>

<operation id="3942" st_id="129" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1178 %sum_415 = fadd i32 %sum_414, i32 %mul_1_16_3

]]></Node>
<StgValue><ssdm name="sum_415"/></StgValue>
</operation>

<operation id="3943" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1185 %mul_1_16_3_4 = fmul i32 %input_val_103, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_16_3_4"/></StgValue>
</operation>

<operation id="3944" st_id="129" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1229 %sum_440 = fadd i32 %sum_439, i32 %mul_1_17_3

]]></Node>
<StgValue><ssdm name="sum_440"/></StgValue>
</operation>

<operation id="3945" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1234 %mul_1_17_3_3 = fmul i32 %input_val_103, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_3"/></StgValue>
</operation>

<operation id="3946" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1236 %mul_1_17_3_4 = fmul i32 %input_val_108, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_4"/></StgValue>
</operation>

<operation id="3947" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1280 %sum_465 = fadd i32 %sum_464, i32 %mul_1_18_3

]]></Node>
<StgValue><ssdm name="sum_465"/></StgValue>
</operation>

<operation id="3948" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1283 %mul_1_18_3_2 = fmul i32 %input_val_103, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_2"/></StgValue>
</operation>

<operation id="3949" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1285 %mul_1_18_3_3 = fmul i32 %input_val_108, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_3"/></StgValue>
</operation>

<operation id="3950" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1287 %mul_1_18_3_4 = fmul i32 %input_val_113, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_4"/></StgValue>
</operation>

<operation id="3951" st_id="129" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1331 %sum_490 = fadd i32 %sum_489, i32 %mul_1_19_3

]]></Node>
<StgValue><ssdm name="sum_490"/></StgValue>
</operation>

<operation id="3952" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1332 %mul_1_19_3_1 = fmul i32 %input_val_103, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_1"/></StgValue>
</operation>

<operation id="3953" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1334 %mul_1_19_3_2 = fmul i32 %input_val_108, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_2"/></StgValue>
</operation>

<operation id="3954" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1336 %mul_1_19_3_3 = fmul i32 %input_val_113, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_3"/></StgValue>
</operation>

<operation id="3955" st_id="129" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1381 %mul_1_20_3 = fmul i32 %input_val_103, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3"/></StgValue>
</operation>

<operation id="3956" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1383 %mul_1_20_3_1 = fmul i32 %input_val_108, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_1"/></StgValue>
</operation>

<operation id="3957" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1385 %mul_1_20_3_2 = fmul i32 %input_val_113, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_2"/></StgValue>
</operation>

<operation id="3958" st_id="129" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1432 %mul_1_21_3 = fmul i32 %input_val_108, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3"/></StgValue>
</operation>

<operation id="3959" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1434 %mul_1_21_3_1 = fmul i32 %input_val_113, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_1"/></StgValue>
</operation>

<operation id="3960" st_id="129" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1483 %mul_1_22_3 = fmul i32 %input_val_113, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="3961" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:250 %input_val_118 = bitcast i32 %INPUT_r_addr_read_119

]]></Node>
<StgValue><ssdm name="input_val_118"/></StgValue>
</operation>

<operation id="3962" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:251 %INPUT_r_addr_read_120 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_120"/></StgValue>
</operation>

<operation id="3963" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:421 %sum_44 = fadd i32 %sum_43, i32 %mul_1_1_3_4

]]></Node>
<StgValue><ssdm name="sum_44"/></StgValue>
</operation>

<operation id="3964" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:472 %sum_69 = fadd i32 %sum_68, i32 %mul_1_2_3_4

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="3965" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:523 %sum_94 = fadd i32 %sum_93, i32 %mul_1_3_3_4

]]></Node>
<StgValue><ssdm name="sum_94"/></StgValue>
</operation>

<operation id="3966" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:574 %sum_119 = fadd i32 %sum_118, i32 %mul_1_4_3_4

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="3967" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:623 %sum_143 = fadd i32 %sum_142, i32 %mul_1_5_3_3

]]></Node>
<StgValue><ssdm name="sum_143"/></StgValue>
</operation>

<operation id="3968" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:674 %sum_168 = fadd i32 %sum_167, i32 %mul_1_6_3_3

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="3969" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:725 %sum_193 = fadd i32 %sum_192, i32 %mul_1_7_3_3

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="3970" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:776 %sum_218 = fadd i32 %sum_217, i32 %mul_1_8_3_3

]]></Node>
<StgValue><ssdm name="sum_218"/></StgValue>
</operation>

<operation id="3971" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:825 %sum_242 = fadd i32 %sum_241, i32 %mul_1_9_3_2

]]></Node>
<StgValue><ssdm name="sum_242"/></StgValue>
</operation>

<operation id="3972" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:876 %sum_267 = fadd i32 %sum_266, i32 %mul_1_10_3_2

]]></Node>
<StgValue><ssdm name="sum_267"/></StgValue>
</operation>

<operation id="3973" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:927 %sum_292 = fadd i32 %sum_291, i32 %mul_1_11_3_2

]]></Node>
<StgValue><ssdm name="sum_292"/></StgValue>
</operation>

<operation id="3974" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:978 %sum_317 = fadd i32 %sum_316, i32 %mul_1_12_3_2

]]></Node>
<StgValue><ssdm name="sum_317"/></StgValue>
</operation>

<operation id="3975" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1027 %sum_341 = fadd i32 %sum_340, i32 %mul_1_13_3_1

]]></Node>
<StgValue><ssdm name="sum_341"/></StgValue>
</operation>

<operation id="3976" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1078 %sum_366 = fadd i32 %sum_365, i32 %mul_1_14_3_1

]]></Node>
<StgValue><ssdm name="sum_366"/></StgValue>
</operation>

<operation id="3977" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1129 %sum_391 = fadd i32 %sum_390, i32 %mul_1_15_3_1

]]></Node>
<StgValue><ssdm name="sum_391"/></StgValue>
</operation>

<operation id="3978" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1180 %sum_416 = fadd i32 %sum_415, i32 %mul_1_16_3_1

]]></Node>
<StgValue><ssdm name="sum_416"/></StgValue>
</operation>

<operation id="3979" st_id="130" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1229 %sum_440 = fadd i32 %sum_439, i32 %mul_1_17_3

]]></Node>
<StgValue><ssdm name="sum_440"/></StgValue>
</operation>

<operation id="3980" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1236 %mul_1_17_3_4 = fmul i32 %input_val_108, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_17_3_4"/></StgValue>
</operation>

<operation id="3981" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1280 %sum_465 = fadd i32 %sum_464, i32 %mul_1_18_3

]]></Node>
<StgValue><ssdm name="sum_465"/></StgValue>
</operation>

<operation id="3982" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1285 %mul_1_18_3_3 = fmul i32 %input_val_108, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_3"/></StgValue>
</operation>

<operation id="3983" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1287 %mul_1_18_3_4 = fmul i32 %input_val_113, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_4"/></StgValue>
</operation>

<operation id="3984" st_id="130" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1331 %sum_490 = fadd i32 %sum_489, i32 %mul_1_19_3

]]></Node>
<StgValue><ssdm name="sum_490"/></StgValue>
</operation>

<operation id="3985" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1334 %mul_1_19_3_2 = fmul i32 %input_val_108, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_2"/></StgValue>
</operation>

<operation id="3986" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1336 %mul_1_19_3_3 = fmul i32 %input_val_113, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_3"/></StgValue>
</operation>

<operation id="3987" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1338 %mul_1_19_3_4 = fmul i32 %input_val_118, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_4"/></StgValue>
</operation>

<operation id="3988" st_id="130" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1382 %sum_515 = fadd i32 %sum_514, i32 %mul_1_20_3

]]></Node>
<StgValue><ssdm name="sum_515"/></StgValue>
</operation>

<operation id="3989" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1383 %mul_1_20_3_1 = fmul i32 %input_val_108, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_1"/></StgValue>
</operation>

<operation id="3990" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1385 %mul_1_20_3_2 = fmul i32 %input_val_113, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_2"/></StgValue>
</operation>

<operation id="3991" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1387 %mul_1_20_3_3 = fmul i32 %input_val_118, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_3"/></StgValue>
</operation>

<operation id="3992" st_id="130" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1432 %mul_1_21_3 = fmul i32 %input_val_108, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3"/></StgValue>
</operation>

<operation id="3993" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1434 %mul_1_21_3_1 = fmul i32 %input_val_113, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_1"/></StgValue>
</operation>

<operation id="3994" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1436 %mul_1_21_3_2 = fmul i32 %input_val_118, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_2"/></StgValue>
</operation>

<operation id="3995" st_id="130" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1483 %mul_1_22_3 = fmul i32 %input_val_113, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3"/></StgValue>
</operation>

<operation id="3996" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1485 %mul_1_22_3_1 = fmul i32 %input_val_118, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_1"/></StgValue>
</operation>

<operation id="3997" st_id="130" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1534 %mul_1_23_3 = fmul i32 %input_val_118, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="3998" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:252 %input_val_123 = bitcast i32 %INPUT_r_addr_read_120

]]></Node>
<StgValue><ssdm name="input_val_123"/></StgValue>
</operation>

<operation id="3999" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:253 %INPUT_r_addr_read_121 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_121"/></StgValue>
</operation>

<operation id="4000" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:472 %sum_69 = fadd i32 %sum_68, i32 %mul_1_2_3_4

]]></Node>
<StgValue><ssdm name="sum_69"/></StgValue>
</operation>

<operation id="4001" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:523 %sum_94 = fadd i32 %sum_93, i32 %mul_1_3_3_4

]]></Node>
<StgValue><ssdm name="sum_94"/></StgValue>
</operation>

<operation id="4002" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:574 %sum_119 = fadd i32 %sum_118, i32 %mul_1_4_3_4

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="4003" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:625 %sum_144 = fadd i32 %sum_143, i32 %mul_1_5_3_4

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="4004" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:674 %sum_168 = fadd i32 %sum_167, i32 %mul_1_6_3_3

]]></Node>
<StgValue><ssdm name="sum_168"/></StgValue>
</operation>

<operation id="4005" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:725 %sum_193 = fadd i32 %sum_192, i32 %mul_1_7_3_3

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="4006" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:776 %sum_218 = fadd i32 %sum_217, i32 %mul_1_8_3_3

]]></Node>
<StgValue><ssdm name="sum_218"/></StgValue>
</operation>

<operation id="4007" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:827 %sum_243 = fadd i32 %sum_242, i32 %mul_1_9_3_3

]]></Node>
<StgValue><ssdm name="sum_243"/></StgValue>
</operation>

<operation id="4008" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:876 %sum_267 = fadd i32 %sum_266, i32 %mul_1_10_3_2

]]></Node>
<StgValue><ssdm name="sum_267"/></StgValue>
</operation>

<operation id="4009" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:927 %sum_292 = fadd i32 %sum_291, i32 %mul_1_11_3_2

]]></Node>
<StgValue><ssdm name="sum_292"/></StgValue>
</operation>

<operation id="4010" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:978 %sum_317 = fadd i32 %sum_316, i32 %mul_1_12_3_2

]]></Node>
<StgValue><ssdm name="sum_317"/></StgValue>
</operation>

<operation id="4011" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1029 %sum_342 = fadd i32 %sum_341, i32 %mul_1_13_3_2

]]></Node>
<StgValue><ssdm name="sum_342"/></StgValue>
</operation>

<operation id="4012" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1078 %sum_366 = fadd i32 %sum_365, i32 %mul_1_14_3_1

]]></Node>
<StgValue><ssdm name="sum_366"/></StgValue>
</operation>

<operation id="4013" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1129 %sum_391 = fadd i32 %sum_390, i32 %mul_1_15_3_1

]]></Node>
<StgValue><ssdm name="sum_391"/></StgValue>
</operation>

<operation id="4014" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1180 %sum_416 = fadd i32 %sum_415, i32 %mul_1_16_3_1

]]></Node>
<StgValue><ssdm name="sum_416"/></StgValue>
</operation>

<operation id="4015" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1231 %sum_441 = fadd i32 %sum_440, i32 %mul_1_17_3_1

]]></Node>
<StgValue><ssdm name="sum_441"/></StgValue>
</operation>

<operation id="4016" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1280 %sum_465 = fadd i32 %sum_464, i32 %mul_1_18_3

]]></Node>
<StgValue><ssdm name="sum_465"/></StgValue>
</operation>

<operation id="4017" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1287 %mul_1_18_3_4 = fmul i32 %input_val_113, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_18_3_4"/></StgValue>
</operation>

<operation id="4018" st_id="131" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1331 %sum_490 = fadd i32 %sum_489, i32 %mul_1_19_3

]]></Node>
<StgValue><ssdm name="sum_490"/></StgValue>
</operation>

<operation id="4019" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1336 %mul_1_19_3_3 = fmul i32 %input_val_113, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_3"/></StgValue>
</operation>

<operation id="4020" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1338 %mul_1_19_3_4 = fmul i32 %input_val_118, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_4"/></StgValue>
</operation>

<operation id="4021" st_id="131" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1382 %sum_515 = fadd i32 %sum_514, i32 %mul_1_20_3

]]></Node>
<StgValue><ssdm name="sum_515"/></StgValue>
</operation>

<operation id="4022" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1385 %mul_1_20_3_2 = fmul i32 %input_val_113, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_2"/></StgValue>
</operation>

<operation id="4023" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1387 %mul_1_20_3_3 = fmul i32 %input_val_118, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_3"/></StgValue>
</operation>

<operation id="4024" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1389 %mul_1_20_3_4 = fmul i32 %input_val_123, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_4"/></StgValue>
</operation>

<operation id="4025" st_id="131" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1433 %sum_540 = fadd i32 %sum_539, i32 %mul_1_21_3

]]></Node>
<StgValue><ssdm name="sum_540"/></StgValue>
</operation>

<operation id="4026" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1434 %mul_1_21_3_1 = fmul i32 %input_val_113, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_1"/></StgValue>
</operation>

<operation id="4027" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1436 %mul_1_21_3_2 = fmul i32 %input_val_118, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_2"/></StgValue>
</operation>

<operation id="4028" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1438 %mul_1_21_3_3 = fmul i32 %input_val_123, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_3"/></StgValue>
</operation>

<operation id="4029" st_id="131" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1483 %mul_1_22_3 = fmul i32 %input_val_113, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3"/></StgValue>
</operation>

<operation id="4030" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1485 %mul_1_22_3_1 = fmul i32 %input_val_118, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_1"/></StgValue>
</operation>

<operation id="4031" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1487 %mul_1_22_3_2 = fmul i32 %input_val_123, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_2"/></StgValue>
</operation>

<operation id="4032" st_id="131" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1534 %mul_1_23_3 = fmul i32 %input_val_118, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3"/></StgValue>
</operation>

<operation id="4033" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1536 %mul_1_23_3_1 = fmul i32 %input_val_123, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_1"/></StgValue>
</operation>

<operation id="4034" st_id="131" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1585 %mul_1_24_3 = fmul i32 %input_val_123, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="4035" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:254 %input_val_128 = bitcast i32 %INPUT_r_addr_read_121

]]></Node>
<StgValue><ssdm name="input_val_128"/></StgValue>
</operation>

<operation id="4036" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:255 %INPUT_r_addr_read_122 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_122"/></StgValue>
</operation>

<operation id="4037" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:523 %sum_94 = fadd i32 %sum_93, i32 %mul_1_3_3_4

]]></Node>
<StgValue><ssdm name="sum_94"/></StgValue>
</operation>

<operation id="4038" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:574 %sum_119 = fadd i32 %sum_118, i32 %mul_1_4_3_4

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="4039" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:625 %sum_144 = fadd i32 %sum_143, i32 %mul_1_5_3_4

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="4040" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:676 %sum_169 = fadd i32 %sum_168, i32 %mul_1_6_3_4

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4041" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:725 %sum_193 = fadd i32 %sum_192, i32 %mul_1_7_3_3

]]></Node>
<StgValue><ssdm name="sum_193"/></StgValue>
</operation>

<operation id="4042" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:776 %sum_218 = fadd i32 %sum_217, i32 %mul_1_8_3_3

]]></Node>
<StgValue><ssdm name="sum_218"/></StgValue>
</operation>

<operation id="4043" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:827 %sum_243 = fadd i32 %sum_242, i32 %mul_1_9_3_3

]]></Node>
<StgValue><ssdm name="sum_243"/></StgValue>
</operation>

<operation id="4044" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:878 %sum_268 = fadd i32 %sum_267, i32 %mul_1_10_3_3

]]></Node>
<StgValue><ssdm name="sum_268"/></StgValue>
</operation>

<operation id="4045" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:927 %sum_292 = fadd i32 %sum_291, i32 %mul_1_11_3_2

]]></Node>
<StgValue><ssdm name="sum_292"/></StgValue>
</operation>

<operation id="4046" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:978 %sum_317 = fadd i32 %sum_316, i32 %mul_1_12_3_2

]]></Node>
<StgValue><ssdm name="sum_317"/></StgValue>
</operation>

<operation id="4047" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1029 %sum_342 = fadd i32 %sum_341, i32 %mul_1_13_3_2

]]></Node>
<StgValue><ssdm name="sum_342"/></StgValue>
</operation>

<operation id="4048" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1080 %sum_367 = fadd i32 %sum_366, i32 %mul_1_14_3_2

]]></Node>
<StgValue><ssdm name="sum_367"/></StgValue>
</operation>

<operation id="4049" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1129 %sum_391 = fadd i32 %sum_390, i32 %mul_1_15_3_1

]]></Node>
<StgValue><ssdm name="sum_391"/></StgValue>
</operation>

<operation id="4050" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1180 %sum_416 = fadd i32 %sum_415, i32 %mul_1_16_3_1

]]></Node>
<StgValue><ssdm name="sum_416"/></StgValue>
</operation>

<operation id="4051" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1231 %sum_441 = fadd i32 %sum_440, i32 %mul_1_17_3_1

]]></Node>
<StgValue><ssdm name="sum_441"/></StgValue>
</operation>

<operation id="4052" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1282 %sum_466 = fadd i32 %sum_465, i32 %mul_1_18_3_1

]]></Node>
<StgValue><ssdm name="sum_466"/></StgValue>
</operation>

<operation id="4053" st_id="132" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1331 %sum_490 = fadd i32 %sum_489, i32 %mul_1_19_3

]]></Node>
<StgValue><ssdm name="sum_490"/></StgValue>
</operation>

<operation id="4054" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1338 %mul_1_19_3_4 = fmul i32 %input_val_118, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_19_3_4"/></StgValue>
</operation>

<operation id="4055" st_id="132" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1382 %sum_515 = fadd i32 %sum_514, i32 %mul_1_20_3

]]></Node>
<StgValue><ssdm name="sum_515"/></StgValue>
</operation>

<operation id="4056" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1387 %mul_1_20_3_3 = fmul i32 %input_val_118, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_3"/></StgValue>
</operation>

<operation id="4057" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1389 %mul_1_20_3_4 = fmul i32 %input_val_123, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_4"/></StgValue>
</operation>

<operation id="4058" st_id="132" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1433 %sum_540 = fadd i32 %sum_539, i32 %mul_1_21_3

]]></Node>
<StgValue><ssdm name="sum_540"/></StgValue>
</operation>

<operation id="4059" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1436 %mul_1_21_3_2 = fmul i32 %input_val_118, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_2"/></StgValue>
</operation>

<operation id="4060" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1438 %mul_1_21_3_3 = fmul i32 %input_val_123, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_3"/></StgValue>
</operation>

<operation id="4061" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1440 %mul_1_21_3_4 = fmul i32 %input_val_128, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_4"/></StgValue>
</operation>

<operation id="4062" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1484 %sum_565 = fadd i32 %sum_564, i32 %mul_1_22_3

]]></Node>
<StgValue><ssdm name="sum_565"/></StgValue>
</operation>

<operation id="4063" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1485 %mul_1_22_3_1 = fmul i32 %input_val_118, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_1"/></StgValue>
</operation>

<operation id="4064" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1487 %mul_1_22_3_2 = fmul i32 %input_val_123, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_2"/></StgValue>
</operation>

<operation id="4065" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1489 %mul_1_22_3_3 = fmul i32 %input_val_128, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_3"/></StgValue>
</operation>

<operation id="4066" st_id="132" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1534 %mul_1_23_3 = fmul i32 %input_val_118, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3"/></StgValue>
</operation>

<operation id="4067" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1536 %mul_1_23_3_1 = fmul i32 %input_val_123, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_1"/></StgValue>
</operation>

<operation id="4068" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1538 %mul_1_23_3_2 = fmul i32 %input_val_128, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_2"/></StgValue>
</operation>

<operation id="4069" st_id="132" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1585 %mul_1_24_3 = fmul i32 %input_val_123, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3"/></StgValue>
</operation>

<operation id="4070" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1587 %mul_1_24_3_1 = fmul i32 %input_val_128, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_1"/></StgValue>
</operation>

<operation id="4071" st_id="132" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1636 %mul_1_25_3 = fmul i32 %input_val_128, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="4072" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:256 %input_val_133 = bitcast i32 %INPUT_r_addr_read_122

]]></Node>
<StgValue><ssdm name="input_val_133"/></StgValue>
</operation>

<operation id="4073" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:257 %INPUT_r_addr_read_123 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_123"/></StgValue>
</operation>

<operation id="4074" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:574 %sum_119 = fadd i32 %sum_118, i32 %mul_1_4_3_4

]]></Node>
<StgValue><ssdm name="sum_119"/></StgValue>
</operation>

<operation id="4075" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:625 %sum_144 = fadd i32 %sum_143, i32 %mul_1_5_3_4

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="4076" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:676 %sum_169 = fadd i32 %sum_168, i32 %mul_1_6_3_4

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4077" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:727 %sum_194 = fadd i32 %sum_193, i32 %mul_1_7_3_4

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="4078" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:776 %sum_218 = fadd i32 %sum_217, i32 %mul_1_8_3_3

]]></Node>
<StgValue><ssdm name="sum_218"/></StgValue>
</operation>

<operation id="4079" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:827 %sum_243 = fadd i32 %sum_242, i32 %mul_1_9_3_3

]]></Node>
<StgValue><ssdm name="sum_243"/></StgValue>
</operation>

<operation id="4080" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:878 %sum_268 = fadd i32 %sum_267, i32 %mul_1_10_3_3

]]></Node>
<StgValue><ssdm name="sum_268"/></StgValue>
</operation>

<operation id="4081" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:929 %sum_293 = fadd i32 %sum_292, i32 %mul_1_11_3_3

]]></Node>
<StgValue><ssdm name="sum_293"/></StgValue>
</operation>

<operation id="4082" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:978 %sum_317 = fadd i32 %sum_316, i32 %mul_1_12_3_2

]]></Node>
<StgValue><ssdm name="sum_317"/></StgValue>
</operation>

<operation id="4083" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1029 %sum_342 = fadd i32 %sum_341, i32 %mul_1_13_3_2

]]></Node>
<StgValue><ssdm name="sum_342"/></StgValue>
</operation>

<operation id="4084" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1080 %sum_367 = fadd i32 %sum_366, i32 %mul_1_14_3_2

]]></Node>
<StgValue><ssdm name="sum_367"/></StgValue>
</operation>

<operation id="4085" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1131 %sum_392 = fadd i32 %sum_391, i32 %mul_1_15_3_2

]]></Node>
<StgValue><ssdm name="sum_392"/></StgValue>
</operation>

<operation id="4086" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1180 %sum_416 = fadd i32 %sum_415, i32 %mul_1_16_3_1

]]></Node>
<StgValue><ssdm name="sum_416"/></StgValue>
</operation>

<operation id="4087" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1231 %sum_441 = fadd i32 %sum_440, i32 %mul_1_17_3_1

]]></Node>
<StgValue><ssdm name="sum_441"/></StgValue>
</operation>

<operation id="4088" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1282 %sum_466 = fadd i32 %sum_465, i32 %mul_1_18_3_1

]]></Node>
<StgValue><ssdm name="sum_466"/></StgValue>
</operation>

<operation id="4089" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1333 %sum_491 = fadd i32 %sum_490, i32 %mul_1_19_3_1

]]></Node>
<StgValue><ssdm name="sum_491"/></StgValue>
</operation>

<operation id="4090" st_id="133" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1382 %sum_515 = fadd i32 %sum_514, i32 %mul_1_20_3

]]></Node>
<StgValue><ssdm name="sum_515"/></StgValue>
</operation>

<operation id="4091" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1389 %mul_1_20_3_4 = fmul i32 %input_val_123, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_20_3_4"/></StgValue>
</operation>

<operation id="4092" st_id="133" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1433 %sum_540 = fadd i32 %sum_539, i32 %mul_1_21_3

]]></Node>
<StgValue><ssdm name="sum_540"/></StgValue>
</operation>

<operation id="4093" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1438 %mul_1_21_3_3 = fmul i32 %input_val_123, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_3"/></StgValue>
</operation>

<operation id="4094" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1440 %mul_1_21_3_4 = fmul i32 %input_val_128, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_4"/></StgValue>
</operation>

<operation id="4095" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1484 %sum_565 = fadd i32 %sum_564, i32 %mul_1_22_3

]]></Node>
<StgValue><ssdm name="sum_565"/></StgValue>
</operation>

<operation id="4096" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1487 %mul_1_22_3_2 = fmul i32 %input_val_123, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_2"/></StgValue>
</operation>

<operation id="4097" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1489 %mul_1_22_3_3 = fmul i32 %input_val_128, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_3"/></StgValue>
</operation>

<operation id="4098" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1491 %mul_1_22_3_4 = fmul i32 %input_val_133, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_4"/></StgValue>
</operation>

<operation id="4099" st_id="133" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1535 %sum_590 = fadd i32 %sum_589, i32 %mul_1_23_3

]]></Node>
<StgValue><ssdm name="sum_590"/></StgValue>
</operation>

<operation id="4100" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1536 %mul_1_23_3_1 = fmul i32 %input_val_123, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_1"/></StgValue>
</operation>

<operation id="4101" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1538 %mul_1_23_3_2 = fmul i32 %input_val_128, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_2"/></StgValue>
</operation>

<operation id="4102" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1540 %mul_1_23_3_3 = fmul i32 %input_val_133, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_3"/></StgValue>
</operation>

<operation id="4103" st_id="133" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1585 %mul_1_24_3 = fmul i32 %input_val_123, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3"/></StgValue>
</operation>

<operation id="4104" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1587 %mul_1_24_3_1 = fmul i32 %input_val_128, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_1"/></StgValue>
</operation>

<operation id="4105" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1589 %mul_1_24_3_2 = fmul i32 %input_val_133, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_2"/></StgValue>
</operation>

<operation id="4106" st_id="133" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1636 %mul_1_25_3 = fmul i32 %input_val_128, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3"/></StgValue>
</operation>

<operation id="4107" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1638 %mul_1_25_3_1 = fmul i32 %input_val_133, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_1"/></StgValue>
</operation>

<operation id="4108" st_id="133" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1687 %mul_1_26_3 = fmul i32 %input_val_133, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="4109" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:258 %input_val_138 = bitcast i32 %INPUT_r_addr_read_123

]]></Node>
<StgValue><ssdm name="input_val_138"/></StgValue>
</operation>

<operation id="4110" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:259 %INPUT_r_addr_read_124 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_124"/></StgValue>
</operation>

<operation id="4111" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:625 %sum_144 = fadd i32 %sum_143, i32 %mul_1_5_3_4

]]></Node>
<StgValue><ssdm name="sum_144"/></StgValue>
</operation>

<operation id="4112" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:676 %sum_169 = fadd i32 %sum_168, i32 %mul_1_6_3_4

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4113" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:727 %sum_194 = fadd i32 %sum_193, i32 %mul_1_7_3_4

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="4114" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:778 %sum_219 = fadd i32 %sum_218, i32 %mul_1_8_3_4

]]></Node>
<StgValue><ssdm name="sum_219"/></StgValue>
</operation>

<operation id="4115" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:827 %sum_243 = fadd i32 %sum_242, i32 %mul_1_9_3_3

]]></Node>
<StgValue><ssdm name="sum_243"/></StgValue>
</operation>

<operation id="4116" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:878 %sum_268 = fadd i32 %sum_267, i32 %mul_1_10_3_3

]]></Node>
<StgValue><ssdm name="sum_268"/></StgValue>
</operation>

<operation id="4117" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:929 %sum_293 = fadd i32 %sum_292, i32 %mul_1_11_3_3

]]></Node>
<StgValue><ssdm name="sum_293"/></StgValue>
</operation>

<operation id="4118" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:980 %sum_318 = fadd i32 %sum_317, i32 %mul_1_12_3_3

]]></Node>
<StgValue><ssdm name="sum_318"/></StgValue>
</operation>

<operation id="4119" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1029 %sum_342 = fadd i32 %sum_341, i32 %mul_1_13_3_2

]]></Node>
<StgValue><ssdm name="sum_342"/></StgValue>
</operation>

<operation id="4120" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1080 %sum_367 = fadd i32 %sum_366, i32 %mul_1_14_3_2

]]></Node>
<StgValue><ssdm name="sum_367"/></StgValue>
</operation>

<operation id="4121" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1131 %sum_392 = fadd i32 %sum_391, i32 %mul_1_15_3_2

]]></Node>
<StgValue><ssdm name="sum_392"/></StgValue>
</operation>

<operation id="4122" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1182 %sum_417 = fadd i32 %sum_416, i32 %mul_1_16_3_2

]]></Node>
<StgValue><ssdm name="sum_417"/></StgValue>
</operation>

<operation id="4123" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1231 %sum_441 = fadd i32 %sum_440, i32 %mul_1_17_3_1

]]></Node>
<StgValue><ssdm name="sum_441"/></StgValue>
</operation>

<operation id="4124" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1282 %sum_466 = fadd i32 %sum_465, i32 %mul_1_18_3_1

]]></Node>
<StgValue><ssdm name="sum_466"/></StgValue>
</operation>

<operation id="4125" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1333 %sum_491 = fadd i32 %sum_490, i32 %mul_1_19_3_1

]]></Node>
<StgValue><ssdm name="sum_491"/></StgValue>
</operation>

<operation id="4126" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1384 %sum_516 = fadd i32 %sum_515, i32 %mul_1_20_3_1

]]></Node>
<StgValue><ssdm name="sum_516"/></StgValue>
</operation>

<operation id="4127" st_id="134" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1433 %sum_540 = fadd i32 %sum_539, i32 %mul_1_21_3

]]></Node>
<StgValue><ssdm name="sum_540"/></StgValue>
</operation>

<operation id="4128" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1440 %mul_1_21_3_4 = fmul i32 %input_val_128, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_21_3_4"/></StgValue>
</operation>

<operation id="4129" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1484 %sum_565 = fadd i32 %sum_564, i32 %mul_1_22_3

]]></Node>
<StgValue><ssdm name="sum_565"/></StgValue>
</operation>

<operation id="4130" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1489 %mul_1_22_3_3 = fmul i32 %input_val_128, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_3"/></StgValue>
</operation>

<operation id="4131" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1491 %mul_1_22_3_4 = fmul i32 %input_val_133, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_4"/></StgValue>
</operation>

<operation id="4132" st_id="134" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1535 %sum_590 = fadd i32 %sum_589, i32 %mul_1_23_3

]]></Node>
<StgValue><ssdm name="sum_590"/></StgValue>
</operation>

<operation id="4133" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1538 %mul_1_23_3_2 = fmul i32 %input_val_128, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_2"/></StgValue>
</operation>

<operation id="4134" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1540 %mul_1_23_3_3 = fmul i32 %input_val_133, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_3"/></StgValue>
</operation>

<operation id="4135" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1542 %mul_1_23_3_4 = fmul i32 %input_val_138, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_4"/></StgValue>
</operation>

<operation id="4136" st_id="134" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1586 %sum_615 = fadd i32 %sum_614, i32 %mul_1_24_3

]]></Node>
<StgValue><ssdm name="sum_615"/></StgValue>
</operation>

<operation id="4137" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1587 %mul_1_24_3_1 = fmul i32 %input_val_128, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_1"/></StgValue>
</operation>

<operation id="4138" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1589 %mul_1_24_3_2 = fmul i32 %input_val_133, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_2"/></StgValue>
</operation>

<operation id="4139" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1591 %mul_1_24_3_3 = fmul i32 %input_val_138, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_3"/></StgValue>
</operation>

<operation id="4140" st_id="134" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1636 %mul_1_25_3 = fmul i32 %input_val_128, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3"/></StgValue>
</operation>

<operation id="4141" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1638 %mul_1_25_3_1 = fmul i32 %input_val_133, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_1"/></StgValue>
</operation>

<operation id="4142" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1640 %mul_1_25_3_2 = fmul i32 %input_val_138, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_2"/></StgValue>
</operation>

<operation id="4143" st_id="134" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1687 %mul_1_26_3 = fmul i32 %input_val_133, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3"/></StgValue>
</operation>

<operation id="4144" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1689 %mul_1_26_3_1 = fmul i32 %input_val_138, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_1"/></StgValue>
</operation>

<operation id="4145" st_id="134" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1738 %mul_1_27_3 = fmul i32 %input_val_138, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="4146" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:260 %input_val_143 = bitcast i32 %INPUT_r_addr_read_124

]]></Node>
<StgValue><ssdm name="input_val_143"/></StgValue>
</operation>

<operation id="4147" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:261 %INPUT_r_addr_read_125 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_125"/></StgValue>
</operation>

<operation id="4148" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:676 %sum_169 = fadd i32 %sum_168, i32 %mul_1_6_3_4

]]></Node>
<StgValue><ssdm name="sum_169"/></StgValue>
</operation>

<operation id="4149" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:727 %sum_194 = fadd i32 %sum_193, i32 %mul_1_7_3_4

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="4150" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:778 %sum_219 = fadd i32 %sum_218, i32 %mul_1_8_3_4

]]></Node>
<StgValue><ssdm name="sum_219"/></StgValue>
</operation>

<operation id="4151" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:829 %sum_244 = fadd i32 %sum_243, i32 %mul_1_9_3_4

]]></Node>
<StgValue><ssdm name="sum_244"/></StgValue>
</operation>

<operation id="4152" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:878 %sum_268 = fadd i32 %sum_267, i32 %mul_1_10_3_3

]]></Node>
<StgValue><ssdm name="sum_268"/></StgValue>
</operation>

<operation id="4153" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:929 %sum_293 = fadd i32 %sum_292, i32 %mul_1_11_3_3

]]></Node>
<StgValue><ssdm name="sum_293"/></StgValue>
</operation>

<operation id="4154" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:980 %sum_318 = fadd i32 %sum_317, i32 %mul_1_12_3_3

]]></Node>
<StgValue><ssdm name="sum_318"/></StgValue>
</operation>

<operation id="4155" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1031 %sum_343 = fadd i32 %sum_342, i32 %mul_1_13_3_3

]]></Node>
<StgValue><ssdm name="sum_343"/></StgValue>
</operation>

<operation id="4156" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1080 %sum_367 = fadd i32 %sum_366, i32 %mul_1_14_3_2

]]></Node>
<StgValue><ssdm name="sum_367"/></StgValue>
</operation>

<operation id="4157" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1131 %sum_392 = fadd i32 %sum_391, i32 %mul_1_15_3_2

]]></Node>
<StgValue><ssdm name="sum_392"/></StgValue>
</operation>

<operation id="4158" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1182 %sum_417 = fadd i32 %sum_416, i32 %mul_1_16_3_2

]]></Node>
<StgValue><ssdm name="sum_417"/></StgValue>
</operation>

<operation id="4159" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1233 %sum_442 = fadd i32 %sum_441, i32 %mul_1_17_3_2

]]></Node>
<StgValue><ssdm name="sum_442"/></StgValue>
</operation>

<operation id="4160" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1282 %sum_466 = fadd i32 %sum_465, i32 %mul_1_18_3_1

]]></Node>
<StgValue><ssdm name="sum_466"/></StgValue>
</operation>

<operation id="4161" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1333 %sum_491 = fadd i32 %sum_490, i32 %mul_1_19_3_1

]]></Node>
<StgValue><ssdm name="sum_491"/></StgValue>
</operation>

<operation id="4162" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1384 %sum_516 = fadd i32 %sum_515, i32 %mul_1_20_3_1

]]></Node>
<StgValue><ssdm name="sum_516"/></StgValue>
</operation>

<operation id="4163" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1435 %sum_541 = fadd i32 %sum_540, i32 %mul_1_21_3_1

]]></Node>
<StgValue><ssdm name="sum_541"/></StgValue>
</operation>

<operation id="4164" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1484 %sum_565 = fadd i32 %sum_564, i32 %mul_1_22_3

]]></Node>
<StgValue><ssdm name="sum_565"/></StgValue>
</operation>

<operation id="4165" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1491 %mul_1_22_3_4 = fmul i32 %input_val_133, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_22_3_4"/></StgValue>
</operation>

<operation id="4166" st_id="135" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1535 %sum_590 = fadd i32 %sum_589, i32 %mul_1_23_3

]]></Node>
<StgValue><ssdm name="sum_590"/></StgValue>
</operation>

<operation id="4167" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1540 %mul_1_23_3_3 = fmul i32 %input_val_133, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_3"/></StgValue>
</operation>

<operation id="4168" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1542 %mul_1_23_3_4 = fmul i32 %input_val_138, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_4"/></StgValue>
</operation>

<operation id="4169" st_id="135" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1586 %sum_615 = fadd i32 %sum_614, i32 %mul_1_24_3

]]></Node>
<StgValue><ssdm name="sum_615"/></StgValue>
</operation>

<operation id="4170" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1589 %mul_1_24_3_2 = fmul i32 %input_val_133, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_2"/></StgValue>
</operation>

<operation id="4171" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1591 %mul_1_24_3_3 = fmul i32 %input_val_138, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_3"/></StgValue>
</operation>

<operation id="4172" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1593 %mul_1_24_3_4 = fmul i32 %input_val_143, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_4"/></StgValue>
</operation>

<operation id="4173" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1637 %sum_640 = fadd i32 %sum_639, i32 %mul_1_25_3

]]></Node>
<StgValue><ssdm name="sum_640"/></StgValue>
</operation>

<operation id="4174" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1638 %mul_1_25_3_1 = fmul i32 %input_val_133, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_1"/></StgValue>
</operation>

<operation id="4175" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1640 %mul_1_25_3_2 = fmul i32 %input_val_138, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_2"/></StgValue>
</operation>

<operation id="4176" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1642 %mul_1_25_3_3 = fmul i32 %input_val_143, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_3"/></StgValue>
</operation>

<operation id="4177" st_id="135" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1687 %mul_1_26_3 = fmul i32 %input_val_133, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3"/></StgValue>
</operation>

<operation id="4178" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1689 %mul_1_26_3_1 = fmul i32 %input_val_138, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_1"/></StgValue>
</operation>

<operation id="4179" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1691 %mul_1_26_3_2 = fmul i32 %input_val_143, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_2"/></StgValue>
</operation>

<operation id="4180" st_id="135" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1738 %mul_1_27_3 = fmul i32 %input_val_138, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3"/></StgValue>
</operation>

<operation id="4181" st_id="135" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1740 %mul_1_27_3_1 = fmul i32 %input_val_143, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="4182" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:262 %input_val_148 = bitcast i32 %INPUT_r_addr_read_125

]]></Node>
<StgValue><ssdm name="input_val_148"/></StgValue>
</operation>

<operation id="4183" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:263 %INPUT_r_addr_read_126 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_126"/></StgValue>
</operation>

<operation id="4184" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:727 %sum_194 = fadd i32 %sum_193, i32 %mul_1_7_3_4

]]></Node>
<StgValue><ssdm name="sum_194"/></StgValue>
</operation>

<operation id="4185" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:778 %sum_219 = fadd i32 %sum_218, i32 %mul_1_8_3_4

]]></Node>
<StgValue><ssdm name="sum_219"/></StgValue>
</operation>

<operation id="4186" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:829 %sum_244 = fadd i32 %sum_243, i32 %mul_1_9_3_4

]]></Node>
<StgValue><ssdm name="sum_244"/></StgValue>
</operation>

<operation id="4187" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:880 %sum_269 = fadd i32 %sum_268, i32 %mul_1_10_3_4

]]></Node>
<StgValue><ssdm name="sum_269"/></StgValue>
</operation>

<operation id="4188" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:929 %sum_293 = fadd i32 %sum_292, i32 %mul_1_11_3_3

]]></Node>
<StgValue><ssdm name="sum_293"/></StgValue>
</operation>

<operation id="4189" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:980 %sum_318 = fadd i32 %sum_317, i32 %mul_1_12_3_3

]]></Node>
<StgValue><ssdm name="sum_318"/></StgValue>
</operation>

<operation id="4190" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1031 %sum_343 = fadd i32 %sum_342, i32 %mul_1_13_3_3

]]></Node>
<StgValue><ssdm name="sum_343"/></StgValue>
</operation>

<operation id="4191" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1082 %sum_368 = fadd i32 %sum_367, i32 %mul_1_14_3_3

]]></Node>
<StgValue><ssdm name="sum_368"/></StgValue>
</operation>

<operation id="4192" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1131 %sum_392 = fadd i32 %sum_391, i32 %mul_1_15_3_2

]]></Node>
<StgValue><ssdm name="sum_392"/></StgValue>
</operation>

<operation id="4193" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1182 %sum_417 = fadd i32 %sum_416, i32 %mul_1_16_3_2

]]></Node>
<StgValue><ssdm name="sum_417"/></StgValue>
</operation>

<operation id="4194" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1233 %sum_442 = fadd i32 %sum_441, i32 %mul_1_17_3_2

]]></Node>
<StgValue><ssdm name="sum_442"/></StgValue>
</operation>

<operation id="4195" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1284 %sum_467 = fadd i32 %sum_466, i32 %mul_1_18_3_2

]]></Node>
<StgValue><ssdm name="sum_467"/></StgValue>
</operation>

<operation id="4196" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1333 %sum_491 = fadd i32 %sum_490, i32 %mul_1_19_3_1

]]></Node>
<StgValue><ssdm name="sum_491"/></StgValue>
</operation>

<operation id="4197" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1384 %sum_516 = fadd i32 %sum_515, i32 %mul_1_20_3_1

]]></Node>
<StgValue><ssdm name="sum_516"/></StgValue>
</operation>

<operation id="4198" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1435 %sum_541 = fadd i32 %sum_540, i32 %mul_1_21_3_1

]]></Node>
<StgValue><ssdm name="sum_541"/></StgValue>
</operation>

<operation id="4199" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1486 %sum_566 = fadd i32 %sum_565, i32 %mul_1_22_3_1

]]></Node>
<StgValue><ssdm name="sum_566"/></StgValue>
</operation>

<operation id="4200" st_id="136" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1535 %sum_590 = fadd i32 %sum_589, i32 %mul_1_23_3

]]></Node>
<StgValue><ssdm name="sum_590"/></StgValue>
</operation>

<operation id="4201" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1542 %mul_1_23_3_4 = fmul i32 %input_val_138, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_23_3_4"/></StgValue>
</operation>

<operation id="4202" st_id="136" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1586 %sum_615 = fadd i32 %sum_614, i32 %mul_1_24_3

]]></Node>
<StgValue><ssdm name="sum_615"/></StgValue>
</operation>

<operation id="4203" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1591 %mul_1_24_3_3 = fmul i32 %input_val_138, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_3"/></StgValue>
</operation>

<operation id="4204" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1593 %mul_1_24_3_4 = fmul i32 %input_val_143, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_4"/></StgValue>
</operation>

<operation id="4205" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1637 %sum_640 = fadd i32 %sum_639, i32 %mul_1_25_3

]]></Node>
<StgValue><ssdm name="sum_640"/></StgValue>
</operation>

<operation id="4206" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1640 %mul_1_25_3_2 = fmul i32 %input_val_138, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_2"/></StgValue>
</operation>

<operation id="4207" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1642 %mul_1_25_3_3 = fmul i32 %input_val_143, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_3"/></StgValue>
</operation>

<operation id="4208" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1644 %mul_1_25_3_4 = fmul i32 %input_val_148, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_4"/></StgValue>
</operation>

<operation id="4209" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1688 %sum_665 = fadd i32 %sum_664, i32 %mul_1_26_3

]]></Node>
<StgValue><ssdm name="sum_665"/></StgValue>
</operation>

<operation id="4210" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1689 %mul_1_26_3_1 = fmul i32 %input_val_138, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_1"/></StgValue>
</operation>

<operation id="4211" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1691 %mul_1_26_3_2 = fmul i32 %input_val_143, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_2"/></StgValue>
</operation>

<operation id="4212" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1693 %mul_1_26_3_3 = fmul i32 %input_val_148, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_3"/></StgValue>
</operation>

<operation id="4213" st_id="136" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1738 %mul_1_27_3 = fmul i32 %input_val_138, i32 %weight_val_40_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3"/></StgValue>
</operation>

<operation id="4214" st_id="136" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1740 %mul_1_27_3_1 = fmul i32 %input_val_143, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_1"/></StgValue>
</operation>

<operation id="4215" st_id="136" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1742 %mul_1_27_3_2 = fmul i32 %input_val_148, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="4216" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:264 %input_val_153 = bitcast i32 %INPUT_r_addr_read_126

]]></Node>
<StgValue><ssdm name="input_val_153"/></StgValue>
</operation>

<operation id="4217" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:265 %INPUT_r_addr_read_127 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_127"/></StgValue>
</operation>

<operation id="4218" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:778 %sum_219 = fadd i32 %sum_218, i32 %mul_1_8_3_4

]]></Node>
<StgValue><ssdm name="sum_219"/></StgValue>
</operation>

<operation id="4219" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:829 %sum_244 = fadd i32 %sum_243, i32 %mul_1_9_3_4

]]></Node>
<StgValue><ssdm name="sum_244"/></StgValue>
</operation>

<operation id="4220" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:880 %sum_269 = fadd i32 %sum_268, i32 %mul_1_10_3_4

]]></Node>
<StgValue><ssdm name="sum_269"/></StgValue>
</operation>

<operation id="4221" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:931 %sum_294 = fadd i32 %sum_293, i32 %mul_1_11_3_4

]]></Node>
<StgValue><ssdm name="sum_294"/></StgValue>
</operation>

<operation id="4222" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:980 %sum_318 = fadd i32 %sum_317, i32 %mul_1_12_3_3

]]></Node>
<StgValue><ssdm name="sum_318"/></StgValue>
</operation>

<operation id="4223" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1031 %sum_343 = fadd i32 %sum_342, i32 %mul_1_13_3_3

]]></Node>
<StgValue><ssdm name="sum_343"/></StgValue>
</operation>

<operation id="4224" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1082 %sum_368 = fadd i32 %sum_367, i32 %mul_1_14_3_3

]]></Node>
<StgValue><ssdm name="sum_368"/></StgValue>
</operation>

<operation id="4225" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1133 %sum_393 = fadd i32 %sum_392, i32 %mul_1_15_3_3

]]></Node>
<StgValue><ssdm name="sum_393"/></StgValue>
</operation>

<operation id="4226" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1182 %sum_417 = fadd i32 %sum_416, i32 %mul_1_16_3_2

]]></Node>
<StgValue><ssdm name="sum_417"/></StgValue>
</operation>

<operation id="4227" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1233 %sum_442 = fadd i32 %sum_441, i32 %mul_1_17_3_2

]]></Node>
<StgValue><ssdm name="sum_442"/></StgValue>
</operation>

<operation id="4228" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1284 %sum_467 = fadd i32 %sum_466, i32 %mul_1_18_3_2

]]></Node>
<StgValue><ssdm name="sum_467"/></StgValue>
</operation>

<operation id="4229" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1335 %sum_492 = fadd i32 %sum_491, i32 %mul_1_19_3_2

]]></Node>
<StgValue><ssdm name="sum_492"/></StgValue>
</operation>

<operation id="4230" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1384 %sum_516 = fadd i32 %sum_515, i32 %mul_1_20_3_1

]]></Node>
<StgValue><ssdm name="sum_516"/></StgValue>
</operation>

<operation id="4231" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1435 %sum_541 = fadd i32 %sum_540, i32 %mul_1_21_3_1

]]></Node>
<StgValue><ssdm name="sum_541"/></StgValue>
</operation>

<operation id="4232" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1486 %sum_566 = fadd i32 %sum_565, i32 %mul_1_22_3_1

]]></Node>
<StgValue><ssdm name="sum_566"/></StgValue>
</operation>

<operation id="4233" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1537 %sum_591 = fadd i32 %sum_590, i32 %mul_1_23_3_1

]]></Node>
<StgValue><ssdm name="sum_591"/></StgValue>
</operation>

<operation id="4234" st_id="137" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1586 %sum_615 = fadd i32 %sum_614, i32 %mul_1_24_3

]]></Node>
<StgValue><ssdm name="sum_615"/></StgValue>
</operation>

<operation id="4235" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1593 %mul_1_24_3_4 = fmul i32 %input_val_143, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_24_3_4"/></StgValue>
</operation>

<operation id="4236" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1637 %sum_640 = fadd i32 %sum_639, i32 %mul_1_25_3

]]></Node>
<StgValue><ssdm name="sum_640"/></StgValue>
</operation>

<operation id="4237" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1642 %mul_1_25_3_3 = fmul i32 %input_val_143, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_3"/></StgValue>
</operation>

<operation id="4238" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1644 %mul_1_25_3_4 = fmul i32 %input_val_148, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_4"/></StgValue>
</operation>

<operation id="4239" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1688 %sum_665 = fadd i32 %sum_664, i32 %mul_1_26_3

]]></Node>
<StgValue><ssdm name="sum_665"/></StgValue>
</operation>

<operation id="4240" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1691 %mul_1_26_3_2 = fmul i32 %input_val_143, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_2"/></StgValue>
</operation>

<operation id="4241" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1693 %mul_1_26_3_3 = fmul i32 %input_val_148, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_3"/></StgValue>
</operation>

<operation id="4242" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1695 %mul_1_26_3_4 = fmul i32 %input_val_153, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_4"/></StgValue>
</operation>

<operation id="4243" st_id="137" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1739 %sum_690 = fadd i32 %sum_689, i32 %mul_1_27_3

]]></Node>
<StgValue><ssdm name="sum_690"/></StgValue>
</operation>

<operation id="4244" st_id="137" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1740 %mul_1_27_3_1 = fmul i32 %input_val_143, i32 %weight_val_41_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_1"/></StgValue>
</operation>

<operation id="4245" st_id="137" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1742 %mul_1_27_3_2 = fmul i32 %input_val_148, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_2"/></StgValue>
</operation>

<operation id="4246" st_id="137" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1744 %mul_1_27_3_3 = fmul i32 %input_val_153, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_3"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="4247" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:266 %input_val_158 = bitcast i32 %INPUT_r_addr_read_127

]]></Node>
<StgValue><ssdm name="input_val_158"/></StgValue>
</operation>

<operation id="4248" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:267 %INPUT_r_addr_read_128 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_128"/></StgValue>
</operation>

<operation id="4249" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:829 %sum_244 = fadd i32 %sum_243, i32 %mul_1_9_3_4

]]></Node>
<StgValue><ssdm name="sum_244"/></StgValue>
</operation>

<operation id="4250" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:880 %sum_269 = fadd i32 %sum_268, i32 %mul_1_10_3_4

]]></Node>
<StgValue><ssdm name="sum_269"/></StgValue>
</operation>

<operation id="4251" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:931 %sum_294 = fadd i32 %sum_293, i32 %mul_1_11_3_4

]]></Node>
<StgValue><ssdm name="sum_294"/></StgValue>
</operation>

<operation id="4252" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:982 %sum_319 = fadd i32 %sum_318, i32 %mul_1_12_3_4

]]></Node>
<StgValue><ssdm name="sum_319"/></StgValue>
</operation>

<operation id="4253" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1031 %sum_343 = fadd i32 %sum_342, i32 %mul_1_13_3_3

]]></Node>
<StgValue><ssdm name="sum_343"/></StgValue>
</operation>

<operation id="4254" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1082 %sum_368 = fadd i32 %sum_367, i32 %mul_1_14_3_3

]]></Node>
<StgValue><ssdm name="sum_368"/></StgValue>
</operation>

<operation id="4255" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1133 %sum_393 = fadd i32 %sum_392, i32 %mul_1_15_3_3

]]></Node>
<StgValue><ssdm name="sum_393"/></StgValue>
</operation>

<operation id="4256" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1184 %sum_418 = fadd i32 %sum_417, i32 %mul_1_16_3_3

]]></Node>
<StgValue><ssdm name="sum_418"/></StgValue>
</operation>

<operation id="4257" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1233 %sum_442 = fadd i32 %sum_441, i32 %mul_1_17_3_2

]]></Node>
<StgValue><ssdm name="sum_442"/></StgValue>
</operation>

<operation id="4258" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1284 %sum_467 = fadd i32 %sum_466, i32 %mul_1_18_3_2

]]></Node>
<StgValue><ssdm name="sum_467"/></StgValue>
</operation>

<operation id="4259" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1335 %sum_492 = fadd i32 %sum_491, i32 %mul_1_19_3_2

]]></Node>
<StgValue><ssdm name="sum_492"/></StgValue>
</operation>

<operation id="4260" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1386 %sum_517 = fadd i32 %sum_516, i32 %mul_1_20_3_2

]]></Node>
<StgValue><ssdm name="sum_517"/></StgValue>
</operation>

<operation id="4261" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1435 %sum_541 = fadd i32 %sum_540, i32 %mul_1_21_3_1

]]></Node>
<StgValue><ssdm name="sum_541"/></StgValue>
</operation>

<operation id="4262" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1486 %sum_566 = fadd i32 %sum_565, i32 %mul_1_22_3_1

]]></Node>
<StgValue><ssdm name="sum_566"/></StgValue>
</operation>

<operation id="4263" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1537 %sum_591 = fadd i32 %sum_590, i32 %mul_1_23_3_1

]]></Node>
<StgValue><ssdm name="sum_591"/></StgValue>
</operation>

<operation id="4264" st_id="138" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1588 %sum_616 = fadd i32 %sum_615, i32 %mul_1_24_3_1

]]></Node>
<StgValue><ssdm name="sum_616"/></StgValue>
</operation>

<operation id="4265" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1637 %sum_640 = fadd i32 %sum_639, i32 %mul_1_25_3

]]></Node>
<StgValue><ssdm name="sum_640"/></StgValue>
</operation>

<operation id="4266" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1644 %mul_1_25_3_4 = fmul i32 %input_val_148, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_25_3_4"/></StgValue>
</operation>

<operation id="4267" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1688 %sum_665 = fadd i32 %sum_664, i32 %mul_1_26_3

]]></Node>
<StgValue><ssdm name="sum_665"/></StgValue>
</operation>

<operation id="4268" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1693 %mul_1_26_3_3 = fmul i32 %input_val_148, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_3"/></StgValue>
</operation>

<operation id="4269" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1695 %mul_1_26_3_4 = fmul i32 %input_val_153, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_4"/></StgValue>
</operation>

<operation id="4270" st_id="138" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1739 %sum_690 = fadd i32 %sum_689, i32 %mul_1_27_3

]]></Node>
<StgValue><ssdm name="sum_690"/></StgValue>
</operation>

<operation id="4271" st_id="138" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1742 %mul_1_27_3_2 = fmul i32 %input_val_148, i32 %weight_val_42_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_2"/></StgValue>
</operation>

<operation id="4272" st_id="138" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1744 %mul_1_27_3_3 = fmul i32 %input_val_153, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_3"/></StgValue>
</operation>

<operation id="4273" st_id="138" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1746 %mul_1_27_3_4 = fmul i32 %input_val_158, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="4274" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:268 %input_val_20 = bitcast i32 %INPUT_r_addr_read_128

]]></Node>
<StgValue><ssdm name="input_val_20"/></StgValue>
</operation>

<operation id="4275" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:269 %INPUT_r_addr_read_129 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_129"/></StgValue>
</operation>

<operation id="4276" st_id="139" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:371 %mul_1_34 = fmul i32 %input_val_20, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_34"/></StgValue>
</operation>

<operation id="4277" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:880 %sum_269 = fadd i32 %sum_268, i32 %mul_1_10_3_4

]]></Node>
<StgValue><ssdm name="sum_269"/></StgValue>
</operation>

<operation id="4278" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:931 %sum_294 = fadd i32 %sum_293, i32 %mul_1_11_3_4

]]></Node>
<StgValue><ssdm name="sum_294"/></StgValue>
</operation>

<operation id="4279" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:982 %sum_319 = fadd i32 %sum_318, i32 %mul_1_12_3_4

]]></Node>
<StgValue><ssdm name="sum_319"/></StgValue>
</operation>

<operation id="4280" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1033 %sum_344 = fadd i32 %sum_343, i32 %mul_1_13_3_4

]]></Node>
<StgValue><ssdm name="sum_344"/></StgValue>
</operation>

<operation id="4281" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1082 %sum_368 = fadd i32 %sum_367, i32 %mul_1_14_3_3

]]></Node>
<StgValue><ssdm name="sum_368"/></StgValue>
</operation>

<operation id="4282" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1133 %sum_393 = fadd i32 %sum_392, i32 %mul_1_15_3_3

]]></Node>
<StgValue><ssdm name="sum_393"/></StgValue>
</operation>

<operation id="4283" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1184 %sum_418 = fadd i32 %sum_417, i32 %mul_1_16_3_3

]]></Node>
<StgValue><ssdm name="sum_418"/></StgValue>
</operation>

<operation id="4284" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1235 %sum_443 = fadd i32 %sum_442, i32 %mul_1_17_3_3

]]></Node>
<StgValue><ssdm name="sum_443"/></StgValue>
</operation>

<operation id="4285" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1284 %sum_467 = fadd i32 %sum_466, i32 %mul_1_18_3_2

]]></Node>
<StgValue><ssdm name="sum_467"/></StgValue>
</operation>

<operation id="4286" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1335 %sum_492 = fadd i32 %sum_491, i32 %mul_1_19_3_2

]]></Node>
<StgValue><ssdm name="sum_492"/></StgValue>
</operation>

<operation id="4287" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1386 %sum_517 = fadd i32 %sum_516, i32 %mul_1_20_3_2

]]></Node>
<StgValue><ssdm name="sum_517"/></StgValue>
</operation>

<operation id="4288" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1437 %sum_542 = fadd i32 %sum_541, i32 %mul_1_21_3_2

]]></Node>
<StgValue><ssdm name="sum_542"/></StgValue>
</operation>

<operation id="4289" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1486 %sum_566 = fadd i32 %sum_565, i32 %mul_1_22_3_1

]]></Node>
<StgValue><ssdm name="sum_566"/></StgValue>
</operation>

<operation id="4290" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1537 %sum_591 = fadd i32 %sum_590, i32 %mul_1_23_3_1

]]></Node>
<StgValue><ssdm name="sum_591"/></StgValue>
</operation>

<operation id="4291" st_id="139" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1588 %sum_616 = fadd i32 %sum_615, i32 %mul_1_24_3_1

]]></Node>
<StgValue><ssdm name="sum_616"/></StgValue>
</operation>

<operation id="4292" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1639 %sum_641 = fadd i32 %sum_640, i32 %mul_1_25_3_1

]]></Node>
<StgValue><ssdm name="sum_641"/></StgValue>
</operation>

<operation id="4293" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1688 %sum_665 = fadd i32 %sum_664, i32 %mul_1_26_3

]]></Node>
<StgValue><ssdm name="sum_665"/></StgValue>
</operation>

<operation id="4294" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1695 %mul_1_26_3_4 = fmul i32 %input_val_153, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_26_3_4"/></StgValue>
</operation>

<operation id="4295" st_id="139" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1739 %sum_690 = fadd i32 %sum_689, i32 %mul_1_27_3

]]></Node>
<StgValue><ssdm name="sum_690"/></StgValue>
</operation>

<operation id="4296" st_id="139" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1744 %mul_1_27_3_3 = fmul i32 %input_val_153, i32 %weight_val_43_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_3"/></StgValue>
</operation>

<operation id="4297" st_id="139" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1746 %mul_1_27_3_4 = fmul i32 %input_val_158, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="4298" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:270 %input_val_21 = bitcast i32 %INPUT_r_addr_read_129

]]></Node>
<StgValue><ssdm name="input_val_21"/></StgValue>
</operation>

<operation id="4299" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:271 %INPUT_r_addr_read_130 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_130"/></StgValue>
</operation>

<operation id="4300" st_id="140" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:371 %mul_1_34 = fmul i32 %input_val_20, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_34"/></StgValue>
</operation>

<operation id="4301" st_id="140" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:373 %mul_1_41219_1 = fmul i32 %input_val_21, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_1"/></StgValue>
</operation>

<operation id="4302" st_id="140" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:422 %mul_1_1_4 = fmul i32 %input_val_21, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="4303" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:931 %sum_294 = fadd i32 %sum_293, i32 %mul_1_11_3_4

]]></Node>
<StgValue><ssdm name="sum_294"/></StgValue>
</operation>

<operation id="4304" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:982 %sum_319 = fadd i32 %sum_318, i32 %mul_1_12_3_4

]]></Node>
<StgValue><ssdm name="sum_319"/></StgValue>
</operation>

<operation id="4305" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1033 %sum_344 = fadd i32 %sum_343, i32 %mul_1_13_3_4

]]></Node>
<StgValue><ssdm name="sum_344"/></StgValue>
</operation>

<operation id="4306" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1084 %sum_369 = fadd i32 %sum_368, i32 %mul_1_14_3_4

]]></Node>
<StgValue><ssdm name="sum_369"/></StgValue>
</operation>

<operation id="4307" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1133 %sum_393 = fadd i32 %sum_392, i32 %mul_1_15_3_3

]]></Node>
<StgValue><ssdm name="sum_393"/></StgValue>
</operation>

<operation id="4308" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1184 %sum_418 = fadd i32 %sum_417, i32 %mul_1_16_3_3

]]></Node>
<StgValue><ssdm name="sum_418"/></StgValue>
</operation>

<operation id="4309" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1235 %sum_443 = fadd i32 %sum_442, i32 %mul_1_17_3_3

]]></Node>
<StgValue><ssdm name="sum_443"/></StgValue>
</operation>

<operation id="4310" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1286 %sum_468 = fadd i32 %sum_467, i32 %mul_1_18_3_3

]]></Node>
<StgValue><ssdm name="sum_468"/></StgValue>
</operation>

<operation id="4311" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1335 %sum_492 = fadd i32 %sum_491, i32 %mul_1_19_3_2

]]></Node>
<StgValue><ssdm name="sum_492"/></StgValue>
</operation>

<operation id="4312" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1386 %sum_517 = fadd i32 %sum_516, i32 %mul_1_20_3_2

]]></Node>
<StgValue><ssdm name="sum_517"/></StgValue>
</operation>

<operation id="4313" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1437 %sum_542 = fadd i32 %sum_541, i32 %mul_1_21_3_2

]]></Node>
<StgValue><ssdm name="sum_542"/></StgValue>
</operation>

<operation id="4314" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1488 %sum_567 = fadd i32 %sum_566, i32 %mul_1_22_3_2

]]></Node>
<StgValue><ssdm name="sum_567"/></StgValue>
</operation>

<operation id="4315" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1537 %sum_591 = fadd i32 %sum_590, i32 %mul_1_23_3_1

]]></Node>
<StgValue><ssdm name="sum_591"/></StgValue>
</operation>

<operation id="4316" st_id="140" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1588 %sum_616 = fadd i32 %sum_615, i32 %mul_1_24_3_1

]]></Node>
<StgValue><ssdm name="sum_616"/></StgValue>
</operation>

<operation id="4317" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1639 %sum_641 = fadd i32 %sum_640, i32 %mul_1_25_3_1

]]></Node>
<StgValue><ssdm name="sum_641"/></StgValue>
</operation>

<operation id="4318" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1690 %sum_666 = fadd i32 %sum_665, i32 %mul_1_26_3_1

]]></Node>
<StgValue><ssdm name="sum_666"/></StgValue>
</operation>

<operation id="4319" st_id="140" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1739 %sum_690 = fadd i32 %sum_689, i32 %mul_1_27_3

]]></Node>
<StgValue><ssdm name="sum_690"/></StgValue>
</operation>

<operation id="4320" st_id="140" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1746 %mul_1_27_3_4 = fmul i32 %input_val_158, i32 %weight_val_44_read

]]></Node>
<StgValue><ssdm name="mul_1_27_3_4"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="4321" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:272 %input_val_22 = bitcast i32 %INPUT_r_addr_read_130

]]></Node>
<StgValue><ssdm name="input_val_22"/></StgValue>
</operation>

<operation id="4322" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:273 %INPUT_r_addr_read_131 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_131"/></StgValue>
</operation>

<operation id="4323" st_id="141" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:371 %mul_1_34 = fmul i32 %input_val_20, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_34"/></StgValue>
</operation>

<operation id="4324" st_id="141" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:373 %mul_1_41219_1 = fmul i32 %input_val_21, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_1"/></StgValue>
</operation>

<operation id="4325" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:375 %mul_1_41219_2 = fmul i32 %input_val_22, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_2"/></StgValue>
</operation>

<operation id="4326" st_id="141" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:422 %mul_1_1_4 = fmul i32 %input_val_21, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="4327" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:424 %mul_1_1_4_1 = fmul i32 %input_val_22, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_1"/></StgValue>
</operation>

<operation id="4328" st_id="141" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:473 %mul_1_2_4 = fmul i32 %input_val_22, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="4329" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:982 %sum_319 = fadd i32 %sum_318, i32 %mul_1_12_3_4

]]></Node>
<StgValue><ssdm name="sum_319"/></StgValue>
</operation>

<operation id="4330" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1033 %sum_344 = fadd i32 %sum_343, i32 %mul_1_13_3_4

]]></Node>
<StgValue><ssdm name="sum_344"/></StgValue>
</operation>

<operation id="4331" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1084 %sum_369 = fadd i32 %sum_368, i32 %mul_1_14_3_4

]]></Node>
<StgValue><ssdm name="sum_369"/></StgValue>
</operation>

<operation id="4332" st_id="141" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1135 %sum_394 = fadd i32 %sum_393, i32 %mul_1_15_3_4

]]></Node>
<StgValue><ssdm name="sum_394"/></StgValue>
</operation>

<operation id="4333" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1184 %sum_418 = fadd i32 %sum_417, i32 %mul_1_16_3_3

]]></Node>
<StgValue><ssdm name="sum_418"/></StgValue>
</operation>

<operation id="4334" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1235 %sum_443 = fadd i32 %sum_442, i32 %mul_1_17_3_3

]]></Node>
<StgValue><ssdm name="sum_443"/></StgValue>
</operation>

<operation id="4335" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1286 %sum_468 = fadd i32 %sum_467, i32 %mul_1_18_3_3

]]></Node>
<StgValue><ssdm name="sum_468"/></StgValue>
</operation>

<operation id="4336" st_id="141" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1337 %sum_493 = fadd i32 %sum_492, i32 %mul_1_19_3_3

]]></Node>
<StgValue><ssdm name="sum_493"/></StgValue>
</operation>

<operation id="4337" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1386 %sum_517 = fadd i32 %sum_516, i32 %mul_1_20_3_2

]]></Node>
<StgValue><ssdm name="sum_517"/></StgValue>
</operation>

<operation id="4338" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1437 %sum_542 = fadd i32 %sum_541, i32 %mul_1_21_3_2

]]></Node>
<StgValue><ssdm name="sum_542"/></StgValue>
</operation>

<operation id="4339" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1488 %sum_567 = fadd i32 %sum_566, i32 %mul_1_22_3_2

]]></Node>
<StgValue><ssdm name="sum_567"/></StgValue>
</operation>

<operation id="4340" st_id="141" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1539 %sum_592 = fadd i32 %sum_591, i32 %mul_1_23_3_2

]]></Node>
<StgValue><ssdm name="sum_592"/></StgValue>
</operation>

<operation id="4341" st_id="141" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1588 %sum_616 = fadd i32 %sum_615, i32 %mul_1_24_3_1

]]></Node>
<StgValue><ssdm name="sum_616"/></StgValue>
</operation>

<operation id="4342" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1639 %sum_641 = fadd i32 %sum_640, i32 %mul_1_25_3_1

]]></Node>
<StgValue><ssdm name="sum_641"/></StgValue>
</operation>

<operation id="4343" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1690 %sum_666 = fadd i32 %sum_665, i32 %mul_1_26_3_1

]]></Node>
<StgValue><ssdm name="sum_666"/></StgValue>
</operation>

<operation id="4344" st_id="141" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1741 %sum_691 = fadd i32 %sum_690, i32 %mul_1_27_3_1

]]></Node>
<StgValue><ssdm name="sum_691"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="4345" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:274 %input_val_23 = bitcast i32 %INPUT_r_addr_read_131

]]></Node>
<StgValue><ssdm name="input_val_23"/></StgValue>
</operation>

<operation id="4346" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:275 %INPUT_r_addr_read_132 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_132"/></StgValue>
</operation>

<operation id="4347" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:372 %sum_20 = fadd i32 %sum_19, i32 %mul_1_34

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="4348" st_id="142" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:373 %mul_1_41219_1 = fmul i32 %input_val_21, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_1"/></StgValue>
</operation>

<operation id="4349" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:375 %mul_1_41219_2 = fmul i32 %input_val_22, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_2"/></StgValue>
</operation>

<operation id="4350" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:377 %mul_1_41219_3 = fmul i32 %input_val_23, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_3"/></StgValue>
</operation>

<operation id="4351" st_id="142" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:422 %mul_1_1_4 = fmul i32 %input_val_21, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4"/></StgValue>
</operation>

<operation id="4352" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:424 %mul_1_1_4_1 = fmul i32 %input_val_22, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_1"/></StgValue>
</operation>

<operation id="4353" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:426 %mul_1_1_4_2 = fmul i32 %input_val_23, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_2"/></StgValue>
</operation>

<operation id="4354" st_id="142" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:473 %mul_1_2_4 = fmul i32 %input_val_22, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="4355" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:475 %mul_1_2_4_1 = fmul i32 %input_val_23, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_1"/></StgValue>
</operation>

<operation id="4356" st_id="142" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:524 %mul_1_3_4 = fmul i32 %input_val_23, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="4357" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1033 %sum_344 = fadd i32 %sum_343, i32 %mul_1_13_3_4

]]></Node>
<StgValue><ssdm name="sum_344"/></StgValue>
</operation>

<operation id="4358" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1084 %sum_369 = fadd i32 %sum_368, i32 %mul_1_14_3_4

]]></Node>
<StgValue><ssdm name="sum_369"/></StgValue>
</operation>

<operation id="4359" st_id="142" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1135 %sum_394 = fadd i32 %sum_393, i32 %mul_1_15_3_4

]]></Node>
<StgValue><ssdm name="sum_394"/></StgValue>
</operation>

<operation id="4360" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1186 %sum_419 = fadd i32 %sum_418, i32 %mul_1_16_3_4

]]></Node>
<StgValue><ssdm name="sum_419"/></StgValue>
</operation>

<operation id="4361" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1235 %sum_443 = fadd i32 %sum_442, i32 %mul_1_17_3_3

]]></Node>
<StgValue><ssdm name="sum_443"/></StgValue>
</operation>

<operation id="4362" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1286 %sum_468 = fadd i32 %sum_467, i32 %mul_1_18_3_3

]]></Node>
<StgValue><ssdm name="sum_468"/></StgValue>
</operation>

<operation id="4363" st_id="142" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1337 %sum_493 = fadd i32 %sum_492, i32 %mul_1_19_3_3

]]></Node>
<StgValue><ssdm name="sum_493"/></StgValue>
</operation>

<operation id="4364" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1388 %sum_518 = fadd i32 %sum_517, i32 %mul_1_20_3_3

]]></Node>
<StgValue><ssdm name="sum_518"/></StgValue>
</operation>

<operation id="4365" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1437 %sum_542 = fadd i32 %sum_541, i32 %mul_1_21_3_2

]]></Node>
<StgValue><ssdm name="sum_542"/></StgValue>
</operation>

<operation id="4366" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1488 %sum_567 = fadd i32 %sum_566, i32 %mul_1_22_3_2

]]></Node>
<StgValue><ssdm name="sum_567"/></StgValue>
</operation>

<operation id="4367" st_id="142" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1539 %sum_592 = fadd i32 %sum_591, i32 %mul_1_23_3_2

]]></Node>
<StgValue><ssdm name="sum_592"/></StgValue>
</operation>

<operation id="4368" st_id="142" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1590 %sum_617 = fadd i32 %sum_616, i32 %mul_1_24_3_2

]]></Node>
<StgValue><ssdm name="sum_617"/></StgValue>
</operation>

<operation id="4369" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1639 %sum_641 = fadd i32 %sum_640, i32 %mul_1_25_3_1

]]></Node>
<StgValue><ssdm name="sum_641"/></StgValue>
</operation>

<operation id="4370" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1690 %sum_666 = fadd i32 %sum_665, i32 %mul_1_26_3_1

]]></Node>
<StgValue><ssdm name="sum_666"/></StgValue>
</operation>

<operation id="4371" st_id="142" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1741 %sum_691 = fadd i32 %sum_690, i32 %mul_1_27_3_1

]]></Node>
<StgValue><ssdm name="sum_691"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="4372" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:276 %input_val_24 = bitcast i32 %INPUT_r_addr_read_132

]]></Node>
<StgValue><ssdm name="input_val_24"/></StgValue>
</operation>

<operation id="4373" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:277 %INPUT_r_addr_read_133 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_133"/></StgValue>
</operation>

<operation id="4374" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:372 %sum_20 = fadd i32 %sum_19, i32 %mul_1_34

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="4375" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:375 %mul_1_41219_2 = fmul i32 %input_val_22, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_2"/></StgValue>
</operation>

<operation id="4376" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:377 %mul_1_41219_3 = fmul i32 %input_val_23, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_3"/></StgValue>
</operation>

<operation id="4377" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:379 %mul_1_41219_4 = fmul i32 %input_val_24, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_4"/></StgValue>
</operation>

<operation id="4378" st_id="143" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:423 %sum_45 = fadd i32 %sum_44, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="4379" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:424 %mul_1_1_4_1 = fmul i32 %input_val_22, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_1"/></StgValue>
</operation>

<operation id="4380" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:426 %mul_1_1_4_2 = fmul i32 %input_val_23, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_2"/></StgValue>
</operation>

<operation id="4381" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:428 %mul_1_1_4_3 = fmul i32 %input_val_24, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_3"/></StgValue>
</operation>

<operation id="4382" st_id="143" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:473 %mul_1_2_4 = fmul i32 %input_val_22, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4"/></StgValue>
</operation>

<operation id="4383" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:475 %mul_1_2_4_1 = fmul i32 %input_val_23, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_1"/></StgValue>
</operation>

<operation id="4384" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:477 %mul_1_2_4_2 = fmul i32 %input_val_24, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_2"/></StgValue>
</operation>

<operation id="4385" st_id="143" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:524 %mul_1_3_4 = fmul i32 %input_val_23, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="4386" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:526 %mul_1_3_4_1 = fmul i32 %input_val_24, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_1"/></StgValue>
</operation>

<operation id="4387" st_id="143" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:575 %mul_1_4_4 = fmul i32 %input_val_24, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="4388" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1084 %sum_369 = fadd i32 %sum_368, i32 %mul_1_14_3_4

]]></Node>
<StgValue><ssdm name="sum_369"/></StgValue>
</operation>

<operation id="4389" st_id="143" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1135 %sum_394 = fadd i32 %sum_393, i32 %mul_1_15_3_4

]]></Node>
<StgValue><ssdm name="sum_394"/></StgValue>
</operation>

<operation id="4390" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1186 %sum_419 = fadd i32 %sum_418, i32 %mul_1_16_3_4

]]></Node>
<StgValue><ssdm name="sum_419"/></StgValue>
</operation>

<operation id="4391" st_id="143" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1237 %sum_444 = fadd i32 %sum_443, i32 %mul_1_17_3_4

]]></Node>
<StgValue><ssdm name="sum_444"/></StgValue>
</operation>

<operation id="4392" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1286 %sum_468 = fadd i32 %sum_467, i32 %mul_1_18_3_3

]]></Node>
<StgValue><ssdm name="sum_468"/></StgValue>
</operation>

<operation id="4393" st_id="143" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1337 %sum_493 = fadd i32 %sum_492, i32 %mul_1_19_3_3

]]></Node>
<StgValue><ssdm name="sum_493"/></StgValue>
</operation>

<operation id="4394" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1388 %sum_518 = fadd i32 %sum_517, i32 %mul_1_20_3_3

]]></Node>
<StgValue><ssdm name="sum_518"/></StgValue>
</operation>

<operation id="4395" st_id="143" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1439 %sum_543 = fadd i32 %sum_542, i32 %mul_1_21_3_3

]]></Node>
<StgValue><ssdm name="sum_543"/></StgValue>
</operation>

<operation id="4396" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1488 %sum_567 = fadd i32 %sum_566, i32 %mul_1_22_3_2

]]></Node>
<StgValue><ssdm name="sum_567"/></StgValue>
</operation>

<operation id="4397" st_id="143" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1539 %sum_592 = fadd i32 %sum_591, i32 %mul_1_23_3_2

]]></Node>
<StgValue><ssdm name="sum_592"/></StgValue>
</operation>

<operation id="4398" st_id="143" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1590 %sum_617 = fadd i32 %sum_616, i32 %mul_1_24_3_2

]]></Node>
<StgValue><ssdm name="sum_617"/></StgValue>
</operation>

<operation id="4399" st_id="143" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1641 %sum_642 = fadd i32 %sum_641, i32 %mul_1_25_3_2

]]></Node>
<StgValue><ssdm name="sum_642"/></StgValue>
</operation>

<operation id="4400" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1690 %sum_666 = fadd i32 %sum_665, i32 %mul_1_26_3_1

]]></Node>
<StgValue><ssdm name="sum_666"/></StgValue>
</operation>

<operation id="4401" st_id="143" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1741 %sum_691 = fadd i32 %sum_690, i32 %mul_1_27_3_1

]]></Node>
<StgValue><ssdm name="sum_691"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="4402" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:278 %input_val_29 = bitcast i32 %INPUT_r_addr_read_133

]]></Node>
<StgValue><ssdm name="input_val_29"/></StgValue>
</operation>

<operation id="4403" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:279 %INPUT_r_addr_read_134 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_134"/></StgValue>
</operation>

<operation id="4404" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:372 %sum_20 = fadd i32 %sum_19, i32 %mul_1_34

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="4405" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:377 %mul_1_41219_3 = fmul i32 %input_val_23, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_3"/></StgValue>
</operation>

<operation id="4406" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:379 %mul_1_41219_4 = fmul i32 %input_val_24, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_4"/></StgValue>
</operation>

<operation id="4407" st_id="144" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:423 %sum_45 = fadd i32 %sum_44, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="4408" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:426 %mul_1_1_4_2 = fmul i32 %input_val_23, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_2"/></StgValue>
</operation>

<operation id="4409" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:428 %mul_1_1_4_3 = fmul i32 %input_val_24, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_3"/></StgValue>
</operation>

<operation id="4410" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:430 %mul_1_1_4_4 = fmul i32 %input_val_29, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_4"/></StgValue>
</operation>

<operation id="4411" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:474 %sum_70 = fadd i32 %sum_69, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="sum_70"/></StgValue>
</operation>

<operation id="4412" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:475 %mul_1_2_4_1 = fmul i32 %input_val_23, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_1"/></StgValue>
</operation>

<operation id="4413" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:477 %mul_1_2_4_2 = fmul i32 %input_val_24, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_2"/></StgValue>
</operation>

<operation id="4414" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:479 %mul_1_2_4_3 = fmul i32 %input_val_29, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_3"/></StgValue>
</operation>

<operation id="4415" st_id="144" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:524 %mul_1_3_4 = fmul i32 %input_val_23, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4"/></StgValue>
</operation>

<operation id="4416" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:526 %mul_1_3_4_1 = fmul i32 %input_val_24, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_1"/></StgValue>
</operation>

<operation id="4417" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:528 %mul_1_3_4_2 = fmul i32 %input_val_29, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_2"/></StgValue>
</operation>

<operation id="4418" st_id="144" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:575 %mul_1_4_4 = fmul i32 %input_val_24, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="4419" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:577 %mul_1_4_4_1 = fmul i32 %input_val_29, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_1"/></StgValue>
</operation>

<operation id="4420" st_id="144" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:626 %mul_1_5_4 = fmul i32 %input_val_29, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="4421" st_id="144" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1135 %sum_394 = fadd i32 %sum_393, i32 %mul_1_15_3_4

]]></Node>
<StgValue><ssdm name="sum_394"/></StgValue>
</operation>

<operation id="4422" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1186 %sum_419 = fadd i32 %sum_418, i32 %mul_1_16_3_4

]]></Node>
<StgValue><ssdm name="sum_419"/></StgValue>
</operation>

<operation id="4423" st_id="144" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1237 %sum_444 = fadd i32 %sum_443, i32 %mul_1_17_3_4

]]></Node>
<StgValue><ssdm name="sum_444"/></StgValue>
</operation>

<operation id="4424" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1288 %sum_469 = fadd i32 %sum_468, i32 %mul_1_18_3_4

]]></Node>
<StgValue><ssdm name="sum_469"/></StgValue>
</operation>

<operation id="4425" st_id="144" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1337 %sum_493 = fadd i32 %sum_492, i32 %mul_1_19_3_3

]]></Node>
<StgValue><ssdm name="sum_493"/></StgValue>
</operation>

<operation id="4426" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1388 %sum_518 = fadd i32 %sum_517, i32 %mul_1_20_3_3

]]></Node>
<StgValue><ssdm name="sum_518"/></StgValue>
</operation>

<operation id="4427" st_id="144" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1439 %sum_543 = fadd i32 %sum_542, i32 %mul_1_21_3_3

]]></Node>
<StgValue><ssdm name="sum_543"/></StgValue>
</operation>

<operation id="4428" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1490 %sum_568 = fadd i32 %sum_567, i32 %mul_1_22_3_3

]]></Node>
<StgValue><ssdm name="sum_568"/></StgValue>
</operation>

<operation id="4429" st_id="144" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1539 %sum_592 = fadd i32 %sum_591, i32 %mul_1_23_3_2

]]></Node>
<StgValue><ssdm name="sum_592"/></StgValue>
</operation>

<operation id="4430" st_id="144" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1590 %sum_617 = fadd i32 %sum_616, i32 %mul_1_24_3_2

]]></Node>
<StgValue><ssdm name="sum_617"/></StgValue>
</operation>

<operation id="4431" st_id="144" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1641 %sum_642 = fadd i32 %sum_641, i32 %mul_1_25_3_2

]]></Node>
<StgValue><ssdm name="sum_642"/></StgValue>
</operation>

<operation id="4432" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1692 %sum_667 = fadd i32 %sum_666, i32 %mul_1_26_3_2

]]></Node>
<StgValue><ssdm name="sum_667"/></StgValue>
</operation>

<operation id="4433" st_id="144" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1741 %sum_691 = fadd i32 %sum_690, i32 %mul_1_27_3_1

]]></Node>
<StgValue><ssdm name="sum_691"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="4434" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:280 %input_val_34 = bitcast i32 %INPUT_r_addr_read_134

]]></Node>
<StgValue><ssdm name="input_val_34"/></StgValue>
</operation>

<operation id="4435" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:281 %INPUT_r_addr_read_135 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_135"/></StgValue>
</operation>

<operation id="4436" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:372 %sum_20 = fadd i32 %sum_19, i32 %mul_1_34

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>

<operation id="4437" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:379 %mul_1_41219_4 = fmul i32 %input_val_24, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_41219_4"/></StgValue>
</operation>

<operation id="4438" st_id="145" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:423 %sum_45 = fadd i32 %sum_44, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="4439" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:428 %mul_1_1_4_3 = fmul i32 %input_val_24, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_3"/></StgValue>
</operation>

<operation id="4440" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:430 %mul_1_1_4_4 = fmul i32 %input_val_29, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_4"/></StgValue>
</operation>

<operation id="4441" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:474 %sum_70 = fadd i32 %sum_69, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="sum_70"/></StgValue>
</operation>

<operation id="4442" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:477 %mul_1_2_4_2 = fmul i32 %input_val_24, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_2"/></StgValue>
</operation>

<operation id="4443" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:479 %mul_1_2_4_3 = fmul i32 %input_val_29, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_3"/></StgValue>
</operation>

<operation id="4444" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:481 %mul_1_2_4_4 = fmul i32 %input_val_34, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_4"/></StgValue>
</operation>

<operation id="4445" st_id="145" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:525 %sum_95 = fadd i32 %sum_94, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="4446" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:526 %mul_1_3_4_1 = fmul i32 %input_val_24, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_1"/></StgValue>
</operation>

<operation id="4447" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:528 %mul_1_3_4_2 = fmul i32 %input_val_29, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_2"/></StgValue>
</operation>

<operation id="4448" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:530 %mul_1_3_4_3 = fmul i32 %input_val_34, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_3"/></StgValue>
</operation>

<operation id="4449" st_id="145" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:575 %mul_1_4_4 = fmul i32 %input_val_24, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4"/></StgValue>
</operation>

<operation id="4450" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:577 %mul_1_4_4_1 = fmul i32 %input_val_29, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_1"/></StgValue>
</operation>

<operation id="4451" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:579 %mul_1_4_4_2 = fmul i32 %input_val_34, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_2"/></StgValue>
</operation>

<operation id="4452" st_id="145" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:626 %mul_1_5_4 = fmul i32 %input_val_29, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="4453" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:628 %mul_1_5_4_1 = fmul i32 %input_val_34, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_1"/></StgValue>
</operation>

<operation id="4454" st_id="145" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:677 %mul_1_6_4 = fmul i32 %input_val_34, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="4455" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1186 %sum_419 = fadd i32 %sum_418, i32 %mul_1_16_3_4

]]></Node>
<StgValue><ssdm name="sum_419"/></StgValue>
</operation>

<operation id="4456" st_id="145" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1237 %sum_444 = fadd i32 %sum_443, i32 %mul_1_17_3_4

]]></Node>
<StgValue><ssdm name="sum_444"/></StgValue>
</operation>

<operation id="4457" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1288 %sum_469 = fadd i32 %sum_468, i32 %mul_1_18_3_4

]]></Node>
<StgValue><ssdm name="sum_469"/></StgValue>
</operation>

<operation id="4458" st_id="145" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1339 %sum_494 = fadd i32 %sum_493, i32 %mul_1_19_3_4

]]></Node>
<StgValue><ssdm name="sum_494"/></StgValue>
</operation>

<operation id="4459" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1388 %sum_518 = fadd i32 %sum_517, i32 %mul_1_20_3_3

]]></Node>
<StgValue><ssdm name="sum_518"/></StgValue>
</operation>

<operation id="4460" st_id="145" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1439 %sum_543 = fadd i32 %sum_542, i32 %mul_1_21_3_3

]]></Node>
<StgValue><ssdm name="sum_543"/></StgValue>
</operation>

<operation id="4461" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1490 %sum_568 = fadd i32 %sum_567, i32 %mul_1_22_3_3

]]></Node>
<StgValue><ssdm name="sum_568"/></StgValue>
</operation>

<operation id="4462" st_id="145" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1541 %sum_593 = fadd i32 %sum_592, i32 %mul_1_23_3_3

]]></Node>
<StgValue><ssdm name="sum_593"/></StgValue>
</operation>

<operation id="4463" st_id="145" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1590 %sum_617 = fadd i32 %sum_616, i32 %mul_1_24_3_2

]]></Node>
<StgValue><ssdm name="sum_617"/></StgValue>
</operation>

<operation id="4464" st_id="145" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1641 %sum_642 = fadd i32 %sum_641, i32 %mul_1_25_3_2

]]></Node>
<StgValue><ssdm name="sum_642"/></StgValue>
</operation>

<operation id="4465" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1692 %sum_667 = fadd i32 %sum_666, i32 %mul_1_26_3_2

]]></Node>
<StgValue><ssdm name="sum_667"/></StgValue>
</operation>

<operation id="4466" st_id="145" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1743 %sum_692 = fadd i32 %sum_691, i32 %mul_1_27_3_2

]]></Node>
<StgValue><ssdm name="sum_692"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="4467" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:282 %input_val_39 = bitcast i32 %INPUT_r_addr_read_135

]]></Node>
<StgValue><ssdm name="input_val_39"/></StgValue>
</operation>

<operation id="4468" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:283 %INPUT_r_addr_read_136 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_136"/></StgValue>
</operation>

<operation id="4469" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:374 %sum_21 = fadd i32 %sum_20, i32 %mul_1_41219_1

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="4470" st_id="146" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:423 %sum_45 = fadd i32 %sum_44, i32 %mul_1_1_4

]]></Node>
<StgValue><ssdm name="sum_45"/></StgValue>
</operation>

<operation id="4471" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:430 %mul_1_1_4_4 = fmul i32 %input_val_29, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_1_4_4"/></StgValue>
</operation>

<operation id="4472" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:474 %sum_70 = fadd i32 %sum_69, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="sum_70"/></StgValue>
</operation>

<operation id="4473" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:479 %mul_1_2_4_3 = fmul i32 %input_val_29, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_3"/></StgValue>
</operation>

<operation id="4474" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:481 %mul_1_2_4_4 = fmul i32 %input_val_34, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_4"/></StgValue>
</operation>

<operation id="4475" st_id="146" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:525 %sum_95 = fadd i32 %sum_94, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="4476" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:528 %mul_1_3_4_2 = fmul i32 %input_val_29, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_2"/></StgValue>
</operation>

<operation id="4477" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:530 %mul_1_3_4_3 = fmul i32 %input_val_34, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_3"/></StgValue>
</operation>

<operation id="4478" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:532 %mul_1_3_4_4 = fmul i32 %input_val_39, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_4"/></StgValue>
</operation>

<operation id="4479" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:576 %sum_120 = fadd i32 %sum_119, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="sum_120"/></StgValue>
</operation>

<operation id="4480" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:577 %mul_1_4_4_1 = fmul i32 %input_val_29, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_1"/></StgValue>
</operation>

<operation id="4481" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:579 %mul_1_4_4_2 = fmul i32 %input_val_34, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_2"/></StgValue>
</operation>

<operation id="4482" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:581 %mul_1_4_4_3 = fmul i32 %input_val_39, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_3"/></StgValue>
</operation>

<operation id="4483" st_id="146" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:626 %mul_1_5_4 = fmul i32 %input_val_29, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4"/></StgValue>
</operation>

<operation id="4484" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:628 %mul_1_5_4_1 = fmul i32 %input_val_34, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_1"/></StgValue>
</operation>

<operation id="4485" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:630 %mul_1_5_4_2 = fmul i32 %input_val_39, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_2"/></StgValue>
</operation>

<operation id="4486" st_id="146" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:677 %mul_1_6_4 = fmul i32 %input_val_34, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="4487" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:679 %mul_1_6_4_1 = fmul i32 %input_val_39, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_1"/></StgValue>
</operation>

<operation id="4488" st_id="146" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:728 %mul_1_7_4 = fmul i32 %input_val_39, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4489" st_id="146" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1237 %sum_444 = fadd i32 %sum_443, i32 %mul_1_17_3_4

]]></Node>
<StgValue><ssdm name="sum_444"/></StgValue>
</operation>

<operation id="4490" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1288 %sum_469 = fadd i32 %sum_468, i32 %mul_1_18_3_4

]]></Node>
<StgValue><ssdm name="sum_469"/></StgValue>
</operation>

<operation id="4491" st_id="146" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1339 %sum_494 = fadd i32 %sum_493, i32 %mul_1_19_3_4

]]></Node>
<StgValue><ssdm name="sum_494"/></StgValue>
</operation>

<operation id="4492" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1390 %sum_519 = fadd i32 %sum_518, i32 %mul_1_20_3_4

]]></Node>
<StgValue><ssdm name="sum_519"/></StgValue>
</operation>

<operation id="4493" st_id="146" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1439 %sum_543 = fadd i32 %sum_542, i32 %mul_1_21_3_3

]]></Node>
<StgValue><ssdm name="sum_543"/></StgValue>
</operation>

<operation id="4494" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1490 %sum_568 = fadd i32 %sum_567, i32 %mul_1_22_3_3

]]></Node>
<StgValue><ssdm name="sum_568"/></StgValue>
</operation>

<operation id="4495" st_id="146" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1541 %sum_593 = fadd i32 %sum_592, i32 %mul_1_23_3_3

]]></Node>
<StgValue><ssdm name="sum_593"/></StgValue>
</operation>

<operation id="4496" st_id="146" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1592 %sum_618 = fadd i32 %sum_617, i32 %mul_1_24_3_3

]]></Node>
<StgValue><ssdm name="sum_618"/></StgValue>
</operation>

<operation id="4497" st_id="146" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1641 %sum_642 = fadd i32 %sum_641, i32 %mul_1_25_3_2

]]></Node>
<StgValue><ssdm name="sum_642"/></StgValue>
</operation>

<operation id="4498" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1692 %sum_667 = fadd i32 %sum_666, i32 %mul_1_26_3_2

]]></Node>
<StgValue><ssdm name="sum_667"/></StgValue>
</operation>

<operation id="4499" st_id="146" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1743 %sum_692 = fadd i32 %sum_691, i32 %mul_1_27_3_2

]]></Node>
<StgValue><ssdm name="sum_692"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="4500" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:284 %input_val_44 = bitcast i32 %INPUT_r_addr_read_136

]]></Node>
<StgValue><ssdm name="input_val_44"/></StgValue>
</operation>

<operation id="4501" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:285 %INPUT_r_addr_read_137 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_137"/></StgValue>
</operation>

<operation id="4502" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:374 %sum_21 = fadd i32 %sum_20, i32 %mul_1_41219_1

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="4503" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:425 %sum_46 = fadd i32 %sum_45, i32 %mul_1_1_4_1

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="4504" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:474 %sum_70 = fadd i32 %sum_69, i32 %mul_1_2_4

]]></Node>
<StgValue><ssdm name="sum_70"/></StgValue>
</operation>

<operation id="4505" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:481 %mul_1_2_4_4 = fmul i32 %input_val_34, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_2_4_4"/></StgValue>
</operation>

<operation id="4506" st_id="147" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:525 %sum_95 = fadd i32 %sum_94, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="4507" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:530 %mul_1_3_4_3 = fmul i32 %input_val_34, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_3"/></StgValue>
</operation>

<operation id="4508" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:532 %mul_1_3_4_4 = fmul i32 %input_val_39, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_4"/></StgValue>
</operation>

<operation id="4509" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:576 %sum_120 = fadd i32 %sum_119, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="sum_120"/></StgValue>
</operation>

<operation id="4510" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:579 %mul_1_4_4_2 = fmul i32 %input_val_34, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_2"/></StgValue>
</operation>

<operation id="4511" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:581 %mul_1_4_4_3 = fmul i32 %input_val_39, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_3"/></StgValue>
</operation>

<operation id="4512" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:583 %mul_1_4_4_4 = fmul i32 %input_val_44, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_4"/></StgValue>
</operation>

<operation id="4513" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:627 %sum_145 = fadd i32 %sum_144, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="4514" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:628 %mul_1_5_4_1 = fmul i32 %input_val_34, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_1"/></StgValue>
</operation>

<operation id="4515" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:630 %mul_1_5_4_2 = fmul i32 %input_val_39, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_2"/></StgValue>
</operation>

<operation id="4516" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:632 %mul_1_5_4_3 = fmul i32 %input_val_44, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_3"/></StgValue>
</operation>

<operation id="4517" st_id="147" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:677 %mul_1_6_4 = fmul i32 %input_val_34, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4"/></StgValue>
</operation>

<operation id="4518" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:679 %mul_1_6_4_1 = fmul i32 %input_val_39, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_1"/></StgValue>
</operation>

<operation id="4519" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:681 %mul_1_6_4_2 = fmul i32 %input_val_44, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_2"/></StgValue>
</operation>

<operation id="4520" st_id="147" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:728 %mul_1_7_4 = fmul i32 %input_val_39, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4521" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:730 %mul_1_7_4_1 = fmul i32 %input_val_44, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_1"/></StgValue>
</operation>

<operation id="4522" st_id="147" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:779 %mul_1_8_4 = fmul i32 %input_val_44, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4523" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1288 %sum_469 = fadd i32 %sum_468, i32 %mul_1_18_3_4

]]></Node>
<StgValue><ssdm name="sum_469"/></StgValue>
</operation>

<operation id="4524" st_id="147" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1339 %sum_494 = fadd i32 %sum_493, i32 %mul_1_19_3_4

]]></Node>
<StgValue><ssdm name="sum_494"/></StgValue>
</operation>

<operation id="4525" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1390 %sum_519 = fadd i32 %sum_518, i32 %mul_1_20_3_4

]]></Node>
<StgValue><ssdm name="sum_519"/></StgValue>
</operation>

<operation id="4526" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1441 %sum_544 = fadd i32 %sum_543, i32 %mul_1_21_3_4

]]></Node>
<StgValue><ssdm name="sum_544"/></StgValue>
</operation>

<operation id="4527" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1490 %sum_568 = fadd i32 %sum_567, i32 %mul_1_22_3_3

]]></Node>
<StgValue><ssdm name="sum_568"/></StgValue>
</operation>

<operation id="4528" st_id="147" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1541 %sum_593 = fadd i32 %sum_592, i32 %mul_1_23_3_3

]]></Node>
<StgValue><ssdm name="sum_593"/></StgValue>
</operation>

<operation id="4529" st_id="147" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1592 %sum_618 = fadd i32 %sum_617, i32 %mul_1_24_3_3

]]></Node>
<StgValue><ssdm name="sum_618"/></StgValue>
</operation>

<operation id="4530" st_id="147" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1643 %sum_643 = fadd i32 %sum_642, i32 %mul_1_25_3_3

]]></Node>
<StgValue><ssdm name="sum_643"/></StgValue>
</operation>

<operation id="4531" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1692 %sum_667 = fadd i32 %sum_666, i32 %mul_1_26_3_2

]]></Node>
<StgValue><ssdm name="sum_667"/></StgValue>
</operation>

<operation id="4532" st_id="147" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1743 %sum_692 = fadd i32 %sum_691, i32 %mul_1_27_3_2

]]></Node>
<StgValue><ssdm name="sum_692"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="4533" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:286 %input_val_49 = bitcast i32 %INPUT_r_addr_read_137

]]></Node>
<StgValue><ssdm name="input_val_49"/></StgValue>
</operation>

<operation id="4534" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:287 %INPUT_r_addr_read_138 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_138"/></StgValue>
</operation>

<operation id="4535" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:374 %sum_21 = fadd i32 %sum_20, i32 %mul_1_41219_1

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="4536" st_id="148" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:425 %sum_46 = fadd i32 %sum_45, i32 %mul_1_1_4_1

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="4537" st_id="148" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:476 %sum_71 = fadd i32 %sum_70, i32 %mul_1_2_4_1

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="4538" st_id="148" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:525 %sum_95 = fadd i32 %sum_94, i32 %mul_1_3_4

]]></Node>
<StgValue><ssdm name="sum_95"/></StgValue>
</operation>

<operation id="4539" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:532 %mul_1_3_4_4 = fmul i32 %input_val_39, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_3_4_4"/></StgValue>
</operation>

<operation id="4540" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:576 %sum_120 = fadd i32 %sum_119, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="sum_120"/></StgValue>
</operation>

<operation id="4541" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:581 %mul_1_4_4_3 = fmul i32 %input_val_39, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_3"/></StgValue>
</operation>

<operation id="4542" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:583 %mul_1_4_4_4 = fmul i32 %input_val_44, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_4"/></StgValue>
</operation>

<operation id="4543" st_id="148" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:627 %sum_145 = fadd i32 %sum_144, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="4544" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:630 %mul_1_5_4_2 = fmul i32 %input_val_39, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_2"/></StgValue>
</operation>

<operation id="4545" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:632 %mul_1_5_4_3 = fmul i32 %input_val_44, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_3"/></StgValue>
</operation>

<operation id="4546" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:634 %mul_1_5_4_4 = fmul i32 %input_val_49, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_4"/></StgValue>
</operation>

<operation id="4547" st_id="148" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:678 %sum_170 = fadd i32 %sum_169, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4548" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:679 %mul_1_6_4_1 = fmul i32 %input_val_39, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_1"/></StgValue>
</operation>

<operation id="4549" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:681 %mul_1_6_4_2 = fmul i32 %input_val_44, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_2"/></StgValue>
</operation>

<operation id="4550" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:683 %mul_1_6_4_3 = fmul i32 %input_val_49, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_3"/></StgValue>
</operation>

<operation id="4551" st_id="148" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:728 %mul_1_7_4 = fmul i32 %input_val_39, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4"/></StgValue>
</operation>

<operation id="4552" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:730 %mul_1_7_4_1 = fmul i32 %input_val_44, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_1"/></StgValue>
</operation>

<operation id="4553" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:732 %mul_1_7_4_2 = fmul i32 %input_val_49, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_2"/></StgValue>
</operation>

<operation id="4554" st_id="148" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:779 %mul_1_8_4 = fmul i32 %input_val_44, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4555" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:781 %mul_1_8_4_1 = fmul i32 %input_val_49, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_1"/></StgValue>
</operation>

<operation id="4556" st_id="148" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:830 %mul_1_9_4 = fmul i32 %input_val_49, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4"/></StgValue>
</operation>

<operation id="4557" st_id="148" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1339 %sum_494 = fadd i32 %sum_493, i32 %mul_1_19_3_4

]]></Node>
<StgValue><ssdm name="sum_494"/></StgValue>
</operation>

<operation id="4558" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1390 %sum_519 = fadd i32 %sum_518, i32 %mul_1_20_3_4

]]></Node>
<StgValue><ssdm name="sum_519"/></StgValue>
</operation>

<operation id="4559" st_id="148" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1441 %sum_544 = fadd i32 %sum_543, i32 %mul_1_21_3_4

]]></Node>
<StgValue><ssdm name="sum_544"/></StgValue>
</operation>

<operation id="4560" st_id="148" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1492 %sum_569 = fadd i32 %sum_568, i32 %mul_1_22_3_4

]]></Node>
<StgValue><ssdm name="sum_569"/></StgValue>
</operation>

<operation id="4561" st_id="148" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1541 %sum_593 = fadd i32 %sum_592, i32 %mul_1_23_3_3

]]></Node>
<StgValue><ssdm name="sum_593"/></StgValue>
</operation>

<operation id="4562" st_id="148" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1592 %sum_618 = fadd i32 %sum_617, i32 %mul_1_24_3_3

]]></Node>
<StgValue><ssdm name="sum_618"/></StgValue>
</operation>

<operation id="4563" st_id="148" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1643 %sum_643 = fadd i32 %sum_642, i32 %mul_1_25_3_3

]]></Node>
<StgValue><ssdm name="sum_643"/></StgValue>
</operation>

<operation id="4564" st_id="148" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1694 %sum_668 = fadd i32 %sum_667, i32 %mul_1_26_3_3

]]></Node>
<StgValue><ssdm name="sum_668"/></StgValue>
</operation>

<operation id="4565" st_id="148" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1743 %sum_692 = fadd i32 %sum_691, i32 %mul_1_27_3_2

]]></Node>
<StgValue><ssdm name="sum_692"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="4566" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:288 %input_val_54 = bitcast i32 %INPUT_r_addr_read_138

]]></Node>
<StgValue><ssdm name="input_val_54"/></StgValue>
</operation>

<operation id="4567" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:289 %INPUT_r_addr_read_139 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_139"/></StgValue>
</operation>

<operation id="4568" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:374 %sum_21 = fadd i32 %sum_20, i32 %mul_1_41219_1

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>

<operation id="4569" st_id="149" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:425 %sum_46 = fadd i32 %sum_45, i32 %mul_1_1_4_1

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="4570" st_id="149" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:476 %sum_71 = fadd i32 %sum_70, i32 %mul_1_2_4_1

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="4571" st_id="149" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:527 %sum_96 = fadd i32 %sum_95, i32 %mul_1_3_4_1

]]></Node>
<StgValue><ssdm name="sum_96"/></StgValue>
</operation>

<operation id="4572" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:576 %sum_120 = fadd i32 %sum_119, i32 %mul_1_4_4

]]></Node>
<StgValue><ssdm name="sum_120"/></StgValue>
</operation>

<operation id="4573" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:583 %mul_1_4_4_4 = fmul i32 %input_val_44, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_4_4_4"/></StgValue>
</operation>

<operation id="4574" st_id="149" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:627 %sum_145 = fadd i32 %sum_144, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="4575" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:632 %mul_1_5_4_3 = fmul i32 %input_val_44, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_3"/></StgValue>
</operation>

<operation id="4576" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:634 %mul_1_5_4_4 = fmul i32 %input_val_49, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_4"/></StgValue>
</operation>

<operation id="4577" st_id="149" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:678 %sum_170 = fadd i32 %sum_169, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4578" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:681 %mul_1_6_4_2 = fmul i32 %input_val_44, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_2"/></StgValue>
</operation>

<operation id="4579" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:683 %mul_1_6_4_3 = fmul i32 %input_val_49, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_3"/></StgValue>
</operation>

<operation id="4580" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:685 %mul_1_6_4_4 = fmul i32 %input_val_54, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_4"/></StgValue>
</operation>

<operation id="4581" st_id="149" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:729 %sum_195 = fadd i32 %sum_194, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="4582" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:730 %mul_1_7_4_1 = fmul i32 %input_val_44, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_1"/></StgValue>
</operation>

<operation id="4583" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:732 %mul_1_7_4_2 = fmul i32 %input_val_49, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_2"/></StgValue>
</operation>

<operation id="4584" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:734 %mul_1_7_4_3 = fmul i32 %input_val_54, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_3"/></StgValue>
</operation>

<operation id="4585" st_id="149" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:779 %mul_1_8_4 = fmul i32 %input_val_44, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4"/></StgValue>
</operation>

<operation id="4586" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:781 %mul_1_8_4_1 = fmul i32 %input_val_49, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_1"/></StgValue>
</operation>

<operation id="4587" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:783 %mul_1_8_4_2 = fmul i32 %input_val_54, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_2"/></StgValue>
</operation>

<operation id="4588" st_id="149" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:830 %mul_1_9_4 = fmul i32 %input_val_49, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4"/></StgValue>
</operation>

<operation id="4589" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:832 %mul_1_9_4_1 = fmul i32 %input_val_54, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_1"/></StgValue>
</operation>

<operation id="4590" st_id="149" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:881 %mul_1_10_4 = fmul i32 %input_val_54, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4"/></StgValue>
</operation>

<operation id="4591" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1390 %sum_519 = fadd i32 %sum_518, i32 %mul_1_20_3_4

]]></Node>
<StgValue><ssdm name="sum_519"/></StgValue>
</operation>

<operation id="4592" st_id="149" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1441 %sum_544 = fadd i32 %sum_543, i32 %mul_1_21_3_4

]]></Node>
<StgValue><ssdm name="sum_544"/></StgValue>
</operation>

<operation id="4593" st_id="149" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1492 %sum_569 = fadd i32 %sum_568, i32 %mul_1_22_3_4

]]></Node>
<StgValue><ssdm name="sum_569"/></StgValue>
</operation>

<operation id="4594" st_id="149" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1543 %sum_594 = fadd i32 %sum_593, i32 %mul_1_23_3_4

]]></Node>
<StgValue><ssdm name="sum_594"/></StgValue>
</operation>

<operation id="4595" st_id="149" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1592 %sum_618 = fadd i32 %sum_617, i32 %mul_1_24_3_3

]]></Node>
<StgValue><ssdm name="sum_618"/></StgValue>
</operation>

<operation id="4596" st_id="149" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1643 %sum_643 = fadd i32 %sum_642, i32 %mul_1_25_3_3

]]></Node>
<StgValue><ssdm name="sum_643"/></StgValue>
</operation>

<operation id="4597" st_id="149" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1694 %sum_668 = fadd i32 %sum_667, i32 %mul_1_26_3_3

]]></Node>
<StgValue><ssdm name="sum_668"/></StgValue>
</operation>

<operation id="4598" st_id="149" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1745 %sum_693 = fadd i32 %sum_692, i32 %mul_1_27_3_3

]]></Node>
<StgValue><ssdm name="sum_693"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="4599" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:290 %input_val_59 = bitcast i32 %INPUT_r_addr_read_139

]]></Node>
<StgValue><ssdm name="input_val_59"/></StgValue>
</operation>

<operation id="4600" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:291 %INPUT_r_addr_read_140 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_140"/></StgValue>
</operation>

<operation id="4601" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:376 %sum_22 = fadd i32 %sum_21, i32 %mul_1_41219_2

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="4602" st_id="150" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:425 %sum_46 = fadd i32 %sum_45, i32 %mul_1_1_4_1

]]></Node>
<StgValue><ssdm name="sum_46"/></StgValue>
</operation>

<operation id="4603" st_id="150" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:476 %sum_71 = fadd i32 %sum_70, i32 %mul_1_2_4_1

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="4604" st_id="150" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:527 %sum_96 = fadd i32 %sum_95, i32 %mul_1_3_4_1

]]></Node>
<StgValue><ssdm name="sum_96"/></StgValue>
</operation>

<operation id="4605" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:578 %sum_121 = fadd i32 %sum_120, i32 %mul_1_4_4_1

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="4606" st_id="150" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:627 %sum_145 = fadd i32 %sum_144, i32 %mul_1_5_4

]]></Node>
<StgValue><ssdm name="sum_145"/></StgValue>
</operation>

<operation id="4607" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:634 %mul_1_5_4_4 = fmul i32 %input_val_49, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_5_4_4"/></StgValue>
</operation>

<operation id="4608" st_id="150" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:678 %sum_170 = fadd i32 %sum_169, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4609" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:683 %mul_1_6_4_3 = fmul i32 %input_val_49, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_3"/></StgValue>
</operation>

<operation id="4610" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:685 %mul_1_6_4_4 = fmul i32 %input_val_54, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_4"/></StgValue>
</operation>

<operation id="4611" st_id="150" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:729 %sum_195 = fadd i32 %sum_194, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="4612" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:732 %mul_1_7_4_2 = fmul i32 %input_val_49, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_2"/></StgValue>
</operation>

<operation id="4613" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:734 %mul_1_7_4_3 = fmul i32 %input_val_54, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_3"/></StgValue>
</operation>

<operation id="4614" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:736 %mul_1_7_4_4 = fmul i32 %input_val_59, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_4"/></StgValue>
</operation>

<operation id="4615" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:780 %sum_220 = fadd i32 %sum_219, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="sum_220"/></StgValue>
</operation>

<operation id="4616" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:781 %mul_1_8_4_1 = fmul i32 %input_val_49, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_1"/></StgValue>
</operation>

<operation id="4617" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:783 %mul_1_8_4_2 = fmul i32 %input_val_54, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_2"/></StgValue>
</operation>

<operation id="4618" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:785 %mul_1_8_4_3 = fmul i32 %input_val_59, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_3"/></StgValue>
</operation>

<operation id="4619" st_id="150" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:830 %mul_1_9_4 = fmul i32 %input_val_49, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4"/></StgValue>
</operation>

<operation id="4620" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:832 %mul_1_9_4_1 = fmul i32 %input_val_54, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_1"/></StgValue>
</operation>

<operation id="4621" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:834 %mul_1_9_4_2 = fmul i32 %input_val_59, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_2"/></StgValue>
</operation>

<operation id="4622" st_id="150" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:881 %mul_1_10_4 = fmul i32 %input_val_54, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4"/></StgValue>
</operation>

<operation id="4623" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:883 %mul_1_10_4_1 = fmul i32 %input_val_59, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_1"/></StgValue>
</operation>

<operation id="4624" st_id="150" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:932 %mul_1_11_4 = fmul i32 %input_val_59, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4"/></StgValue>
</operation>

<operation id="4625" st_id="150" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1441 %sum_544 = fadd i32 %sum_543, i32 %mul_1_21_3_4

]]></Node>
<StgValue><ssdm name="sum_544"/></StgValue>
</operation>

<operation id="4626" st_id="150" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1492 %sum_569 = fadd i32 %sum_568, i32 %mul_1_22_3_4

]]></Node>
<StgValue><ssdm name="sum_569"/></StgValue>
</operation>

<operation id="4627" st_id="150" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1543 %sum_594 = fadd i32 %sum_593, i32 %mul_1_23_3_4

]]></Node>
<StgValue><ssdm name="sum_594"/></StgValue>
</operation>

<operation id="4628" st_id="150" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1594 %sum_619 = fadd i32 %sum_618, i32 %mul_1_24_3_4

]]></Node>
<StgValue><ssdm name="sum_619"/></StgValue>
</operation>

<operation id="4629" st_id="150" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1643 %sum_643 = fadd i32 %sum_642, i32 %mul_1_25_3_3

]]></Node>
<StgValue><ssdm name="sum_643"/></StgValue>
</operation>

<operation id="4630" st_id="150" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1694 %sum_668 = fadd i32 %sum_667, i32 %mul_1_26_3_3

]]></Node>
<StgValue><ssdm name="sum_668"/></StgValue>
</operation>

<operation id="4631" st_id="150" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1745 %sum_693 = fadd i32 %sum_692, i32 %mul_1_27_3_3

]]></Node>
<StgValue><ssdm name="sum_693"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="4632" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:292 %input_val_64 = bitcast i32 %INPUT_r_addr_read_140

]]></Node>
<StgValue><ssdm name="input_val_64"/></StgValue>
</operation>

<operation id="4633" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:293 %INPUT_r_addr_read_141 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_141"/></StgValue>
</operation>

<operation id="4634" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:376 %sum_22 = fadd i32 %sum_21, i32 %mul_1_41219_2

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="4635" st_id="151" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:427 %sum_47 = fadd i32 %sum_46, i32 %mul_1_1_4_2

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="4636" st_id="151" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:476 %sum_71 = fadd i32 %sum_70, i32 %mul_1_2_4_1

]]></Node>
<StgValue><ssdm name="sum_71"/></StgValue>
</operation>

<operation id="4637" st_id="151" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:527 %sum_96 = fadd i32 %sum_95, i32 %mul_1_3_4_1

]]></Node>
<StgValue><ssdm name="sum_96"/></StgValue>
</operation>

<operation id="4638" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:578 %sum_121 = fadd i32 %sum_120, i32 %mul_1_4_4_1

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="4639" st_id="151" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:629 %sum_146 = fadd i32 %sum_145, i32 %mul_1_5_4_1

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4640" st_id="151" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:678 %sum_170 = fadd i32 %sum_169, i32 %mul_1_6_4

]]></Node>
<StgValue><ssdm name="sum_170"/></StgValue>
</operation>

<operation id="4641" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:685 %mul_1_6_4_4 = fmul i32 %input_val_54, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_6_4_4"/></StgValue>
</operation>

<operation id="4642" st_id="151" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:729 %sum_195 = fadd i32 %sum_194, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="4643" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:734 %mul_1_7_4_3 = fmul i32 %input_val_54, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_3"/></StgValue>
</operation>

<operation id="4644" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:736 %mul_1_7_4_4 = fmul i32 %input_val_59, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_4"/></StgValue>
</operation>

<operation id="4645" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:780 %sum_220 = fadd i32 %sum_219, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="sum_220"/></StgValue>
</operation>

<operation id="4646" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:783 %mul_1_8_4_2 = fmul i32 %input_val_54, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_2"/></StgValue>
</operation>

<operation id="4647" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:785 %mul_1_8_4_3 = fmul i32 %input_val_59, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_3"/></StgValue>
</operation>

<operation id="4648" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:787 %mul_1_8_4_4 = fmul i32 %input_val_64, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_4"/></StgValue>
</operation>

<operation id="4649" st_id="151" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:831 %sum_245 = fadd i32 %sum_244, i32 %mul_1_9_4

]]></Node>
<StgValue><ssdm name="sum_245"/></StgValue>
</operation>

<operation id="4650" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:832 %mul_1_9_4_1 = fmul i32 %input_val_54, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_1"/></StgValue>
</operation>

<operation id="4651" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:834 %mul_1_9_4_2 = fmul i32 %input_val_59, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_2"/></StgValue>
</operation>

<operation id="4652" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:836 %mul_1_9_4_3 = fmul i32 %input_val_64, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_3"/></StgValue>
</operation>

<operation id="4653" st_id="151" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:881 %mul_1_10_4 = fmul i32 %input_val_54, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4"/></StgValue>
</operation>

<operation id="4654" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:883 %mul_1_10_4_1 = fmul i32 %input_val_59, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_1"/></StgValue>
</operation>

<operation id="4655" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:885 %mul_1_10_4_2 = fmul i32 %input_val_64, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_2"/></StgValue>
</operation>

<operation id="4656" st_id="151" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:932 %mul_1_11_4 = fmul i32 %input_val_59, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4"/></StgValue>
</operation>

<operation id="4657" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:934 %mul_1_11_4_1 = fmul i32 %input_val_64, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_1"/></StgValue>
</operation>

<operation id="4658" st_id="151" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:983 %mul_1_12_4 = fmul i32 %input_val_64, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4"/></StgValue>
</operation>

<operation id="4659" st_id="151" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1492 %sum_569 = fadd i32 %sum_568, i32 %mul_1_22_3_4

]]></Node>
<StgValue><ssdm name="sum_569"/></StgValue>
</operation>

<operation id="4660" st_id="151" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1543 %sum_594 = fadd i32 %sum_593, i32 %mul_1_23_3_4

]]></Node>
<StgValue><ssdm name="sum_594"/></StgValue>
</operation>

<operation id="4661" st_id="151" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1594 %sum_619 = fadd i32 %sum_618, i32 %mul_1_24_3_4

]]></Node>
<StgValue><ssdm name="sum_619"/></StgValue>
</operation>

<operation id="4662" st_id="151" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1645 %sum_644 = fadd i32 %sum_643, i32 %mul_1_25_3_4

]]></Node>
<StgValue><ssdm name="sum_644"/></StgValue>
</operation>

<operation id="4663" st_id="151" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1694 %sum_668 = fadd i32 %sum_667, i32 %mul_1_26_3_3

]]></Node>
<StgValue><ssdm name="sum_668"/></StgValue>
</operation>

<operation id="4664" st_id="151" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1745 %sum_693 = fadd i32 %sum_692, i32 %mul_1_27_3_3

]]></Node>
<StgValue><ssdm name="sum_693"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="4665" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:294 %input_val_69 = bitcast i32 %INPUT_r_addr_read_141

]]></Node>
<StgValue><ssdm name="input_val_69"/></StgValue>
</operation>

<operation id="4666" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:295 %INPUT_r_addr_read_142 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_142"/></StgValue>
</operation>

<operation id="4667" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:376 %sum_22 = fadd i32 %sum_21, i32 %mul_1_41219_2

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="4668" st_id="152" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:427 %sum_47 = fadd i32 %sum_46, i32 %mul_1_1_4_2

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="4669" st_id="152" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:478 %sum_72 = fadd i32 %sum_71, i32 %mul_1_2_4_2

]]></Node>
<StgValue><ssdm name="sum_72"/></StgValue>
</operation>

<operation id="4670" st_id="152" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:527 %sum_96 = fadd i32 %sum_95, i32 %mul_1_3_4_1

]]></Node>
<StgValue><ssdm name="sum_96"/></StgValue>
</operation>

<operation id="4671" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:578 %sum_121 = fadd i32 %sum_120, i32 %mul_1_4_4_1

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="4672" st_id="152" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:629 %sum_146 = fadd i32 %sum_145, i32 %mul_1_5_4_1

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4673" st_id="152" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:680 %sum_171 = fadd i32 %sum_170, i32 %mul_1_6_4_1

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="4674" st_id="152" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:729 %sum_195 = fadd i32 %sum_194, i32 %mul_1_7_4

]]></Node>
<StgValue><ssdm name="sum_195"/></StgValue>
</operation>

<operation id="4675" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:736 %mul_1_7_4_4 = fmul i32 %input_val_59, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_7_4_4"/></StgValue>
</operation>

<operation id="4676" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:780 %sum_220 = fadd i32 %sum_219, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="sum_220"/></StgValue>
</operation>

<operation id="4677" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:785 %mul_1_8_4_3 = fmul i32 %input_val_59, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_3"/></StgValue>
</operation>

<operation id="4678" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:787 %mul_1_8_4_4 = fmul i32 %input_val_64, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_4"/></StgValue>
</operation>

<operation id="4679" st_id="152" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:831 %sum_245 = fadd i32 %sum_244, i32 %mul_1_9_4

]]></Node>
<StgValue><ssdm name="sum_245"/></StgValue>
</operation>

<operation id="4680" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:834 %mul_1_9_4_2 = fmul i32 %input_val_59, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_2"/></StgValue>
</operation>

<operation id="4681" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:836 %mul_1_9_4_3 = fmul i32 %input_val_64, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_3"/></StgValue>
</operation>

<operation id="4682" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:838 %mul_1_9_4_4 = fmul i32 %input_val_69, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_4"/></StgValue>
</operation>

<operation id="4683" st_id="152" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:882 %sum_270 = fadd i32 %sum_269, i32 %mul_1_10_4

]]></Node>
<StgValue><ssdm name="sum_270"/></StgValue>
</operation>

<operation id="4684" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:883 %mul_1_10_4_1 = fmul i32 %input_val_59, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_1"/></StgValue>
</operation>

<operation id="4685" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:885 %mul_1_10_4_2 = fmul i32 %input_val_64, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_2"/></StgValue>
</operation>

<operation id="4686" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:887 %mul_1_10_4_3 = fmul i32 %input_val_69, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_3"/></StgValue>
</operation>

<operation id="4687" st_id="152" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:932 %mul_1_11_4 = fmul i32 %input_val_59, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4"/></StgValue>
</operation>

<operation id="4688" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:934 %mul_1_11_4_1 = fmul i32 %input_val_64, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_1"/></StgValue>
</operation>

<operation id="4689" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:936 %mul_1_11_4_2 = fmul i32 %input_val_69, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_2"/></StgValue>
</operation>

<operation id="4690" st_id="152" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:983 %mul_1_12_4 = fmul i32 %input_val_64, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4"/></StgValue>
</operation>

<operation id="4691" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:985 %mul_1_12_4_1 = fmul i32 %input_val_69, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_1"/></StgValue>
</operation>

<operation id="4692" st_id="152" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1034 %mul_1_13_4 = fmul i32 %input_val_69, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4"/></StgValue>
</operation>

<operation id="4693" st_id="152" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1543 %sum_594 = fadd i32 %sum_593, i32 %mul_1_23_3_4

]]></Node>
<StgValue><ssdm name="sum_594"/></StgValue>
</operation>

<operation id="4694" st_id="152" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1594 %sum_619 = fadd i32 %sum_618, i32 %mul_1_24_3_4

]]></Node>
<StgValue><ssdm name="sum_619"/></StgValue>
</operation>

<operation id="4695" st_id="152" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1645 %sum_644 = fadd i32 %sum_643, i32 %mul_1_25_3_4

]]></Node>
<StgValue><ssdm name="sum_644"/></StgValue>
</operation>

<operation id="4696" st_id="152" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1696 %sum_669 = fadd i32 %sum_668, i32 %mul_1_26_3_4

]]></Node>
<StgValue><ssdm name="sum_669"/></StgValue>
</operation>

<operation id="4697" st_id="152" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1745 %sum_693 = fadd i32 %sum_692, i32 %mul_1_27_3_3

]]></Node>
<StgValue><ssdm name="sum_693"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="4698" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:296 %input_val_74 = bitcast i32 %INPUT_r_addr_read_142

]]></Node>
<StgValue><ssdm name="input_val_74"/></StgValue>
</operation>

<operation id="4699" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:297 %INPUT_r_addr_read_143 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_143"/></StgValue>
</operation>

<operation id="4700" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:376 %sum_22 = fadd i32 %sum_21, i32 %mul_1_41219_2

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>

<operation id="4701" st_id="153" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:427 %sum_47 = fadd i32 %sum_46, i32 %mul_1_1_4_2

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="4702" st_id="153" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:478 %sum_72 = fadd i32 %sum_71, i32 %mul_1_2_4_2

]]></Node>
<StgValue><ssdm name="sum_72"/></StgValue>
</operation>

<operation id="4703" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:529 %sum_97 = fadd i32 %sum_96, i32 %mul_1_3_4_2

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="4704" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:578 %sum_121 = fadd i32 %sum_120, i32 %mul_1_4_4_1

]]></Node>
<StgValue><ssdm name="sum_121"/></StgValue>
</operation>

<operation id="4705" st_id="153" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:629 %sum_146 = fadd i32 %sum_145, i32 %mul_1_5_4_1

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4706" st_id="153" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:680 %sum_171 = fadd i32 %sum_170, i32 %mul_1_6_4_1

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="4707" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:731 %sum_196 = fadd i32 %sum_195, i32 %mul_1_7_4_1

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="4708" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:780 %sum_220 = fadd i32 %sum_219, i32 %mul_1_8_4

]]></Node>
<StgValue><ssdm name="sum_220"/></StgValue>
</operation>

<operation id="4709" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:787 %mul_1_8_4_4 = fmul i32 %input_val_64, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_8_4_4"/></StgValue>
</operation>

<operation id="4710" st_id="153" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:831 %sum_245 = fadd i32 %sum_244, i32 %mul_1_9_4

]]></Node>
<StgValue><ssdm name="sum_245"/></StgValue>
</operation>

<operation id="4711" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:836 %mul_1_9_4_3 = fmul i32 %input_val_64, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_3"/></StgValue>
</operation>

<operation id="4712" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:838 %mul_1_9_4_4 = fmul i32 %input_val_69, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_4"/></StgValue>
</operation>

<operation id="4713" st_id="153" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:882 %sum_270 = fadd i32 %sum_269, i32 %mul_1_10_4

]]></Node>
<StgValue><ssdm name="sum_270"/></StgValue>
</operation>

<operation id="4714" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:885 %mul_1_10_4_2 = fmul i32 %input_val_64, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_2"/></StgValue>
</operation>

<operation id="4715" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:887 %mul_1_10_4_3 = fmul i32 %input_val_69, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_3"/></StgValue>
</operation>

<operation id="4716" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:889 %mul_1_10_4_4 = fmul i32 %input_val_74, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_4"/></StgValue>
</operation>

<operation id="4717" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:933 %sum_295 = fadd i32 %sum_294, i32 %mul_1_11_4

]]></Node>
<StgValue><ssdm name="sum_295"/></StgValue>
</operation>

<operation id="4718" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:934 %mul_1_11_4_1 = fmul i32 %input_val_64, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_1"/></StgValue>
</operation>

<operation id="4719" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:936 %mul_1_11_4_2 = fmul i32 %input_val_69, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_2"/></StgValue>
</operation>

<operation id="4720" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:938 %mul_1_11_4_3 = fmul i32 %input_val_74, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_3"/></StgValue>
</operation>

<operation id="4721" st_id="153" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:983 %mul_1_12_4 = fmul i32 %input_val_64, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4"/></StgValue>
</operation>

<operation id="4722" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:985 %mul_1_12_4_1 = fmul i32 %input_val_69, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_1"/></StgValue>
</operation>

<operation id="4723" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:987 %mul_1_12_4_2 = fmul i32 %input_val_74, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_2"/></StgValue>
</operation>

<operation id="4724" st_id="153" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1034 %mul_1_13_4 = fmul i32 %input_val_69, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4"/></StgValue>
</operation>

<operation id="4725" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1036 %mul_1_13_4_1 = fmul i32 %input_val_74, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_1"/></StgValue>
</operation>

<operation id="4726" st_id="153" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1085 %mul_1_14_4 = fmul i32 %input_val_74, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4"/></StgValue>
</operation>

<operation id="4727" st_id="153" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1594 %sum_619 = fadd i32 %sum_618, i32 %mul_1_24_3_4

]]></Node>
<StgValue><ssdm name="sum_619"/></StgValue>
</operation>

<operation id="4728" st_id="153" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1645 %sum_644 = fadd i32 %sum_643, i32 %mul_1_25_3_4

]]></Node>
<StgValue><ssdm name="sum_644"/></StgValue>
</operation>

<operation id="4729" st_id="153" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1696 %sum_669 = fadd i32 %sum_668, i32 %mul_1_26_3_4

]]></Node>
<StgValue><ssdm name="sum_669"/></StgValue>
</operation>

<operation id="4730" st_id="153" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1747 %sum_694 = fadd i32 %sum_693, i32 %mul_1_27_3_4

]]></Node>
<StgValue><ssdm name="sum_694"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="4731" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:298 %input_val_79 = bitcast i32 %INPUT_r_addr_read_143

]]></Node>
<StgValue><ssdm name="input_val_79"/></StgValue>
</operation>

<operation id="4732" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:299 %INPUT_r_addr_read_144 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_144"/></StgValue>
</operation>

<operation id="4733" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:378 %sum_23 = fadd i32 %sum_22, i32 %mul_1_41219_3

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="4734" st_id="154" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:427 %sum_47 = fadd i32 %sum_46, i32 %mul_1_1_4_2

]]></Node>
<StgValue><ssdm name="sum_47"/></StgValue>
</operation>

<operation id="4735" st_id="154" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:478 %sum_72 = fadd i32 %sum_71, i32 %mul_1_2_4_2

]]></Node>
<StgValue><ssdm name="sum_72"/></StgValue>
</operation>

<operation id="4736" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:529 %sum_97 = fadd i32 %sum_96, i32 %mul_1_3_4_2

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="4737" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:580 %sum_122 = fadd i32 %sum_121, i32 %mul_1_4_4_2

]]></Node>
<StgValue><ssdm name="sum_122"/></StgValue>
</operation>

<operation id="4738" st_id="154" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:629 %sum_146 = fadd i32 %sum_145, i32 %mul_1_5_4_1

]]></Node>
<StgValue><ssdm name="sum_146"/></StgValue>
</operation>

<operation id="4739" st_id="154" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:680 %sum_171 = fadd i32 %sum_170, i32 %mul_1_6_4_1

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="4740" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:731 %sum_196 = fadd i32 %sum_195, i32 %mul_1_7_4_1

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="4741" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:782 %sum_221 = fadd i32 %sum_220, i32 %mul_1_8_4_1

]]></Node>
<StgValue><ssdm name="sum_221"/></StgValue>
</operation>

<operation id="4742" st_id="154" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:831 %sum_245 = fadd i32 %sum_244, i32 %mul_1_9_4

]]></Node>
<StgValue><ssdm name="sum_245"/></StgValue>
</operation>

<operation id="4743" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:838 %mul_1_9_4_4 = fmul i32 %input_val_69, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_9_4_4"/></StgValue>
</operation>

<operation id="4744" st_id="154" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:882 %sum_270 = fadd i32 %sum_269, i32 %mul_1_10_4

]]></Node>
<StgValue><ssdm name="sum_270"/></StgValue>
</operation>

<operation id="4745" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:887 %mul_1_10_4_3 = fmul i32 %input_val_69, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_3"/></StgValue>
</operation>

<operation id="4746" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:889 %mul_1_10_4_4 = fmul i32 %input_val_74, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_4"/></StgValue>
</operation>

<operation id="4747" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:933 %sum_295 = fadd i32 %sum_294, i32 %mul_1_11_4

]]></Node>
<StgValue><ssdm name="sum_295"/></StgValue>
</operation>

<operation id="4748" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:936 %mul_1_11_4_2 = fmul i32 %input_val_69, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_2"/></StgValue>
</operation>

<operation id="4749" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:938 %mul_1_11_4_3 = fmul i32 %input_val_74, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_3"/></StgValue>
</operation>

<operation id="4750" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:940 %mul_1_11_4_4 = fmul i32 %input_val_79, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_4"/></StgValue>
</operation>

<operation id="4751" st_id="154" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:984 %sum_320 = fadd i32 %sum_319, i32 %mul_1_12_4

]]></Node>
<StgValue><ssdm name="sum_320"/></StgValue>
</operation>

<operation id="4752" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:985 %mul_1_12_4_1 = fmul i32 %input_val_69, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_1"/></StgValue>
</operation>

<operation id="4753" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:987 %mul_1_12_4_2 = fmul i32 %input_val_74, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_2"/></StgValue>
</operation>

<operation id="4754" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:989 %mul_1_12_4_3 = fmul i32 %input_val_79, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_3"/></StgValue>
</operation>

<operation id="4755" st_id="154" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1034 %mul_1_13_4 = fmul i32 %input_val_69, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4"/></StgValue>
</operation>

<operation id="4756" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1036 %mul_1_13_4_1 = fmul i32 %input_val_74, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_1"/></StgValue>
</operation>

<operation id="4757" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1038 %mul_1_13_4_2 = fmul i32 %input_val_79, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_2"/></StgValue>
</operation>

<operation id="4758" st_id="154" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1085 %mul_1_14_4 = fmul i32 %input_val_74, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4"/></StgValue>
</operation>

<operation id="4759" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1087 %mul_1_14_4_1 = fmul i32 %input_val_79, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_1"/></StgValue>
</operation>

<operation id="4760" st_id="154" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1136 %mul_1_15_4 = fmul i32 %input_val_79, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4"/></StgValue>
</operation>

<operation id="4761" st_id="154" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1645 %sum_644 = fadd i32 %sum_643, i32 %mul_1_25_3_4

]]></Node>
<StgValue><ssdm name="sum_644"/></StgValue>
</operation>

<operation id="4762" st_id="154" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1696 %sum_669 = fadd i32 %sum_668, i32 %mul_1_26_3_4

]]></Node>
<StgValue><ssdm name="sum_669"/></StgValue>
</operation>

<operation id="4763" st_id="154" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1747 %sum_694 = fadd i32 %sum_693, i32 %mul_1_27_3_4

]]></Node>
<StgValue><ssdm name="sum_694"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="4764" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:300 %input_val_84 = bitcast i32 %INPUT_r_addr_read_144

]]></Node>
<StgValue><ssdm name="input_val_84"/></StgValue>
</operation>

<operation id="4765" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:301 %INPUT_r_addr_read_145 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_145"/></StgValue>
</operation>

<operation id="4766" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:378 %sum_23 = fadd i32 %sum_22, i32 %mul_1_41219_3

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="4767" st_id="155" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:429 %sum_48 = fadd i32 %sum_47, i32 %mul_1_1_4_3

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="4768" st_id="155" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:478 %sum_72 = fadd i32 %sum_71, i32 %mul_1_2_4_2

]]></Node>
<StgValue><ssdm name="sum_72"/></StgValue>
</operation>

<operation id="4769" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:529 %sum_97 = fadd i32 %sum_96, i32 %mul_1_3_4_2

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="4770" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:580 %sum_122 = fadd i32 %sum_121, i32 %mul_1_4_4_2

]]></Node>
<StgValue><ssdm name="sum_122"/></StgValue>
</operation>

<operation id="4771" st_id="155" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:631 %sum_147 = fadd i32 %sum_146, i32 %mul_1_5_4_2

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="4772" st_id="155" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:680 %sum_171 = fadd i32 %sum_170, i32 %mul_1_6_4_1

]]></Node>
<StgValue><ssdm name="sum_171"/></StgValue>
</operation>

<operation id="4773" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:731 %sum_196 = fadd i32 %sum_195, i32 %mul_1_7_4_1

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="4774" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:782 %sum_221 = fadd i32 %sum_220, i32 %mul_1_8_4_1

]]></Node>
<StgValue><ssdm name="sum_221"/></StgValue>
</operation>

<operation id="4775" st_id="155" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:833 %sum_246 = fadd i32 %sum_245, i32 %mul_1_9_4_1

]]></Node>
<StgValue><ssdm name="sum_246"/></StgValue>
</operation>

<operation id="4776" st_id="155" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:882 %sum_270 = fadd i32 %sum_269, i32 %mul_1_10_4

]]></Node>
<StgValue><ssdm name="sum_270"/></StgValue>
</operation>

<operation id="4777" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:889 %mul_1_10_4_4 = fmul i32 %input_val_74, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_10_4_4"/></StgValue>
</operation>

<operation id="4778" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:933 %sum_295 = fadd i32 %sum_294, i32 %mul_1_11_4

]]></Node>
<StgValue><ssdm name="sum_295"/></StgValue>
</operation>

<operation id="4779" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:938 %mul_1_11_4_3 = fmul i32 %input_val_74, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_3"/></StgValue>
</operation>

<operation id="4780" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:940 %mul_1_11_4_4 = fmul i32 %input_val_79, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_4"/></StgValue>
</operation>

<operation id="4781" st_id="155" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:984 %sum_320 = fadd i32 %sum_319, i32 %mul_1_12_4

]]></Node>
<StgValue><ssdm name="sum_320"/></StgValue>
</operation>

<operation id="4782" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:987 %mul_1_12_4_2 = fmul i32 %input_val_74, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_2"/></StgValue>
</operation>

<operation id="4783" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:989 %mul_1_12_4_3 = fmul i32 %input_val_79, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_3"/></StgValue>
</operation>

<operation id="4784" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:991 %mul_1_12_4_4 = fmul i32 %input_val_84, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_4"/></StgValue>
</operation>

<operation id="4785" st_id="155" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1035 %sum_345 = fadd i32 %sum_344, i32 %mul_1_13_4

]]></Node>
<StgValue><ssdm name="sum_345"/></StgValue>
</operation>

<operation id="4786" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1036 %mul_1_13_4_1 = fmul i32 %input_val_74, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_1"/></StgValue>
</operation>

<operation id="4787" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1038 %mul_1_13_4_2 = fmul i32 %input_val_79, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_2"/></StgValue>
</operation>

<operation id="4788" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1040 %mul_1_13_4_3 = fmul i32 %input_val_84, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_3"/></StgValue>
</operation>

<operation id="4789" st_id="155" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1085 %mul_1_14_4 = fmul i32 %input_val_74, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4"/></StgValue>
</operation>

<operation id="4790" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1087 %mul_1_14_4_1 = fmul i32 %input_val_79, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_1"/></StgValue>
</operation>

<operation id="4791" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1089 %mul_1_14_4_2 = fmul i32 %input_val_84, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_2"/></StgValue>
</operation>

<operation id="4792" st_id="155" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1136 %mul_1_15_4 = fmul i32 %input_val_79, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4"/></StgValue>
</operation>

<operation id="4793" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1138 %mul_1_15_4_1 = fmul i32 %input_val_84, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_1"/></StgValue>
</operation>

<operation id="4794" st_id="155" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1187 %mul_1_16_4 = fmul i32 %input_val_84, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4"/></StgValue>
</operation>

<operation id="4795" st_id="155" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1696 %sum_669 = fadd i32 %sum_668, i32 %mul_1_26_3_4

]]></Node>
<StgValue><ssdm name="sum_669"/></StgValue>
</operation>

<operation id="4796" st_id="155" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1747 %sum_694 = fadd i32 %sum_693, i32 %mul_1_27_3_4

]]></Node>
<StgValue><ssdm name="sum_694"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="4797" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:302 %input_val_89 = bitcast i32 %INPUT_r_addr_read_145

]]></Node>
<StgValue><ssdm name="input_val_89"/></StgValue>
</operation>

<operation id="4798" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:303 %INPUT_r_addr_read_146 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_146"/></StgValue>
</operation>

<operation id="4799" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:378 %sum_23 = fadd i32 %sum_22, i32 %mul_1_41219_3

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="4800" st_id="156" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:429 %sum_48 = fadd i32 %sum_47, i32 %mul_1_1_4_3

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="4801" st_id="156" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:480 %sum_73 = fadd i32 %sum_72, i32 %mul_1_2_4_3

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="4802" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:529 %sum_97 = fadd i32 %sum_96, i32 %mul_1_3_4_2

]]></Node>
<StgValue><ssdm name="sum_97"/></StgValue>
</operation>

<operation id="4803" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:580 %sum_122 = fadd i32 %sum_121, i32 %mul_1_4_4_2

]]></Node>
<StgValue><ssdm name="sum_122"/></StgValue>
</operation>

<operation id="4804" st_id="156" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:631 %sum_147 = fadd i32 %sum_146, i32 %mul_1_5_4_2

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="4805" st_id="156" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:682 %sum_172 = fadd i32 %sum_171, i32 %mul_1_6_4_2

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="4806" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:731 %sum_196 = fadd i32 %sum_195, i32 %mul_1_7_4_1

]]></Node>
<StgValue><ssdm name="sum_196"/></StgValue>
</operation>

<operation id="4807" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:782 %sum_221 = fadd i32 %sum_220, i32 %mul_1_8_4_1

]]></Node>
<StgValue><ssdm name="sum_221"/></StgValue>
</operation>

<operation id="4808" st_id="156" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:833 %sum_246 = fadd i32 %sum_245, i32 %mul_1_9_4_1

]]></Node>
<StgValue><ssdm name="sum_246"/></StgValue>
</operation>

<operation id="4809" st_id="156" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:884 %sum_271 = fadd i32 %sum_270, i32 %mul_1_10_4_1

]]></Node>
<StgValue><ssdm name="sum_271"/></StgValue>
</operation>

<operation id="4810" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:933 %sum_295 = fadd i32 %sum_294, i32 %mul_1_11_4

]]></Node>
<StgValue><ssdm name="sum_295"/></StgValue>
</operation>

<operation id="4811" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:940 %mul_1_11_4_4 = fmul i32 %input_val_79, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_11_4_4"/></StgValue>
</operation>

<operation id="4812" st_id="156" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:984 %sum_320 = fadd i32 %sum_319, i32 %mul_1_12_4

]]></Node>
<StgValue><ssdm name="sum_320"/></StgValue>
</operation>

<operation id="4813" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:989 %mul_1_12_4_3 = fmul i32 %input_val_79, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_3"/></StgValue>
</operation>

<operation id="4814" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:991 %mul_1_12_4_4 = fmul i32 %input_val_84, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_4"/></StgValue>
</operation>

<operation id="4815" st_id="156" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1035 %sum_345 = fadd i32 %sum_344, i32 %mul_1_13_4

]]></Node>
<StgValue><ssdm name="sum_345"/></StgValue>
</operation>

<operation id="4816" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1038 %mul_1_13_4_2 = fmul i32 %input_val_79, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_2"/></StgValue>
</operation>

<operation id="4817" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1040 %mul_1_13_4_3 = fmul i32 %input_val_84, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_3"/></StgValue>
</operation>

<operation id="4818" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1042 %mul_1_13_4_4 = fmul i32 %input_val_89, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_4"/></StgValue>
</operation>

<operation id="4819" st_id="156" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1086 %sum_370 = fadd i32 %sum_369, i32 %mul_1_14_4

]]></Node>
<StgValue><ssdm name="sum_370"/></StgValue>
</operation>

<operation id="4820" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1087 %mul_1_14_4_1 = fmul i32 %input_val_79, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_1"/></StgValue>
</operation>

<operation id="4821" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1089 %mul_1_14_4_2 = fmul i32 %input_val_84, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_2"/></StgValue>
</operation>

<operation id="4822" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1091 %mul_1_14_4_3 = fmul i32 %input_val_89, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_3"/></StgValue>
</operation>

<operation id="4823" st_id="156" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1136 %mul_1_15_4 = fmul i32 %input_val_79, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4"/></StgValue>
</operation>

<operation id="4824" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1138 %mul_1_15_4_1 = fmul i32 %input_val_84, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_1"/></StgValue>
</operation>

<operation id="4825" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1140 %mul_1_15_4_2 = fmul i32 %input_val_89, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_2"/></StgValue>
</operation>

<operation id="4826" st_id="156" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1187 %mul_1_16_4 = fmul i32 %input_val_84, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4"/></StgValue>
</operation>

<operation id="4827" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1189 %mul_1_16_4_1 = fmul i32 %input_val_89, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_1"/></StgValue>
</operation>

<operation id="4828" st_id="156" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1238 %mul_1_17_4 = fmul i32 %input_val_89, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4"/></StgValue>
</operation>

<operation id="4829" st_id="156" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1747 %sum_694 = fadd i32 %sum_693, i32 %mul_1_27_3_4

]]></Node>
<StgValue><ssdm name="sum_694"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="4830" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:304 %input_val_94 = bitcast i32 %INPUT_r_addr_read_146

]]></Node>
<StgValue><ssdm name="input_val_94"/></StgValue>
</operation>

<operation id="4831" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:305 %INPUT_r_addr_read_147 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_147"/></StgValue>
</operation>

<operation id="4832" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:378 %sum_23 = fadd i32 %sum_22, i32 %mul_1_41219_3

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>

<operation id="4833" st_id="157" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:429 %sum_48 = fadd i32 %sum_47, i32 %mul_1_1_4_3

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="4834" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:480 %sum_73 = fadd i32 %sum_72, i32 %mul_1_2_4_3

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="4835" st_id="157" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:531 %sum_98 = fadd i32 %sum_97, i32 %mul_1_3_4_3

]]></Node>
<StgValue><ssdm name="sum_98"/></StgValue>
</operation>

<operation id="4836" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:580 %sum_122 = fadd i32 %sum_121, i32 %mul_1_4_4_2

]]></Node>
<StgValue><ssdm name="sum_122"/></StgValue>
</operation>

<operation id="4837" st_id="157" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:631 %sum_147 = fadd i32 %sum_146, i32 %mul_1_5_4_2

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="4838" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:682 %sum_172 = fadd i32 %sum_171, i32 %mul_1_6_4_2

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="4839" st_id="157" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:733 %sum_197 = fadd i32 %sum_196, i32 %mul_1_7_4_2

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="4840" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:782 %sum_221 = fadd i32 %sum_220, i32 %mul_1_8_4_1

]]></Node>
<StgValue><ssdm name="sum_221"/></StgValue>
</operation>

<operation id="4841" st_id="157" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:833 %sum_246 = fadd i32 %sum_245, i32 %mul_1_9_4_1

]]></Node>
<StgValue><ssdm name="sum_246"/></StgValue>
</operation>

<operation id="4842" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:884 %sum_271 = fadd i32 %sum_270, i32 %mul_1_10_4_1

]]></Node>
<StgValue><ssdm name="sum_271"/></StgValue>
</operation>

<operation id="4843" st_id="157" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:935 %sum_296 = fadd i32 %sum_295, i32 %mul_1_11_4_1

]]></Node>
<StgValue><ssdm name="sum_296"/></StgValue>
</operation>

<operation id="4844" st_id="157" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:984 %sum_320 = fadd i32 %sum_319, i32 %mul_1_12_4

]]></Node>
<StgValue><ssdm name="sum_320"/></StgValue>
</operation>

<operation id="4845" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:991 %mul_1_12_4_4 = fmul i32 %input_val_84, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_12_4_4"/></StgValue>
</operation>

<operation id="4846" st_id="157" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1035 %sum_345 = fadd i32 %sum_344, i32 %mul_1_13_4

]]></Node>
<StgValue><ssdm name="sum_345"/></StgValue>
</operation>

<operation id="4847" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1040 %mul_1_13_4_3 = fmul i32 %input_val_84, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_3"/></StgValue>
</operation>

<operation id="4848" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1042 %mul_1_13_4_4 = fmul i32 %input_val_89, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_4"/></StgValue>
</operation>

<operation id="4849" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1086 %sum_370 = fadd i32 %sum_369, i32 %mul_1_14_4

]]></Node>
<StgValue><ssdm name="sum_370"/></StgValue>
</operation>

<operation id="4850" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1089 %mul_1_14_4_2 = fmul i32 %input_val_84, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_2"/></StgValue>
</operation>

<operation id="4851" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1091 %mul_1_14_4_3 = fmul i32 %input_val_89, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_3"/></StgValue>
</operation>

<operation id="4852" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1093 %mul_1_14_4_4 = fmul i32 %input_val_94, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_4"/></StgValue>
</operation>

<operation id="4853" st_id="157" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1137 %sum_395 = fadd i32 %sum_394, i32 %mul_1_15_4

]]></Node>
<StgValue><ssdm name="sum_395"/></StgValue>
</operation>

<operation id="4854" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1138 %mul_1_15_4_1 = fmul i32 %input_val_84, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_1"/></StgValue>
</operation>

<operation id="4855" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1140 %mul_1_15_4_2 = fmul i32 %input_val_89, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_2"/></StgValue>
</operation>

<operation id="4856" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1142 %mul_1_15_4_3 = fmul i32 %input_val_94, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_3"/></StgValue>
</operation>

<operation id="4857" st_id="157" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1187 %mul_1_16_4 = fmul i32 %input_val_84, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4"/></StgValue>
</operation>

<operation id="4858" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1189 %mul_1_16_4_1 = fmul i32 %input_val_89, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_1"/></StgValue>
</operation>

<operation id="4859" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1191 %mul_1_16_4_2 = fmul i32 %input_val_94, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_2"/></StgValue>
</operation>

<operation id="4860" st_id="157" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1238 %mul_1_17_4 = fmul i32 %input_val_89, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4"/></StgValue>
</operation>

<operation id="4861" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1240 %mul_1_17_4_1 = fmul i32 %input_val_94, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_1"/></StgValue>
</operation>

<operation id="4862" st_id="157" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1289 %mul_1_18_4 = fmul i32 %input_val_94, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="4863" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:306 %input_val_99 = bitcast i32 %INPUT_r_addr_read_147

]]></Node>
<StgValue><ssdm name="input_val_99"/></StgValue>
</operation>

<operation id="4864" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:307 %INPUT_r_addr_read_148 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_148"/></StgValue>
</operation>

<operation id="4865" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:380 %sum_24 = fadd i32 %sum_23, i32 %mul_1_41219_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="4866" st_id="158" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:429 %sum_48 = fadd i32 %sum_47, i32 %mul_1_1_4_3

]]></Node>
<StgValue><ssdm name="sum_48"/></StgValue>
</operation>

<operation id="4867" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:480 %sum_73 = fadd i32 %sum_72, i32 %mul_1_2_4_3

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="4868" st_id="158" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:531 %sum_98 = fadd i32 %sum_97, i32 %mul_1_3_4_3

]]></Node>
<StgValue><ssdm name="sum_98"/></StgValue>
</operation>

<operation id="4869" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:582 %sum_123 = fadd i32 %sum_122, i32 %mul_1_4_4_3

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="4870" st_id="158" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:631 %sum_147 = fadd i32 %sum_146, i32 %mul_1_5_4_2

]]></Node>
<StgValue><ssdm name="sum_147"/></StgValue>
</operation>

<operation id="4871" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:682 %sum_172 = fadd i32 %sum_171, i32 %mul_1_6_4_2

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="4872" st_id="158" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:733 %sum_197 = fadd i32 %sum_196, i32 %mul_1_7_4_2

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="4873" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:784 %sum_222 = fadd i32 %sum_221, i32 %mul_1_8_4_2

]]></Node>
<StgValue><ssdm name="sum_222"/></StgValue>
</operation>

<operation id="4874" st_id="158" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:833 %sum_246 = fadd i32 %sum_245, i32 %mul_1_9_4_1

]]></Node>
<StgValue><ssdm name="sum_246"/></StgValue>
</operation>

<operation id="4875" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:884 %sum_271 = fadd i32 %sum_270, i32 %mul_1_10_4_1

]]></Node>
<StgValue><ssdm name="sum_271"/></StgValue>
</operation>

<operation id="4876" st_id="158" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:935 %sum_296 = fadd i32 %sum_295, i32 %mul_1_11_4_1

]]></Node>
<StgValue><ssdm name="sum_296"/></StgValue>
</operation>

<operation id="4877" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:986 %sum_321 = fadd i32 %sum_320, i32 %mul_1_12_4_1

]]></Node>
<StgValue><ssdm name="sum_321"/></StgValue>
</operation>

<operation id="4878" st_id="158" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1035 %sum_345 = fadd i32 %sum_344, i32 %mul_1_13_4

]]></Node>
<StgValue><ssdm name="sum_345"/></StgValue>
</operation>

<operation id="4879" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1042 %mul_1_13_4_4 = fmul i32 %input_val_89, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_13_4_4"/></StgValue>
</operation>

<operation id="4880" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1086 %sum_370 = fadd i32 %sum_369, i32 %mul_1_14_4

]]></Node>
<StgValue><ssdm name="sum_370"/></StgValue>
</operation>

<operation id="4881" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1091 %mul_1_14_4_3 = fmul i32 %input_val_89, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_3"/></StgValue>
</operation>

<operation id="4882" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1093 %mul_1_14_4_4 = fmul i32 %input_val_94, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_4"/></StgValue>
</operation>

<operation id="4883" st_id="158" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1137 %sum_395 = fadd i32 %sum_394, i32 %mul_1_15_4

]]></Node>
<StgValue><ssdm name="sum_395"/></StgValue>
</operation>

<operation id="4884" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1140 %mul_1_15_4_2 = fmul i32 %input_val_89, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_2"/></StgValue>
</operation>

<operation id="4885" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1142 %mul_1_15_4_3 = fmul i32 %input_val_94, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_3"/></StgValue>
</operation>

<operation id="4886" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1144 %mul_1_15_4_4 = fmul i32 %input_val_99, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_4"/></StgValue>
</operation>

<operation id="4887" st_id="158" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1188 %sum_420 = fadd i32 %sum_419, i32 %mul_1_16_4

]]></Node>
<StgValue><ssdm name="sum_420"/></StgValue>
</operation>

<operation id="4888" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1189 %mul_1_16_4_1 = fmul i32 %input_val_89, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_1"/></StgValue>
</operation>

<operation id="4889" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1191 %mul_1_16_4_2 = fmul i32 %input_val_94, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_2"/></StgValue>
</operation>

<operation id="4890" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1193 %mul_1_16_4_3 = fmul i32 %input_val_99, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_3"/></StgValue>
</operation>

<operation id="4891" st_id="158" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1238 %mul_1_17_4 = fmul i32 %input_val_89, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4"/></StgValue>
</operation>

<operation id="4892" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1240 %mul_1_17_4_1 = fmul i32 %input_val_94, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_1"/></StgValue>
</operation>

<operation id="4893" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1242 %mul_1_17_4_2 = fmul i32 %input_val_99, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_2"/></StgValue>
</operation>

<operation id="4894" st_id="158" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1289 %mul_1_18_4 = fmul i32 %input_val_94, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4"/></StgValue>
</operation>

<operation id="4895" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1291 %mul_1_18_4_1 = fmul i32 %input_val_99, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_1"/></StgValue>
</operation>

<operation id="4896" st_id="158" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1340 %mul_1_19_4 = fmul i32 %input_val_99, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="4897" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:308 %input_val_104 = bitcast i32 %INPUT_r_addr_read_148

]]></Node>
<StgValue><ssdm name="input_val_104"/></StgValue>
</operation>

<operation id="4898" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:309 %INPUT_r_addr_read_149 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_149"/></StgValue>
</operation>

<operation id="4899" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:380 %sum_24 = fadd i32 %sum_23, i32 %mul_1_41219_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="4900" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:431 %sum_49 = fadd i32 %sum_48, i32 %mul_1_1_4_4

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="4901" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:480 %sum_73 = fadd i32 %sum_72, i32 %mul_1_2_4_3

]]></Node>
<StgValue><ssdm name="sum_73"/></StgValue>
</operation>

<operation id="4902" st_id="159" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:531 %sum_98 = fadd i32 %sum_97, i32 %mul_1_3_4_3

]]></Node>
<StgValue><ssdm name="sum_98"/></StgValue>
</operation>

<operation id="4903" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:582 %sum_123 = fadd i32 %sum_122, i32 %mul_1_4_4_3

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="4904" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:633 %sum_148 = fadd i32 %sum_147, i32 %mul_1_5_4_3

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="4905" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:682 %sum_172 = fadd i32 %sum_171, i32 %mul_1_6_4_2

]]></Node>
<StgValue><ssdm name="sum_172"/></StgValue>
</operation>

<operation id="4906" st_id="159" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:733 %sum_197 = fadd i32 %sum_196, i32 %mul_1_7_4_2

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="4907" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:784 %sum_222 = fadd i32 %sum_221, i32 %mul_1_8_4_2

]]></Node>
<StgValue><ssdm name="sum_222"/></StgValue>
</operation>

<operation id="4908" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:835 %sum_247 = fadd i32 %sum_246, i32 %mul_1_9_4_2

]]></Node>
<StgValue><ssdm name="sum_247"/></StgValue>
</operation>

<operation id="4909" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:884 %sum_271 = fadd i32 %sum_270, i32 %mul_1_10_4_1

]]></Node>
<StgValue><ssdm name="sum_271"/></StgValue>
</operation>

<operation id="4910" st_id="159" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:935 %sum_296 = fadd i32 %sum_295, i32 %mul_1_11_4_1

]]></Node>
<StgValue><ssdm name="sum_296"/></StgValue>
</operation>

<operation id="4911" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:986 %sum_321 = fadd i32 %sum_320, i32 %mul_1_12_4_1

]]></Node>
<StgValue><ssdm name="sum_321"/></StgValue>
</operation>

<operation id="4912" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1037 %sum_346 = fadd i32 %sum_345, i32 %mul_1_13_4_1

]]></Node>
<StgValue><ssdm name="sum_346"/></StgValue>
</operation>

<operation id="4913" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1086 %sum_370 = fadd i32 %sum_369, i32 %mul_1_14_4

]]></Node>
<StgValue><ssdm name="sum_370"/></StgValue>
</operation>

<operation id="4914" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1093 %mul_1_14_4_4 = fmul i32 %input_val_94, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_14_4_4"/></StgValue>
</operation>

<operation id="4915" st_id="159" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1137 %sum_395 = fadd i32 %sum_394, i32 %mul_1_15_4

]]></Node>
<StgValue><ssdm name="sum_395"/></StgValue>
</operation>

<operation id="4916" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1142 %mul_1_15_4_3 = fmul i32 %input_val_94, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_3"/></StgValue>
</operation>

<operation id="4917" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1144 %mul_1_15_4_4 = fmul i32 %input_val_99, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_4"/></StgValue>
</operation>

<operation id="4918" st_id="159" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1188 %sum_420 = fadd i32 %sum_419, i32 %mul_1_16_4

]]></Node>
<StgValue><ssdm name="sum_420"/></StgValue>
</operation>

<operation id="4919" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1191 %mul_1_16_4_2 = fmul i32 %input_val_94, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_2"/></StgValue>
</operation>

<operation id="4920" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1193 %mul_1_16_4_3 = fmul i32 %input_val_99, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_3"/></StgValue>
</operation>

<operation id="4921" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1195 %mul_1_16_4_4 = fmul i32 %input_val_104, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_4"/></StgValue>
</operation>

<operation id="4922" st_id="159" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1239 %sum_445 = fadd i32 %sum_444, i32 %mul_1_17_4

]]></Node>
<StgValue><ssdm name="sum_445"/></StgValue>
</operation>

<operation id="4923" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1240 %mul_1_17_4_1 = fmul i32 %input_val_94, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_1"/></StgValue>
</operation>

<operation id="4924" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1242 %mul_1_17_4_2 = fmul i32 %input_val_99, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_2"/></StgValue>
</operation>

<operation id="4925" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1244 %mul_1_17_4_3 = fmul i32 %input_val_104, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_3"/></StgValue>
</operation>

<operation id="4926" st_id="159" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1289 %mul_1_18_4 = fmul i32 %input_val_94, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4"/></StgValue>
</operation>

<operation id="4927" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1291 %mul_1_18_4_1 = fmul i32 %input_val_99, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_1"/></StgValue>
</operation>

<operation id="4928" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1293 %mul_1_18_4_2 = fmul i32 %input_val_104, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_2"/></StgValue>
</operation>

<operation id="4929" st_id="159" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1340 %mul_1_19_4 = fmul i32 %input_val_99, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4"/></StgValue>
</operation>

<operation id="4930" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1342 %mul_1_19_4_1 = fmul i32 %input_val_104, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_1"/></StgValue>
</operation>

<operation id="4931" st_id="159" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1391 %mul_1_20_4 = fmul i32 %input_val_104, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="4932" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:310 %input_val_109 = bitcast i32 %INPUT_r_addr_read_149

]]></Node>
<StgValue><ssdm name="input_val_109"/></StgValue>
</operation>

<operation id="4933" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:311 %INPUT_r_addr_read_150 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_150"/></StgValue>
</operation>

<operation id="4934" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:380 %sum_24 = fadd i32 %sum_23, i32 %mul_1_41219_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="4935" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:431 %sum_49 = fadd i32 %sum_48, i32 %mul_1_1_4_4

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="4936" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:482 %sum_74 = fadd i32 %sum_73, i32 %mul_1_2_4_4

]]></Node>
<StgValue><ssdm name="sum_74"/></StgValue>
</operation>

<operation id="4937" st_id="160" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:531 %sum_98 = fadd i32 %sum_97, i32 %mul_1_3_4_3

]]></Node>
<StgValue><ssdm name="sum_98"/></StgValue>
</operation>

<operation id="4938" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:582 %sum_123 = fadd i32 %sum_122, i32 %mul_1_4_4_3

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="4939" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:633 %sum_148 = fadd i32 %sum_147, i32 %mul_1_5_4_3

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="4940" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:684 %sum_173 = fadd i32 %sum_172, i32 %mul_1_6_4_3

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="4941" st_id="160" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:733 %sum_197 = fadd i32 %sum_196, i32 %mul_1_7_4_2

]]></Node>
<StgValue><ssdm name="sum_197"/></StgValue>
</operation>

<operation id="4942" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:784 %sum_222 = fadd i32 %sum_221, i32 %mul_1_8_4_2

]]></Node>
<StgValue><ssdm name="sum_222"/></StgValue>
</operation>

<operation id="4943" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:835 %sum_247 = fadd i32 %sum_246, i32 %mul_1_9_4_2

]]></Node>
<StgValue><ssdm name="sum_247"/></StgValue>
</operation>

<operation id="4944" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:886 %sum_272 = fadd i32 %sum_271, i32 %mul_1_10_4_2

]]></Node>
<StgValue><ssdm name="sum_272"/></StgValue>
</operation>

<operation id="4945" st_id="160" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:935 %sum_296 = fadd i32 %sum_295, i32 %mul_1_11_4_1

]]></Node>
<StgValue><ssdm name="sum_296"/></StgValue>
</operation>

<operation id="4946" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:986 %sum_321 = fadd i32 %sum_320, i32 %mul_1_12_4_1

]]></Node>
<StgValue><ssdm name="sum_321"/></StgValue>
</operation>

<operation id="4947" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1037 %sum_346 = fadd i32 %sum_345, i32 %mul_1_13_4_1

]]></Node>
<StgValue><ssdm name="sum_346"/></StgValue>
</operation>

<operation id="4948" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1088 %sum_371 = fadd i32 %sum_370, i32 %mul_1_14_4_1

]]></Node>
<StgValue><ssdm name="sum_371"/></StgValue>
</operation>

<operation id="4949" st_id="160" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1137 %sum_395 = fadd i32 %sum_394, i32 %mul_1_15_4

]]></Node>
<StgValue><ssdm name="sum_395"/></StgValue>
</operation>

<operation id="4950" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1144 %mul_1_15_4_4 = fmul i32 %input_val_99, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_15_4_4"/></StgValue>
</operation>

<operation id="4951" st_id="160" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1188 %sum_420 = fadd i32 %sum_419, i32 %mul_1_16_4

]]></Node>
<StgValue><ssdm name="sum_420"/></StgValue>
</operation>

<operation id="4952" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1193 %mul_1_16_4_3 = fmul i32 %input_val_99, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_3"/></StgValue>
</operation>

<operation id="4953" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1195 %mul_1_16_4_4 = fmul i32 %input_val_104, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_4"/></StgValue>
</operation>

<operation id="4954" st_id="160" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1239 %sum_445 = fadd i32 %sum_444, i32 %mul_1_17_4

]]></Node>
<StgValue><ssdm name="sum_445"/></StgValue>
</operation>

<operation id="4955" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1242 %mul_1_17_4_2 = fmul i32 %input_val_99, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_2"/></StgValue>
</operation>

<operation id="4956" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1244 %mul_1_17_4_3 = fmul i32 %input_val_104, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_3"/></StgValue>
</operation>

<operation id="4957" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1246 %mul_1_17_4_4 = fmul i32 %input_val_109, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_4"/></StgValue>
</operation>

<operation id="4958" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1290 %sum_470 = fadd i32 %sum_469, i32 %mul_1_18_4

]]></Node>
<StgValue><ssdm name="sum_470"/></StgValue>
</operation>

<operation id="4959" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1291 %mul_1_18_4_1 = fmul i32 %input_val_99, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_1"/></StgValue>
</operation>

<operation id="4960" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1293 %mul_1_18_4_2 = fmul i32 %input_val_104, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_2"/></StgValue>
</operation>

<operation id="4961" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1295 %mul_1_18_4_3 = fmul i32 %input_val_109, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_3"/></StgValue>
</operation>

<operation id="4962" st_id="160" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1340 %mul_1_19_4 = fmul i32 %input_val_99, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4"/></StgValue>
</operation>

<operation id="4963" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1342 %mul_1_19_4_1 = fmul i32 %input_val_104, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_1"/></StgValue>
</operation>

<operation id="4964" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1344 %mul_1_19_4_2 = fmul i32 %input_val_109, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_2"/></StgValue>
</operation>

<operation id="4965" st_id="160" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1391 %mul_1_20_4 = fmul i32 %input_val_104, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4"/></StgValue>
</operation>

<operation id="4966" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1393 %mul_1_20_4_1 = fmul i32 %input_val_109, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_1"/></StgValue>
</operation>

<operation id="4967" st_id="160" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1442 %mul_1_21_4 = fmul i32 %input_val_109, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="4968" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:312 %input_val_114 = bitcast i32 %INPUT_r_addr_read_150

]]></Node>
<StgValue><ssdm name="input_val_114"/></StgValue>
</operation>

<operation id="4969" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:313 %INPUT_r_addr_read_151 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_151"/></StgValue>
</operation>

<operation id="4970" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:380 %sum_24 = fadd i32 %sum_23, i32 %mul_1_41219_4

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>

<operation id="4971" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:431 %sum_49 = fadd i32 %sum_48, i32 %mul_1_1_4_4

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="4972" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:482 %sum_74 = fadd i32 %sum_73, i32 %mul_1_2_4_4

]]></Node>
<StgValue><ssdm name="sum_74"/></StgValue>
</operation>

<operation id="4973" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:533 %sum_99 = fadd i32 %sum_98, i32 %mul_1_3_4_4

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="4974" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:582 %sum_123 = fadd i32 %sum_122, i32 %mul_1_4_4_3

]]></Node>
<StgValue><ssdm name="sum_123"/></StgValue>
</operation>

<operation id="4975" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:633 %sum_148 = fadd i32 %sum_147, i32 %mul_1_5_4_3

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="4976" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:684 %sum_173 = fadd i32 %sum_172, i32 %mul_1_6_4_3

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="4977" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:735 %sum_198 = fadd i32 %sum_197, i32 %mul_1_7_4_3

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="4978" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:784 %sum_222 = fadd i32 %sum_221, i32 %mul_1_8_4_2

]]></Node>
<StgValue><ssdm name="sum_222"/></StgValue>
</operation>

<operation id="4979" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:835 %sum_247 = fadd i32 %sum_246, i32 %mul_1_9_4_2

]]></Node>
<StgValue><ssdm name="sum_247"/></StgValue>
</operation>

<operation id="4980" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:886 %sum_272 = fadd i32 %sum_271, i32 %mul_1_10_4_2

]]></Node>
<StgValue><ssdm name="sum_272"/></StgValue>
</operation>

<operation id="4981" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:937 %sum_297 = fadd i32 %sum_296, i32 %mul_1_11_4_2

]]></Node>
<StgValue><ssdm name="sum_297"/></StgValue>
</operation>

<operation id="4982" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:986 %sum_321 = fadd i32 %sum_320, i32 %mul_1_12_4_1

]]></Node>
<StgValue><ssdm name="sum_321"/></StgValue>
</operation>

<operation id="4983" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1037 %sum_346 = fadd i32 %sum_345, i32 %mul_1_13_4_1

]]></Node>
<StgValue><ssdm name="sum_346"/></StgValue>
</operation>

<operation id="4984" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1088 %sum_371 = fadd i32 %sum_370, i32 %mul_1_14_4_1

]]></Node>
<StgValue><ssdm name="sum_371"/></StgValue>
</operation>

<operation id="4985" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1139 %sum_396 = fadd i32 %sum_395, i32 %mul_1_15_4_1

]]></Node>
<StgValue><ssdm name="sum_396"/></StgValue>
</operation>

<operation id="4986" st_id="161" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1188 %sum_420 = fadd i32 %sum_419, i32 %mul_1_16_4

]]></Node>
<StgValue><ssdm name="sum_420"/></StgValue>
</operation>

<operation id="4987" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1195 %mul_1_16_4_4 = fmul i32 %input_val_104, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_16_4_4"/></StgValue>
</operation>

<operation id="4988" st_id="161" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1239 %sum_445 = fadd i32 %sum_444, i32 %mul_1_17_4

]]></Node>
<StgValue><ssdm name="sum_445"/></StgValue>
</operation>

<operation id="4989" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1244 %mul_1_17_4_3 = fmul i32 %input_val_104, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_3"/></StgValue>
</operation>

<operation id="4990" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1246 %mul_1_17_4_4 = fmul i32 %input_val_109, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_4"/></StgValue>
</operation>

<operation id="4991" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1290 %sum_470 = fadd i32 %sum_469, i32 %mul_1_18_4

]]></Node>
<StgValue><ssdm name="sum_470"/></StgValue>
</operation>

<operation id="4992" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1293 %mul_1_18_4_2 = fmul i32 %input_val_104, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_2"/></StgValue>
</operation>

<operation id="4993" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1295 %mul_1_18_4_3 = fmul i32 %input_val_109, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_3"/></StgValue>
</operation>

<operation id="4994" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1297 %mul_1_18_4_4 = fmul i32 %input_val_114, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_4"/></StgValue>
</operation>

<operation id="4995" st_id="161" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1341 %sum_495 = fadd i32 %sum_494, i32 %mul_1_19_4

]]></Node>
<StgValue><ssdm name="sum_495"/></StgValue>
</operation>

<operation id="4996" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1342 %mul_1_19_4_1 = fmul i32 %input_val_104, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_1"/></StgValue>
</operation>

<operation id="4997" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1344 %mul_1_19_4_2 = fmul i32 %input_val_109, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_2"/></StgValue>
</operation>

<operation id="4998" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1346 %mul_1_19_4_3 = fmul i32 %input_val_114, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_3"/></StgValue>
</operation>

<operation id="4999" st_id="161" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1391 %mul_1_20_4 = fmul i32 %input_val_104, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4"/></StgValue>
</operation>

<operation id="5000" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1393 %mul_1_20_4_1 = fmul i32 %input_val_109, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_1"/></StgValue>
</operation>

<operation id="5001" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1395 %mul_1_20_4_2 = fmul i32 %input_val_114, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_2"/></StgValue>
</operation>

<operation id="5002" st_id="161" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1442 %mul_1_21_4 = fmul i32 %input_val_109, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4"/></StgValue>
</operation>

<operation id="5003" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1444 %mul_1_21_4_1 = fmul i32 %input_val_114, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_1"/></StgValue>
</operation>

<operation id="5004" st_id="161" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1493 %mul_1_22_4 = fmul i32 %input_val_114, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="5005" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:314 %input_val_119 = bitcast i32 %INPUT_r_addr_read_151

]]></Node>
<StgValue><ssdm name="input_val_119"/></StgValue>
</operation>

<operation id="5006" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:315 %INPUT_r_addr_read_152 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_152"/></StgValue>
</operation>

<operation id="5007" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:381 %add34_1 = fadd i32 %sum_24, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1"/></StgValue>
</operation>

<operation id="5008" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:431 %sum_49 = fadd i32 %sum_48, i32 %mul_1_1_4_4

]]></Node>
<StgValue><ssdm name="sum_49"/></StgValue>
</operation>

<operation id="5009" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:482 %sum_74 = fadd i32 %sum_73, i32 %mul_1_2_4_4

]]></Node>
<StgValue><ssdm name="sum_74"/></StgValue>
</operation>

<operation id="5010" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:533 %sum_99 = fadd i32 %sum_98, i32 %mul_1_3_4_4

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="5011" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:584 %sum_124 = fadd i32 %sum_123, i32 %mul_1_4_4_4

]]></Node>
<StgValue><ssdm name="sum_124"/></StgValue>
</operation>

<operation id="5012" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:633 %sum_148 = fadd i32 %sum_147, i32 %mul_1_5_4_3

]]></Node>
<StgValue><ssdm name="sum_148"/></StgValue>
</operation>

<operation id="5013" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:684 %sum_173 = fadd i32 %sum_172, i32 %mul_1_6_4_3

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="5014" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:735 %sum_198 = fadd i32 %sum_197, i32 %mul_1_7_4_3

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="5015" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:786 %sum_223 = fadd i32 %sum_222, i32 %mul_1_8_4_3

]]></Node>
<StgValue><ssdm name="sum_223"/></StgValue>
</operation>

<operation id="5016" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:835 %sum_247 = fadd i32 %sum_246, i32 %mul_1_9_4_2

]]></Node>
<StgValue><ssdm name="sum_247"/></StgValue>
</operation>

<operation id="5017" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:886 %sum_272 = fadd i32 %sum_271, i32 %mul_1_10_4_2

]]></Node>
<StgValue><ssdm name="sum_272"/></StgValue>
</operation>

<operation id="5018" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:937 %sum_297 = fadd i32 %sum_296, i32 %mul_1_11_4_2

]]></Node>
<StgValue><ssdm name="sum_297"/></StgValue>
</operation>

<operation id="5019" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:988 %sum_322 = fadd i32 %sum_321, i32 %mul_1_12_4_2

]]></Node>
<StgValue><ssdm name="sum_322"/></StgValue>
</operation>

<operation id="5020" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1037 %sum_346 = fadd i32 %sum_345, i32 %mul_1_13_4_1

]]></Node>
<StgValue><ssdm name="sum_346"/></StgValue>
</operation>

<operation id="5021" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1088 %sum_371 = fadd i32 %sum_370, i32 %mul_1_14_4_1

]]></Node>
<StgValue><ssdm name="sum_371"/></StgValue>
</operation>

<operation id="5022" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1139 %sum_396 = fadd i32 %sum_395, i32 %mul_1_15_4_1

]]></Node>
<StgValue><ssdm name="sum_396"/></StgValue>
</operation>

<operation id="5023" st_id="162" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1190 %sum_421 = fadd i32 %sum_420, i32 %mul_1_16_4_1

]]></Node>
<StgValue><ssdm name="sum_421"/></StgValue>
</operation>

<operation id="5024" st_id="162" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1239 %sum_445 = fadd i32 %sum_444, i32 %mul_1_17_4

]]></Node>
<StgValue><ssdm name="sum_445"/></StgValue>
</operation>

<operation id="5025" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1246 %mul_1_17_4_4 = fmul i32 %input_val_109, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_17_4_4"/></StgValue>
</operation>

<operation id="5026" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1290 %sum_470 = fadd i32 %sum_469, i32 %mul_1_18_4

]]></Node>
<StgValue><ssdm name="sum_470"/></StgValue>
</operation>

<operation id="5027" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1295 %mul_1_18_4_3 = fmul i32 %input_val_109, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_3"/></StgValue>
</operation>

<operation id="5028" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1297 %mul_1_18_4_4 = fmul i32 %input_val_114, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_4"/></StgValue>
</operation>

<operation id="5029" st_id="162" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1341 %sum_495 = fadd i32 %sum_494, i32 %mul_1_19_4

]]></Node>
<StgValue><ssdm name="sum_495"/></StgValue>
</operation>

<operation id="5030" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1344 %mul_1_19_4_2 = fmul i32 %input_val_109, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_2"/></StgValue>
</operation>

<operation id="5031" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1346 %mul_1_19_4_3 = fmul i32 %input_val_114, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_3"/></StgValue>
</operation>

<operation id="5032" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1348 %mul_1_19_4_4 = fmul i32 %input_val_119, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_4"/></StgValue>
</operation>

<operation id="5033" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1393 %mul_1_20_4_1 = fmul i32 %input_val_109, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_1"/></StgValue>
</operation>

<operation id="5034" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1395 %mul_1_20_4_2 = fmul i32 %input_val_114, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_2"/></StgValue>
</operation>

<operation id="5035" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1397 %mul_1_20_4_3 = fmul i32 %input_val_119, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_3"/></StgValue>
</operation>

<operation id="5036" st_id="162" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1442 %mul_1_21_4 = fmul i32 %input_val_109, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4"/></StgValue>
</operation>

<operation id="5037" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1444 %mul_1_21_4_1 = fmul i32 %input_val_114, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_1"/></StgValue>
</operation>

<operation id="5038" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1446 %mul_1_21_4_2 = fmul i32 %input_val_119, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_2"/></StgValue>
</operation>

<operation id="5039" st_id="162" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1493 %mul_1_22_4 = fmul i32 %input_val_114, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4"/></StgValue>
</operation>

<operation id="5040" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1495 %mul_1_22_4_1 = fmul i32 %input_val_119, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_1"/></StgValue>
</operation>

<operation id="5041" st_id="162" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1544 %mul_1_23_4 = fmul i32 %input_val_119, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="5042" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:316 %input_val_124 = bitcast i32 %INPUT_r_addr_read_152

]]></Node>
<StgValue><ssdm name="input_val_124"/></StgValue>
</operation>

<operation id="5043" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:317 %INPUT_r_addr_read_153 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_153"/></StgValue>
</operation>

<operation id="5044" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:381 %add34_1 = fadd i32 %sum_24, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1"/></StgValue>
</operation>

<operation id="5045" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:432 %add34_1_1 = fadd i32 %sum_49, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_1"/></StgValue>
</operation>

<operation id="5046" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:482 %sum_74 = fadd i32 %sum_73, i32 %mul_1_2_4_4

]]></Node>
<StgValue><ssdm name="sum_74"/></StgValue>
</operation>

<operation id="5047" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:533 %sum_99 = fadd i32 %sum_98, i32 %mul_1_3_4_4

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="5048" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:584 %sum_124 = fadd i32 %sum_123, i32 %mul_1_4_4_4

]]></Node>
<StgValue><ssdm name="sum_124"/></StgValue>
</operation>

<operation id="5049" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:635 %sum_149 = fadd i32 %sum_148, i32 %mul_1_5_4_4

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="5050" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:684 %sum_173 = fadd i32 %sum_172, i32 %mul_1_6_4_3

]]></Node>
<StgValue><ssdm name="sum_173"/></StgValue>
</operation>

<operation id="5051" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:735 %sum_198 = fadd i32 %sum_197, i32 %mul_1_7_4_3

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="5052" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:786 %sum_223 = fadd i32 %sum_222, i32 %mul_1_8_4_3

]]></Node>
<StgValue><ssdm name="sum_223"/></StgValue>
</operation>

<operation id="5053" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:837 %sum_248 = fadd i32 %sum_247, i32 %mul_1_9_4_3

]]></Node>
<StgValue><ssdm name="sum_248"/></StgValue>
</operation>

<operation id="5054" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:886 %sum_272 = fadd i32 %sum_271, i32 %mul_1_10_4_2

]]></Node>
<StgValue><ssdm name="sum_272"/></StgValue>
</operation>

<operation id="5055" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:937 %sum_297 = fadd i32 %sum_296, i32 %mul_1_11_4_2

]]></Node>
<StgValue><ssdm name="sum_297"/></StgValue>
</operation>

<operation id="5056" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:988 %sum_322 = fadd i32 %sum_321, i32 %mul_1_12_4_2

]]></Node>
<StgValue><ssdm name="sum_322"/></StgValue>
</operation>

<operation id="5057" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1039 %sum_347 = fadd i32 %sum_346, i32 %mul_1_13_4_2

]]></Node>
<StgValue><ssdm name="sum_347"/></StgValue>
</operation>

<operation id="5058" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1088 %sum_371 = fadd i32 %sum_370, i32 %mul_1_14_4_1

]]></Node>
<StgValue><ssdm name="sum_371"/></StgValue>
</operation>

<operation id="5059" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1139 %sum_396 = fadd i32 %sum_395, i32 %mul_1_15_4_1

]]></Node>
<StgValue><ssdm name="sum_396"/></StgValue>
</operation>

<operation id="5060" st_id="163" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1190 %sum_421 = fadd i32 %sum_420, i32 %mul_1_16_4_1

]]></Node>
<StgValue><ssdm name="sum_421"/></StgValue>
</operation>

<operation id="5061" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1290 %sum_470 = fadd i32 %sum_469, i32 %mul_1_18_4

]]></Node>
<StgValue><ssdm name="sum_470"/></StgValue>
</operation>

<operation id="5062" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1297 %mul_1_18_4_4 = fmul i32 %input_val_114, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_18_4_4"/></StgValue>
</operation>

<operation id="5063" st_id="163" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1341 %sum_495 = fadd i32 %sum_494, i32 %mul_1_19_4

]]></Node>
<StgValue><ssdm name="sum_495"/></StgValue>
</operation>

<operation id="5064" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1346 %mul_1_19_4_3 = fmul i32 %input_val_114, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_3"/></StgValue>
</operation>

<operation id="5065" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1348 %mul_1_19_4_4 = fmul i32 %input_val_119, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_4"/></StgValue>
</operation>

<operation id="5066" st_id="163" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1392 %sum_520 = fadd i32 %sum_519, i32 %mul_1_20_4

]]></Node>
<StgValue><ssdm name="sum_520"/></StgValue>
</operation>

<operation id="5067" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1395 %mul_1_20_4_2 = fmul i32 %input_val_114, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_2"/></StgValue>
</operation>

<operation id="5068" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1397 %mul_1_20_4_3 = fmul i32 %input_val_119, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_3"/></StgValue>
</operation>

<operation id="5069" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1399 %mul_1_20_4_4 = fmul i32 %input_val_124, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_4"/></StgValue>
</operation>

<operation id="5070" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1444 %mul_1_21_4_1 = fmul i32 %input_val_114, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_1"/></StgValue>
</operation>

<operation id="5071" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1446 %mul_1_21_4_2 = fmul i32 %input_val_119, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_2"/></StgValue>
</operation>

<operation id="5072" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1448 %mul_1_21_4_3 = fmul i32 %input_val_124, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_3"/></StgValue>
</operation>

<operation id="5073" st_id="163" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1493 %mul_1_22_4 = fmul i32 %input_val_114, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4"/></StgValue>
</operation>

<operation id="5074" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1495 %mul_1_22_4_1 = fmul i32 %input_val_119, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_1"/></StgValue>
</operation>

<operation id="5075" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1497 %mul_1_22_4_2 = fmul i32 %input_val_124, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_2"/></StgValue>
</operation>

<operation id="5076" st_id="163" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1544 %mul_1_23_4 = fmul i32 %input_val_119, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4"/></StgValue>
</operation>

<operation id="5077" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1546 %mul_1_23_4_1 = fmul i32 %input_val_124, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_1"/></StgValue>
</operation>

<operation id="5078" st_id="163" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1595 %mul_1_24_4 = fmul i32 %input_val_124, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="5079" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:318 %input_val_129 = bitcast i32 %INPUT_r_addr_read_153

]]></Node>
<StgValue><ssdm name="input_val_129"/></StgValue>
</operation>

<operation id="5080" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:319 %INPUT_r_addr_read_154 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_154"/></StgValue>
</operation>

<operation id="5081" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:381 %add34_1 = fadd i32 %sum_24, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1"/></StgValue>
</operation>

<operation id="5082" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:432 %add34_1_1 = fadd i32 %sum_49, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_1"/></StgValue>
</operation>

<operation id="5083" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:483 %add34_1_2 = fadd i32 %sum_74, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_2"/></StgValue>
</operation>

<operation id="5084" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:533 %sum_99 = fadd i32 %sum_98, i32 %mul_1_3_4_4

]]></Node>
<StgValue><ssdm name="sum_99"/></StgValue>
</operation>

<operation id="5085" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:584 %sum_124 = fadd i32 %sum_123, i32 %mul_1_4_4_4

]]></Node>
<StgValue><ssdm name="sum_124"/></StgValue>
</operation>

<operation id="5086" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:635 %sum_149 = fadd i32 %sum_148, i32 %mul_1_5_4_4

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="5087" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:686 %sum_174 = fadd i32 %sum_173, i32 %mul_1_6_4_4

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="5088" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:735 %sum_198 = fadd i32 %sum_197, i32 %mul_1_7_4_3

]]></Node>
<StgValue><ssdm name="sum_198"/></StgValue>
</operation>

<operation id="5089" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:786 %sum_223 = fadd i32 %sum_222, i32 %mul_1_8_4_3

]]></Node>
<StgValue><ssdm name="sum_223"/></StgValue>
</operation>

<operation id="5090" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:837 %sum_248 = fadd i32 %sum_247, i32 %mul_1_9_4_3

]]></Node>
<StgValue><ssdm name="sum_248"/></StgValue>
</operation>

<operation id="5091" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:888 %sum_273 = fadd i32 %sum_272, i32 %mul_1_10_4_3

]]></Node>
<StgValue><ssdm name="sum_273"/></StgValue>
</operation>

<operation id="5092" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:937 %sum_297 = fadd i32 %sum_296, i32 %mul_1_11_4_2

]]></Node>
<StgValue><ssdm name="sum_297"/></StgValue>
</operation>

<operation id="5093" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:988 %sum_322 = fadd i32 %sum_321, i32 %mul_1_12_4_2

]]></Node>
<StgValue><ssdm name="sum_322"/></StgValue>
</operation>

<operation id="5094" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1039 %sum_347 = fadd i32 %sum_346, i32 %mul_1_13_4_2

]]></Node>
<StgValue><ssdm name="sum_347"/></StgValue>
</operation>

<operation id="5095" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1139 %sum_396 = fadd i32 %sum_395, i32 %mul_1_15_4_1

]]></Node>
<StgValue><ssdm name="sum_396"/></StgValue>
</operation>

<operation id="5096" st_id="164" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1190 %sum_421 = fadd i32 %sum_420, i32 %mul_1_16_4_1

]]></Node>
<StgValue><ssdm name="sum_421"/></StgValue>
</operation>

<operation id="5097" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1241 %sum_446 = fadd i32 %sum_445, i32 %mul_1_17_4_1

]]></Node>
<StgValue><ssdm name="sum_446"/></StgValue>
</operation>

<operation id="5098" st_id="164" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1341 %sum_495 = fadd i32 %sum_494, i32 %mul_1_19_4

]]></Node>
<StgValue><ssdm name="sum_495"/></StgValue>
</operation>

<operation id="5099" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1348 %mul_1_19_4_4 = fmul i32 %input_val_119, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_19_4_4"/></StgValue>
</operation>

<operation id="5100" st_id="164" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1392 %sum_520 = fadd i32 %sum_519, i32 %mul_1_20_4

]]></Node>
<StgValue><ssdm name="sum_520"/></StgValue>
</operation>

<operation id="5101" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1397 %mul_1_20_4_3 = fmul i32 %input_val_119, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_3"/></StgValue>
</operation>

<operation id="5102" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1399 %mul_1_20_4_4 = fmul i32 %input_val_124, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_4"/></StgValue>
</operation>

<operation id="5103" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1443 %sum_545 = fadd i32 %sum_544, i32 %mul_1_21_4

]]></Node>
<StgValue><ssdm name="sum_545"/></StgValue>
</operation>

<operation id="5104" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1446 %mul_1_21_4_2 = fmul i32 %input_val_119, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_2"/></StgValue>
</operation>

<operation id="5105" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1448 %mul_1_21_4_3 = fmul i32 %input_val_124, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_3"/></StgValue>
</operation>

<operation id="5106" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1450 %mul_1_21_4_4 = fmul i32 %input_val_129, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_4"/></StgValue>
</operation>

<operation id="5107" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1495 %mul_1_22_4_1 = fmul i32 %input_val_119, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_1"/></StgValue>
</operation>

<operation id="5108" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1497 %mul_1_22_4_2 = fmul i32 %input_val_124, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_2"/></StgValue>
</operation>

<operation id="5109" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1499 %mul_1_22_4_3 = fmul i32 %input_val_129, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_3"/></StgValue>
</operation>

<operation id="5110" st_id="164" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1544 %mul_1_23_4 = fmul i32 %input_val_119, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4"/></StgValue>
</operation>

<operation id="5111" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1546 %mul_1_23_4_1 = fmul i32 %input_val_124, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_1"/></StgValue>
</operation>

<operation id="5112" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1548 %mul_1_23_4_2 = fmul i32 %input_val_129, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_2"/></StgValue>
</operation>

<operation id="5113" st_id="164" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1595 %mul_1_24_4 = fmul i32 %input_val_124, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4"/></StgValue>
</operation>

<operation id="5114" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1597 %mul_1_24_4_1 = fmul i32 %input_val_129, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_1"/></StgValue>
</operation>

<operation id="5115" st_id="164" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1646 %mul_1_25_4 = fmul i32 %input_val_129, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="5116" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:320 %input_val_134 = bitcast i32 %INPUT_r_addr_read_154

]]></Node>
<StgValue><ssdm name="input_val_134"/></StgValue>
</operation>

<operation id="5117" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:321 %INPUT_r_addr_read_155 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_155"/></StgValue>
</operation>

<operation id="5118" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:381 %add34_1 = fadd i32 %sum_24, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1"/></StgValue>
</operation>

<operation id="5119" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:432 %add34_1_1 = fadd i32 %sum_49, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_1"/></StgValue>
</operation>

<operation id="5120" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:483 %add34_1_2 = fadd i32 %sum_74, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_2"/></StgValue>
</operation>

<operation id="5121" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:534 %add34_1_3 = fadd i32 %sum_99, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_3"/></StgValue>
</operation>

<operation id="5122" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:584 %sum_124 = fadd i32 %sum_123, i32 %mul_1_4_4_4

]]></Node>
<StgValue><ssdm name="sum_124"/></StgValue>
</operation>

<operation id="5123" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:635 %sum_149 = fadd i32 %sum_148, i32 %mul_1_5_4_4

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="5124" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:686 %sum_174 = fadd i32 %sum_173, i32 %mul_1_6_4_4

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="5125" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:737 %sum_199 = fadd i32 %sum_198, i32 %mul_1_7_4_4

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5126" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:786 %sum_223 = fadd i32 %sum_222, i32 %mul_1_8_4_3

]]></Node>
<StgValue><ssdm name="sum_223"/></StgValue>
</operation>

<operation id="5127" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:837 %sum_248 = fadd i32 %sum_247, i32 %mul_1_9_4_3

]]></Node>
<StgValue><ssdm name="sum_248"/></StgValue>
</operation>

<operation id="5128" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:888 %sum_273 = fadd i32 %sum_272, i32 %mul_1_10_4_3

]]></Node>
<StgValue><ssdm name="sum_273"/></StgValue>
</operation>

<operation id="5129" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:988 %sum_322 = fadd i32 %sum_321, i32 %mul_1_12_4_2

]]></Node>
<StgValue><ssdm name="sum_322"/></StgValue>
</operation>

<operation id="5130" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1039 %sum_347 = fadd i32 %sum_346, i32 %mul_1_13_4_2

]]></Node>
<StgValue><ssdm name="sum_347"/></StgValue>
</operation>

<operation id="5131" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1090 %sum_372 = fadd i32 %sum_371, i32 %mul_1_14_4_2

]]></Node>
<StgValue><ssdm name="sum_372"/></StgValue>
</operation>

<operation id="5132" st_id="165" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1190 %sum_421 = fadd i32 %sum_420, i32 %mul_1_16_4_1

]]></Node>
<StgValue><ssdm name="sum_421"/></StgValue>
</operation>

<operation id="5133" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1241 %sum_446 = fadd i32 %sum_445, i32 %mul_1_17_4_1

]]></Node>
<StgValue><ssdm name="sum_446"/></StgValue>
</operation>

<operation id="5134" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1292 %sum_471 = fadd i32 %sum_470, i32 %mul_1_18_4_1

]]></Node>
<StgValue><ssdm name="sum_471"/></StgValue>
</operation>

<operation id="5135" st_id="165" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1392 %sum_520 = fadd i32 %sum_519, i32 %mul_1_20_4

]]></Node>
<StgValue><ssdm name="sum_520"/></StgValue>
</operation>

<operation id="5136" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1399 %mul_1_20_4_4 = fmul i32 %input_val_124, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_20_4_4"/></StgValue>
</operation>

<operation id="5137" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1443 %sum_545 = fadd i32 %sum_544, i32 %mul_1_21_4

]]></Node>
<StgValue><ssdm name="sum_545"/></StgValue>
</operation>

<operation id="5138" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1448 %mul_1_21_4_3 = fmul i32 %input_val_124, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_3"/></StgValue>
</operation>

<operation id="5139" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1450 %mul_1_21_4_4 = fmul i32 %input_val_129, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_4"/></StgValue>
</operation>

<operation id="5140" st_id="165" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1494 %sum_570 = fadd i32 %sum_569, i32 %mul_1_22_4

]]></Node>
<StgValue><ssdm name="sum_570"/></StgValue>
</operation>

<operation id="5141" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1497 %mul_1_22_4_2 = fmul i32 %input_val_124, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_2"/></StgValue>
</operation>

<operation id="5142" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1499 %mul_1_22_4_3 = fmul i32 %input_val_129, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_3"/></StgValue>
</operation>

<operation id="5143" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1501 %mul_1_22_4_4 = fmul i32 %input_val_134, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_4"/></StgValue>
</operation>

<operation id="5144" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1546 %mul_1_23_4_1 = fmul i32 %input_val_124, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_1"/></StgValue>
</operation>

<operation id="5145" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1548 %mul_1_23_4_2 = fmul i32 %input_val_129, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_2"/></StgValue>
</operation>

<operation id="5146" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1550 %mul_1_23_4_3 = fmul i32 %input_val_134, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_3"/></StgValue>
</operation>

<operation id="5147" st_id="165" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1595 %mul_1_24_4 = fmul i32 %input_val_124, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4"/></StgValue>
</operation>

<operation id="5148" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1597 %mul_1_24_4_1 = fmul i32 %input_val_129, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_1"/></StgValue>
</operation>

<operation id="5149" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1599 %mul_1_24_4_2 = fmul i32 %input_val_134, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_2"/></StgValue>
</operation>

<operation id="5150" st_id="165" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1646 %mul_1_25_4 = fmul i32 %input_val_129, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4"/></StgValue>
</operation>

<operation id="5151" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1648 %mul_1_25_4_1 = fmul i32 %input_val_134, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_1"/></StgValue>
</operation>

<operation id="5152" st_id="165" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1697 %mul_1_26_4 = fmul i32 %input_val_134, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="5153" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:322 %input_val_139 = bitcast i32 %INPUT_r_addr_read_155

]]></Node>
<StgValue><ssdm name="input_val_139"/></StgValue>
</operation>

<operation id="5154" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:323 %INPUT_r_addr_read_156 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_156"/></StgValue>
</operation>

<operation id="5155" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:432 %add34_1_1 = fadd i32 %sum_49, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_1"/></StgValue>
</operation>

<operation id="5156" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:483 %add34_1_2 = fadd i32 %sum_74, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_2"/></StgValue>
</operation>

<operation id="5157" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:534 %add34_1_3 = fadd i32 %sum_99, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_3"/></StgValue>
</operation>

<operation id="5158" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:585 %add34_1_4 = fadd i32 %sum_124, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_4"/></StgValue>
</operation>

<operation id="5159" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:635 %sum_149 = fadd i32 %sum_148, i32 %mul_1_5_4_4

]]></Node>
<StgValue><ssdm name="sum_149"/></StgValue>
</operation>

<operation id="5160" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:686 %sum_174 = fadd i32 %sum_173, i32 %mul_1_6_4_4

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="5161" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:737 %sum_199 = fadd i32 %sum_198, i32 %mul_1_7_4_4

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5162" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:837 %sum_248 = fadd i32 %sum_247, i32 %mul_1_9_4_3

]]></Node>
<StgValue><ssdm name="sum_248"/></StgValue>
</operation>

<operation id="5163" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:888 %sum_273 = fadd i32 %sum_272, i32 %mul_1_10_4_3

]]></Node>
<StgValue><ssdm name="sum_273"/></StgValue>
</operation>

<operation id="5164" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:939 %sum_298 = fadd i32 %sum_297, i32 %mul_1_11_4_3

]]></Node>
<StgValue><ssdm name="sum_298"/></StgValue>
</operation>

<operation id="5165" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1039 %sum_347 = fadd i32 %sum_346, i32 %mul_1_13_4_2

]]></Node>
<StgValue><ssdm name="sum_347"/></StgValue>
</operation>

<operation id="5166" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1090 %sum_372 = fadd i32 %sum_371, i32 %mul_1_14_4_2

]]></Node>
<StgValue><ssdm name="sum_372"/></StgValue>
</operation>

<operation id="5167" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1141 %sum_397 = fadd i32 %sum_396, i32 %mul_1_15_4_2

]]></Node>
<StgValue><ssdm name="sum_397"/></StgValue>
</operation>

<operation id="5168" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1241 %sum_446 = fadd i32 %sum_445, i32 %mul_1_17_4_1

]]></Node>
<StgValue><ssdm name="sum_446"/></StgValue>
</operation>

<operation id="5169" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1292 %sum_471 = fadd i32 %sum_470, i32 %mul_1_18_4_1

]]></Node>
<StgValue><ssdm name="sum_471"/></StgValue>
</operation>

<operation id="5170" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1343 %sum_496 = fadd i32 %sum_495, i32 %mul_1_19_4_1

]]></Node>
<StgValue><ssdm name="sum_496"/></StgValue>
</operation>

<operation id="5171" st_id="166" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1392 %sum_520 = fadd i32 %sum_519, i32 %mul_1_20_4

]]></Node>
<StgValue><ssdm name="sum_520"/></StgValue>
</operation>

<operation id="5172" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1443 %sum_545 = fadd i32 %sum_544, i32 %mul_1_21_4

]]></Node>
<StgValue><ssdm name="sum_545"/></StgValue>
</operation>

<operation id="5173" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1450 %mul_1_21_4_4 = fmul i32 %input_val_129, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_21_4_4"/></StgValue>
</operation>

<operation id="5174" st_id="166" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1494 %sum_570 = fadd i32 %sum_569, i32 %mul_1_22_4

]]></Node>
<StgValue><ssdm name="sum_570"/></StgValue>
</operation>

<operation id="5175" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1499 %mul_1_22_4_3 = fmul i32 %input_val_129, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_3"/></StgValue>
</operation>

<operation id="5176" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1501 %mul_1_22_4_4 = fmul i32 %input_val_134, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_4"/></StgValue>
</operation>

<operation id="5177" st_id="166" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1545 %sum_595 = fadd i32 %sum_594, i32 %mul_1_23_4

]]></Node>
<StgValue><ssdm name="sum_595"/></StgValue>
</operation>

<operation id="5178" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1548 %mul_1_23_4_2 = fmul i32 %input_val_129, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_2"/></StgValue>
</operation>

<operation id="5179" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1550 %mul_1_23_4_3 = fmul i32 %input_val_134, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_3"/></StgValue>
</operation>

<operation id="5180" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1552 %mul_1_23_4_4 = fmul i32 %input_val_139, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_4"/></StgValue>
</operation>

<operation id="5181" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1597 %mul_1_24_4_1 = fmul i32 %input_val_129, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_1"/></StgValue>
</operation>

<operation id="5182" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1599 %mul_1_24_4_2 = fmul i32 %input_val_134, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_2"/></StgValue>
</operation>

<operation id="5183" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1601 %mul_1_24_4_3 = fmul i32 %input_val_139, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_3"/></StgValue>
</operation>

<operation id="5184" st_id="166" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1646 %mul_1_25_4 = fmul i32 %input_val_129, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4"/></StgValue>
</operation>

<operation id="5185" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1648 %mul_1_25_4_1 = fmul i32 %input_val_134, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_1"/></StgValue>
</operation>

<operation id="5186" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1650 %mul_1_25_4_2 = fmul i32 %input_val_139, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_2"/></StgValue>
</operation>

<operation id="5187" st_id="166" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1697 %mul_1_26_4 = fmul i32 %input_val_134, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4"/></StgValue>
</operation>

<operation id="5188" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1699 %mul_1_26_4_1 = fmul i32 %input_val_139, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_1"/></StgValue>
</operation>

<operation id="5189" st_id="166" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1748 %mul_1_27_4 = fmul i32 %input_val_139, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4"/></StgValue>
</operation>

<operation id="5190" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1759 %bitcast_ln22 = bitcast i32 %add34_1

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="5191" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
VITIS_LOOP_26_3.1.split:1760 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="5192" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:324 %input_val_144 = bitcast i32 %INPUT_r_addr_read_156

]]></Node>
<StgValue><ssdm name="input_val_144"/></StgValue>
</operation>

<operation id="5193" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:325 %INPUT_r_addr_read_157 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_157"/></StgValue>
</operation>

<operation id="5194" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:483 %add34_1_2 = fadd i32 %sum_74, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_2"/></StgValue>
</operation>

<operation id="5195" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:534 %add34_1_3 = fadd i32 %sum_99, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_3"/></StgValue>
</operation>

<operation id="5196" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:585 %add34_1_4 = fadd i32 %sum_124, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_4"/></StgValue>
</operation>

<operation id="5197" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:686 %sum_174 = fadd i32 %sum_173, i32 %mul_1_6_4_4

]]></Node>
<StgValue><ssdm name="sum_174"/></StgValue>
</operation>

<operation id="5198" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:737 %sum_199 = fadd i32 %sum_198, i32 %mul_1_7_4_4

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5199" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:788 %sum_224 = fadd i32 %sum_223, i32 %mul_1_8_4_4

]]></Node>
<StgValue><ssdm name="sum_224"/></StgValue>
</operation>

<operation id="5200" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:888 %sum_273 = fadd i32 %sum_272, i32 %mul_1_10_4_3

]]></Node>
<StgValue><ssdm name="sum_273"/></StgValue>
</operation>

<operation id="5201" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:939 %sum_298 = fadd i32 %sum_297, i32 %mul_1_11_4_3

]]></Node>
<StgValue><ssdm name="sum_298"/></StgValue>
</operation>

<operation id="5202" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:990 %sum_323 = fadd i32 %sum_322, i32 %mul_1_12_4_3

]]></Node>
<StgValue><ssdm name="sum_323"/></StgValue>
</operation>

<operation id="5203" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1090 %sum_372 = fadd i32 %sum_371, i32 %mul_1_14_4_2

]]></Node>
<StgValue><ssdm name="sum_372"/></StgValue>
</operation>

<operation id="5204" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1141 %sum_397 = fadd i32 %sum_396, i32 %mul_1_15_4_2

]]></Node>
<StgValue><ssdm name="sum_397"/></StgValue>
</operation>

<operation id="5205" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1192 %sum_422 = fadd i32 %sum_421, i32 %mul_1_16_4_2

]]></Node>
<StgValue><ssdm name="sum_422"/></StgValue>
</operation>

<operation id="5206" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1241 %sum_446 = fadd i32 %sum_445, i32 %mul_1_17_4_1

]]></Node>
<StgValue><ssdm name="sum_446"/></StgValue>
</operation>

<operation id="5207" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1292 %sum_471 = fadd i32 %sum_470, i32 %mul_1_18_4_1

]]></Node>
<StgValue><ssdm name="sum_471"/></StgValue>
</operation>

<operation id="5208" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1343 %sum_496 = fadd i32 %sum_495, i32 %mul_1_19_4_1

]]></Node>
<StgValue><ssdm name="sum_496"/></StgValue>
</operation>

<operation id="5209" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1394 %sum_521 = fadd i32 %sum_520, i32 %mul_1_20_4_1

]]></Node>
<StgValue><ssdm name="sum_521"/></StgValue>
</operation>

<operation id="5210" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1443 %sum_545 = fadd i32 %sum_544, i32 %mul_1_21_4

]]></Node>
<StgValue><ssdm name="sum_545"/></StgValue>
</operation>

<operation id="5211" st_id="167" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1494 %sum_570 = fadd i32 %sum_569, i32 %mul_1_22_4

]]></Node>
<StgValue><ssdm name="sum_570"/></StgValue>
</operation>

<operation id="5212" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1501 %mul_1_22_4_4 = fmul i32 %input_val_134, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_22_4_4"/></StgValue>
</operation>

<operation id="5213" st_id="167" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1545 %sum_595 = fadd i32 %sum_594, i32 %mul_1_23_4

]]></Node>
<StgValue><ssdm name="sum_595"/></StgValue>
</operation>

<operation id="5214" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1550 %mul_1_23_4_3 = fmul i32 %input_val_134, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_3"/></StgValue>
</operation>

<operation id="5215" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1552 %mul_1_23_4_4 = fmul i32 %input_val_139, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_4"/></StgValue>
</operation>

<operation id="5216" st_id="167" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1596 %sum_620 = fadd i32 %sum_619, i32 %mul_1_24_4

]]></Node>
<StgValue><ssdm name="sum_620"/></StgValue>
</operation>

<operation id="5217" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1599 %mul_1_24_4_2 = fmul i32 %input_val_134, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_2"/></StgValue>
</operation>

<operation id="5218" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1601 %mul_1_24_4_3 = fmul i32 %input_val_139, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_3"/></StgValue>
</operation>

<operation id="5219" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1603 %mul_1_24_4_4 = fmul i32 %input_val_144, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_4"/></StgValue>
</operation>

<operation id="5220" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1648 %mul_1_25_4_1 = fmul i32 %input_val_134, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_1"/></StgValue>
</operation>

<operation id="5221" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1650 %mul_1_25_4_2 = fmul i32 %input_val_139, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_2"/></StgValue>
</operation>

<operation id="5222" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1652 %mul_1_25_4_3 = fmul i32 %input_val_144, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_3"/></StgValue>
</operation>

<operation id="5223" st_id="167" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1697 %mul_1_26_4 = fmul i32 %input_val_134, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4"/></StgValue>
</operation>

<operation id="5224" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1699 %mul_1_26_4_1 = fmul i32 %input_val_139, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_1"/></StgValue>
</operation>

<operation id="5225" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1701 %mul_1_26_4_2 = fmul i32 %input_val_144, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_2"/></StgValue>
</operation>

<operation id="5226" st_id="167" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1748 %mul_1_27_4 = fmul i32 %input_val_139, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4"/></StgValue>
</operation>

<operation id="5227" st_id="167" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1750 %mul_1_27_4_1 = fmul i32 %input_val_144, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_1"/></StgValue>
</operation>

<operation id="5228" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1761 %bitcast_ln22_1 = bitcast i32 %add34_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="5229" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1762 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="5230" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:326 %input_val_149 = bitcast i32 %INPUT_r_addr_read_157

]]></Node>
<StgValue><ssdm name="input_val_149"/></StgValue>
</operation>

<operation id="5231" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:327 %INPUT_r_addr_read_158 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_158"/></StgValue>
</operation>

<operation id="5232" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:534 %add34_1_3 = fadd i32 %sum_99, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_3"/></StgValue>
</operation>

<operation id="5233" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:585 %add34_1_4 = fadd i32 %sum_124, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_4"/></StgValue>
</operation>

<operation id="5234" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:636 %add34_1_5 = fadd i32 %sum_149, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_5"/></StgValue>
</operation>

<operation id="5235" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:737 %sum_199 = fadd i32 %sum_198, i32 %mul_1_7_4_4

]]></Node>
<StgValue><ssdm name="sum_199"/></StgValue>
</operation>

<operation id="5236" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:788 %sum_224 = fadd i32 %sum_223, i32 %mul_1_8_4_4

]]></Node>
<StgValue><ssdm name="sum_224"/></StgValue>
</operation>

<operation id="5237" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:839 %sum_249 = fadd i32 %sum_248, i32 %mul_1_9_4_4

]]></Node>
<StgValue><ssdm name="sum_249"/></StgValue>
</operation>

<operation id="5238" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:939 %sum_298 = fadd i32 %sum_297, i32 %mul_1_11_4_3

]]></Node>
<StgValue><ssdm name="sum_298"/></StgValue>
</operation>

<operation id="5239" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:990 %sum_323 = fadd i32 %sum_322, i32 %mul_1_12_4_3

]]></Node>
<StgValue><ssdm name="sum_323"/></StgValue>
</operation>

<operation id="5240" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1041 %sum_348 = fadd i32 %sum_347, i32 %mul_1_13_4_3

]]></Node>
<StgValue><ssdm name="sum_348"/></StgValue>
</operation>

<operation id="5241" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1090 %sum_372 = fadd i32 %sum_371, i32 %mul_1_14_4_2

]]></Node>
<StgValue><ssdm name="sum_372"/></StgValue>
</operation>

<operation id="5242" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1141 %sum_397 = fadd i32 %sum_396, i32 %mul_1_15_4_2

]]></Node>
<StgValue><ssdm name="sum_397"/></StgValue>
</operation>

<operation id="5243" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1192 %sum_422 = fadd i32 %sum_421, i32 %mul_1_16_4_2

]]></Node>
<StgValue><ssdm name="sum_422"/></StgValue>
</operation>

<operation id="5244" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1243 %sum_447 = fadd i32 %sum_446, i32 %mul_1_17_4_2

]]></Node>
<StgValue><ssdm name="sum_447"/></StgValue>
</operation>

<operation id="5245" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1292 %sum_471 = fadd i32 %sum_470, i32 %mul_1_18_4_1

]]></Node>
<StgValue><ssdm name="sum_471"/></StgValue>
</operation>

<operation id="5246" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1343 %sum_496 = fadd i32 %sum_495, i32 %mul_1_19_4_1

]]></Node>
<StgValue><ssdm name="sum_496"/></StgValue>
</operation>

<operation id="5247" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1394 %sum_521 = fadd i32 %sum_520, i32 %mul_1_20_4_1

]]></Node>
<StgValue><ssdm name="sum_521"/></StgValue>
</operation>

<operation id="5248" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1445 %sum_546 = fadd i32 %sum_545, i32 %mul_1_21_4_1

]]></Node>
<StgValue><ssdm name="sum_546"/></StgValue>
</operation>

<operation id="5249" st_id="168" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1494 %sum_570 = fadd i32 %sum_569, i32 %mul_1_22_4

]]></Node>
<StgValue><ssdm name="sum_570"/></StgValue>
</operation>

<operation id="5250" st_id="168" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1545 %sum_595 = fadd i32 %sum_594, i32 %mul_1_23_4

]]></Node>
<StgValue><ssdm name="sum_595"/></StgValue>
</operation>

<operation id="5251" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1552 %mul_1_23_4_4 = fmul i32 %input_val_139, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_23_4_4"/></StgValue>
</operation>

<operation id="5252" st_id="168" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1596 %sum_620 = fadd i32 %sum_619, i32 %mul_1_24_4

]]></Node>
<StgValue><ssdm name="sum_620"/></StgValue>
</operation>

<operation id="5253" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1601 %mul_1_24_4_3 = fmul i32 %input_val_139, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_3"/></StgValue>
</operation>

<operation id="5254" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1603 %mul_1_24_4_4 = fmul i32 %input_val_144, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_4"/></StgValue>
</operation>

<operation id="5255" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1650 %mul_1_25_4_2 = fmul i32 %input_val_139, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_2"/></StgValue>
</operation>

<operation id="5256" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1652 %mul_1_25_4_3 = fmul i32 %input_val_144, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_3"/></StgValue>
</operation>

<operation id="5257" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1654 %mul_1_25_4_4 = fmul i32 %input_val_149, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_4"/></StgValue>
</operation>

<operation id="5258" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1699 %mul_1_26_4_1 = fmul i32 %input_val_139, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_1"/></StgValue>
</operation>

<operation id="5259" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1701 %mul_1_26_4_2 = fmul i32 %input_val_144, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_2"/></StgValue>
</operation>

<operation id="5260" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1703 %mul_1_26_4_3 = fmul i32 %input_val_149, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_3"/></StgValue>
</operation>

<operation id="5261" st_id="168" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1748 %mul_1_27_4 = fmul i32 %input_val_139, i32 %weight_val_45_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4"/></StgValue>
</operation>

<operation id="5262" st_id="168" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1750 %mul_1_27_4_1 = fmul i32 %input_val_144, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_1"/></StgValue>
</operation>

<operation id="5263" st_id="168" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1752 %mul_1_27_4_2 = fmul i32 %input_val_149, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_2"/></StgValue>
</operation>

<operation id="5264" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1763 %bitcast_ln22_2 = bitcast i32 %add34_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln22_2"/></StgValue>
</operation>

<operation id="5265" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1764 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_2, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="5266" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:328 %input_val_154 = bitcast i32 %INPUT_r_addr_read_158

]]></Node>
<StgValue><ssdm name="input_val_154"/></StgValue>
</operation>

<operation id="5267" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:329 %INPUT_r_addr_read_159 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %INPUT_r_addr

]]></Node>
<StgValue><ssdm name="INPUT_r_addr_read_159"/></StgValue>
</operation>

<operation id="5268" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:585 %add34_1_4 = fadd i32 %sum_124, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_4"/></StgValue>
</operation>

<operation id="5269" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:636 %add34_1_5 = fadd i32 %sum_149, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_5"/></StgValue>
</operation>

<operation id="5270" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:687 %add34_1_6 = fadd i32 %sum_174, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_6"/></StgValue>
</operation>

<operation id="5271" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:788 %sum_224 = fadd i32 %sum_223, i32 %mul_1_8_4_4

]]></Node>
<StgValue><ssdm name="sum_224"/></StgValue>
</operation>

<operation id="5272" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:839 %sum_249 = fadd i32 %sum_248, i32 %mul_1_9_4_4

]]></Node>
<StgValue><ssdm name="sum_249"/></StgValue>
</operation>

<operation id="5273" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:890 %sum_274 = fadd i32 %sum_273, i32 %mul_1_10_4_4

]]></Node>
<StgValue><ssdm name="sum_274"/></StgValue>
</operation>

<operation id="5274" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:939 %sum_298 = fadd i32 %sum_297, i32 %mul_1_11_4_3

]]></Node>
<StgValue><ssdm name="sum_298"/></StgValue>
</operation>

<operation id="5275" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:990 %sum_323 = fadd i32 %sum_322, i32 %mul_1_12_4_3

]]></Node>
<StgValue><ssdm name="sum_323"/></StgValue>
</operation>

<operation id="5276" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1041 %sum_348 = fadd i32 %sum_347, i32 %mul_1_13_4_3

]]></Node>
<StgValue><ssdm name="sum_348"/></StgValue>
</operation>

<operation id="5277" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1092 %sum_373 = fadd i32 %sum_372, i32 %mul_1_14_4_3

]]></Node>
<StgValue><ssdm name="sum_373"/></StgValue>
</operation>

<operation id="5278" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1141 %sum_397 = fadd i32 %sum_396, i32 %mul_1_15_4_2

]]></Node>
<StgValue><ssdm name="sum_397"/></StgValue>
</operation>

<operation id="5279" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1192 %sum_422 = fadd i32 %sum_421, i32 %mul_1_16_4_2

]]></Node>
<StgValue><ssdm name="sum_422"/></StgValue>
</operation>

<operation id="5280" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1243 %sum_447 = fadd i32 %sum_446, i32 %mul_1_17_4_2

]]></Node>
<StgValue><ssdm name="sum_447"/></StgValue>
</operation>

<operation id="5281" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1294 %sum_472 = fadd i32 %sum_471, i32 %mul_1_18_4_2

]]></Node>
<StgValue><ssdm name="sum_472"/></StgValue>
</operation>

<operation id="5282" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1343 %sum_496 = fadd i32 %sum_495, i32 %mul_1_19_4_1

]]></Node>
<StgValue><ssdm name="sum_496"/></StgValue>
</operation>

<operation id="5283" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1394 %sum_521 = fadd i32 %sum_520, i32 %mul_1_20_4_1

]]></Node>
<StgValue><ssdm name="sum_521"/></StgValue>
</operation>

<operation id="5284" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1445 %sum_546 = fadd i32 %sum_545, i32 %mul_1_21_4_1

]]></Node>
<StgValue><ssdm name="sum_546"/></StgValue>
</operation>

<operation id="5285" st_id="169" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1545 %sum_595 = fadd i32 %sum_594, i32 %mul_1_23_4

]]></Node>
<StgValue><ssdm name="sum_595"/></StgValue>
</operation>

<operation id="5286" st_id="169" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1596 %sum_620 = fadd i32 %sum_619, i32 %mul_1_24_4

]]></Node>
<StgValue><ssdm name="sum_620"/></StgValue>
</operation>

<operation id="5287" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1603 %mul_1_24_4_4 = fmul i32 %input_val_144, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_24_4_4"/></StgValue>
</operation>

<operation id="5288" st_id="169" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1647 %sum_645 = fadd i32 %sum_644, i32 %mul_1_25_4

]]></Node>
<StgValue><ssdm name="sum_645"/></StgValue>
</operation>

<operation id="5289" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1652 %mul_1_25_4_3 = fmul i32 %input_val_144, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_3"/></StgValue>
</operation>

<operation id="5290" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1654 %mul_1_25_4_4 = fmul i32 %input_val_149, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_4"/></StgValue>
</operation>

<operation id="5291" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1701 %mul_1_26_4_2 = fmul i32 %input_val_144, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_2"/></StgValue>
</operation>

<operation id="5292" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1703 %mul_1_26_4_3 = fmul i32 %input_val_149, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_3"/></StgValue>
</operation>

<operation id="5293" st_id="169" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1705 %mul_1_26_4_4 = fmul i32 %input_val_154, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_4"/></StgValue>
</operation>

<operation id="5294" st_id="169" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1750 %mul_1_27_4_1 = fmul i32 %input_val_144, i32 %weight_val_46_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_1"/></StgValue>
</operation>

<operation id="5295" st_id="169" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1752 %mul_1_27_4_2 = fmul i32 %input_val_149, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_2"/></StgValue>
</operation>

<operation id="5296" st_id="169" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1754 %mul_1_27_4_3 = fmul i32 %input_val_154, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_3"/></StgValue>
</operation>

<operation id="5297" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1765 %bitcast_ln22_3 = bitcast i32 %add34_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln22_3"/></StgValue>
</operation>

<operation id="5298" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1766 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="5299" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:330 %input_val_159 = bitcast i32 %INPUT_r_addr_read_159

]]></Node>
<StgValue><ssdm name="input_val_159"/></StgValue>
</operation>

<operation id="5300" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:636 %add34_1_5 = fadd i32 %sum_149, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_5"/></StgValue>
</operation>

<operation id="5301" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:687 %add34_1_6 = fadd i32 %sum_174, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_6"/></StgValue>
</operation>

<operation id="5302" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:738 %add34_1_7 = fadd i32 %sum_199, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_7"/></StgValue>
</operation>

<operation id="5303" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:788 %sum_224 = fadd i32 %sum_223, i32 %mul_1_8_4_4

]]></Node>
<StgValue><ssdm name="sum_224"/></StgValue>
</operation>

<operation id="5304" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:839 %sum_249 = fadd i32 %sum_248, i32 %mul_1_9_4_4

]]></Node>
<StgValue><ssdm name="sum_249"/></StgValue>
</operation>

<operation id="5305" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:890 %sum_274 = fadd i32 %sum_273, i32 %mul_1_10_4_4

]]></Node>
<StgValue><ssdm name="sum_274"/></StgValue>
</operation>

<operation id="5306" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:941 %sum_299 = fadd i32 %sum_298, i32 %mul_1_11_4_4

]]></Node>
<StgValue><ssdm name="sum_299"/></StgValue>
</operation>

<operation id="5307" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:990 %sum_323 = fadd i32 %sum_322, i32 %mul_1_12_4_3

]]></Node>
<StgValue><ssdm name="sum_323"/></StgValue>
</operation>

<operation id="5308" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1041 %sum_348 = fadd i32 %sum_347, i32 %mul_1_13_4_3

]]></Node>
<StgValue><ssdm name="sum_348"/></StgValue>
</operation>

<operation id="5309" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1092 %sum_373 = fadd i32 %sum_372, i32 %mul_1_14_4_3

]]></Node>
<StgValue><ssdm name="sum_373"/></StgValue>
</operation>

<operation id="5310" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1143 %sum_398 = fadd i32 %sum_397, i32 %mul_1_15_4_3

]]></Node>
<StgValue><ssdm name="sum_398"/></StgValue>
</operation>

<operation id="5311" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1192 %sum_422 = fadd i32 %sum_421, i32 %mul_1_16_4_2

]]></Node>
<StgValue><ssdm name="sum_422"/></StgValue>
</operation>

<operation id="5312" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1243 %sum_447 = fadd i32 %sum_446, i32 %mul_1_17_4_2

]]></Node>
<StgValue><ssdm name="sum_447"/></StgValue>
</operation>

<operation id="5313" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1294 %sum_472 = fadd i32 %sum_471, i32 %mul_1_18_4_2

]]></Node>
<StgValue><ssdm name="sum_472"/></StgValue>
</operation>

<operation id="5314" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1394 %sum_521 = fadd i32 %sum_520, i32 %mul_1_20_4_1

]]></Node>
<StgValue><ssdm name="sum_521"/></StgValue>
</operation>

<operation id="5315" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1445 %sum_546 = fadd i32 %sum_545, i32 %mul_1_21_4_1

]]></Node>
<StgValue><ssdm name="sum_546"/></StgValue>
</operation>

<operation id="5316" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1496 %sum_571 = fadd i32 %sum_570, i32 %mul_1_22_4_1

]]></Node>
<StgValue><ssdm name="sum_571"/></StgValue>
</operation>

<operation id="5317" st_id="170" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1596 %sum_620 = fadd i32 %sum_619, i32 %mul_1_24_4

]]></Node>
<StgValue><ssdm name="sum_620"/></StgValue>
</operation>

<operation id="5318" st_id="170" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1647 %sum_645 = fadd i32 %sum_644, i32 %mul_1_25_4

]]></Node>
<StgValue><ssdm name="sum_645"/></StgValue>
</operation>

<operation id="5319" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1654 %mul_1_25_4_4 = fmul i32 %input_val_149, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_25_4_4"/></StgValue>
</operation>

<operation id="5320" st_id="170" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1698 %sum_670 = fadd i32 %sum_669, i32 %mul_1_26_4

]]></Node>
<StgValue><ssdm name="sum_670"/></StgValue>
</operation>

<operation id="5321" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1703 %mul_1_26_4_3 = fmul i32 %input_val_149, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_3"/></StgValue>
</operation>

<operation id="5322" st_id="170" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1705 %mul_1_26_4_4 = fmul i32 %input_val_154, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_4"/></StgValue>
</operation>

<operation id="5323" st_id="170" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1752 %mul_1_27_4_2 = fmul i32 %input_val_149, i32 %weight_val_47_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_2"/></StgValue>
</operation>

<operation id="5324" st_id="170" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1754 %mul_1_27_4_3 = fmul i32 %input_val_154, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_3"/></StgValue>
</operation>

<operation id="5325" st_id="170" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1756 %mul_1_27_4_4 = fmul i32 %input_val_159, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_4"/></StgValue>
</operation>

<operation id="5326" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1767 %bitcast_ln22_4 = bitcast i32 %add34_1_4

]]></Node>
<StgValue><ssdm name="bitcast_ln22_4"/></StgValue>
</operation>

<operation id="5327" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1768 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="5328" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:636 %add34_1_5 = fadd i32 %sum_149, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_5"/></StgValue>
</operation>

<operation id="5329" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:687 %add34_1_6 = fadd i32 %sum_174, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_6"/></StgValue>
</operation>

<operation id="5330" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:738 %add34_1_7 = fadd i32 %sum_199, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_7"/></StgValue>
</operation>

<operation id="5331" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:789 %add34_1_8 = fadd i32 %sum_224, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_8"/></StgValue>
</operation>

<operation id="5332" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:839 %sum_249 = fadd i32 %sum_248, i32 %mul_1_9_4_4

]]></Node>
<StgValue><ssdm name="sum_249"/></StgValue>
</operation>

<operation id="5333" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:890 %sum_274 = fadd i32 %sum_273, i32 %mul_1_10_4_4

]]></Node>
<StgValue><ssdm name="sum_274"/></StgValue>
</operation>

<operation id="5334" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:941 %sum_299 = fadd i32 %sum_298, i32 %mul_1_11_4_4

]]></Node>
<StgValue><ssdm name="sum_299"/></StgValue>
</operation>

<operation id="5335" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:992 %sum_324 = fadd i32 %sum_323, i32 %mul_1_12_4_4

]]></Node>
<StgValue><ssdm name="sum_324"/></StgValue>
</operation>

<operation id="5336" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1041 %sum_348 = fadd i32 %sum_347, i32 %mul_1_13_4_3

]]></Node>
<StgValue><ssdm name="sum_348"/></StgValue>
</operation>

<operation id="5337" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1092 %sum_373 = fadd i32 %sum_372, i32 %mul_1_14_4_3

]]></Node>
<StgValue><ssdm name="sum_373"/></StgValue>
</operation>

<operation id="5338" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1143 %sum_398 = fadd i32 %sum_397, i32 %mul_1_15_4_3

]]></Node>
<StgValue><ssdm name="sum_398"/></StgValue>
</operation>

<operation id="5339" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1243 %sum_447 = fadd i32 %sum_446, i32 %mul_1_17_4_2

]]></Node>
<StgValue><ssdm name="sum_447"/></StgValue>
</operation>

<operation id="5340" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1294 %sum_472 = fadd i32 %sum_471, i32 %mul_1_18_4_2

]]></Node>
<StgValue><ssdm name="sum_472"/></StgValue>
</operation>

<operation id="5341" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1345 %sum_497 = fadd i32 %sum_496, i32 %mul_1_19_4_2

]]></Node>
<StgValue><ssdm name="sum_497"/></StgValue>
</operation>

<operation id="5342" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1445 %sum_546 = fadd i32 %sum_545, i32 %mul_1_21_4_1

]]></Node>
<StgValue><ssdm name="sum_546"/></StgValue>
</operation>

<operation id="5343" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1496 %sum_571 = fadd i32 %sum_570, i32 %mul_1_22_4_1

]]></Node>
<StgValue><ssdm name="sum_571"/></StgValue>
</operation>

<operation id="5344" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1547 %sum_596 = fadd i32 %sum_595, i32 %mul_1_23_4_1

]]></Node>
<StgValue><ssdm name="sum_596"/></StgValue>
</operation>

<operation id="5345" st_id="171" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1647 %sum_645 = fadd i32 %sum_644, i32 %mul_1_25_4

]]></Node>
<StgValue><ssdm name="sum_645"/></StgValue>
</operation>

<operation id="5346" st_id="171" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1698 %sum_670 = fadd i32 %sum_669, i32 %mul_1_26_4

]]></Node>
<StgValue><ssdm name="sum_670"/></StgValue>
</operation>

<operation id="5347" st_id="171" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1705 %mul_1_26_4_4 = fmul i32 %input_val_154, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_26_4_4"/></StgValue>
</operation>

<operation id="5348" st_id="171" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1749 %sum_695 = fadd i32 %sum_694, i32 %mul_1_27_4

]]></Node>
<StgValue><ssdm name="sum_695"/></StgValue>
</operation>

<operation id="5349" st_id="171" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1754 %mul_1_27_4_3 = fmul i32 %input_val_154, i32 %weight_val_48_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_3"/></StgValue>
</operation>

<operation id="5350" st_id="171" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1756 %mul_1_27_4_4 = fmul i32 %input_val_159, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="5351" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:687 %add34_1_6 = fadd i32 %sum_174, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_6"/></StgValue>
</operation>

<operation id="5352" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:738 %add34_1_7 = fadd i32 %sum_199, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_7"/></StgValue>
</operation>

<operation id="5353" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:789 %add34_1_8 = fadd i32 %sum_224, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_8"/></StgValue>
</operation>

<operation id="5354" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:840 %add34_1_9 = fadd i32 %sum_249, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_9"/></StgValue>
</operation>

<operation id="5355" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:890 %sum_274 = fadd i32 %sum_273, i32 %mul_1_10_4_4

]]></Node>
<StgValue><ssdm name="sum_274"/></StgValue>
</operation>

<operation id="5356" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:941 %sum_299 = fadd i32 %sum_298, i32 %mul_1_11_4_4

]]></Node>
<StgValue><ssdm name="sum_299"/></StgValue>
</operation>

<operation id="5357" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:992 %sum_324 = fadd i32 %sum_323, i32 %mul_1_12_4_4

]]></Node>
<StgValue><ssdm name="sum_324"/></StgValue>
</operation>

<operation id="5358" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1043 %sum_349 = fadd i32 %sum_348, i32 %mul_1_13_4_4

]]></Node>
<StgValue><ssdm name="sum_349"/></StgValue>
</operation>

<operation id="5359" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1092 %sum_373 = fadd i32 %sum_372, i32 %mul_1_14_4_3

]]></Node>
<StgValue><ssdm name="sum_373"/></StgValue>
</operation>

<operation id="5360" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1143 %sum_398 = fadd i32 %sum_397, i32 %mul_1_15_4_3

]]></Node>
<StgValue><ssdm name="sum_398"/></StgValue>
</operation>

<operation id="5361" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1194 %sum_423 = fadd i32 %sum_422, i32 %mul_1_16_4_3

]]></Node>
<StgValue><ssdm name="sum_423"/></StgValue>
</operation>

<operation id="5362" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1294 %sum_472 = fadd i32 %sum_471, i32 %mul_1_18_4_2

]]></Node>
<StgValue><ssdm name="sum_472"/></StgValue>
</operation>

<operation id="5363" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1345 %sum_497 = fadd i32 %sum_496, i32 %mul_1_19_4_2

]]></Node>
<StgValue><ssdm name="sum_497"/></StgValue>
</operation>

<operation id="5364" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1396 %sum_522 = fadd i32 %sum_521, i32 %mul_1_20_4_2

]]></Node>
<StgValue><ssdm name="sum_522"/></StgValue>
</operation>

<operation id="5365" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1496 %sum_571 = fadd i32 %sum_570, i32 %mul_1_22_4_1

]]></Node>
<StgValue><ssdm name="sum_571"/></StgValue>
</operation>

<operation id="5366" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1547 %sum_596 = fadd i32 %sum_595, i32 %mul_1_23_4_1

]]></Node>
<StgValue><ssdm name="sum_596"/></StgValue>
</operation>

<operation id="5367" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1598 %sum_621 = fadd i32 %sum_620, i32 %mul_1_24_4_1

]]></Node>
<StgValue><ssdm name="sum_621"/></StgValue>
</operation>

<operation id="5368" st_id="172" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1647 %sum_645 = fadd i32 %sum_644, i32 %mul_1_25_4

]]></Node>
<StgValue><ssdm name="sum_645"/></StgValue>
</operation>

<operation id="5369" st_id="172" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1698 %sum_670 = fadd i32 %sum_669, i32 %mul_1_26_4

]]></Node>
<StgValue><ssdm name="sum_670"/></StgValue>
</operation>

<operation id="5370" st_id="172" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1749 %sum_695 = fadd i32 %sum_694, i32 %mul_1_27_4

]]></Node>
<StgValue><ssdm name="sum_695"/></StgValue>
</operation>

<operation id="5371" st_id="172" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1756 %mul_1_27_4_4 = fmul i32 %input_val_159, i32 %weight_val_49_read

]]></Node>
<StgValue><ssdm name="mul_1_27_4_4"/></StgValue>
</operation>

<operation id="5372" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1769 %bitcast_ln22_5 = bitcast i32 %add34_1_5

]]></Node>
<StgValue><ssdm name="bitcast_ln22_5"/></StgValue>
</operation>

<operation id="5373" st_id="172" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1770 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="5374" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:738 %add34_1_7 = fadd i32 %sum_199, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_7"/></StgValue>
</operation>

<operation id="5375" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:789 %add34_1_8 = fadd i32 %sum_224, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_8"/></StgValue>
</operation>

<operation id="5376" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:840 %add34_1_9 = fadd i32 %sum_249, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_9"/></StgValue>
</operation>

<operation id="5377" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:891 %add34_1_s = fadd i32 %sum_274, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_s"/></StgValue>
</operation>

<operation id="5378" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:941 %sum_299 = fadd i32 %sum_298, i32 %mul_1_11_4_4

]]></Node>
<StgValue><ssdm name="sum_299"/></StgValue>
</operation>

<operation id="5379" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:992 %sum_324 = fadd i32 %sum_323, i32 %mul_1_12_4_4

]]></Node>
<StgValue><ssdm name="sum_324"/></StgValue>
</operation>

<operation id="5380" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1043 %sum_349 = fadd i32 %sum_348, i32 %mul_1_13_4_4

]]></Node>
<StgValue><ssdm name="sum_349"/></StgValue>
</operation>

<operation id="5381" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1094 %sum_374 = fadd i32 %sum_373, i32 %mul_1_14_4_4

]]></Node>
<StgValue><ssdm name="sum_374"/></StgValue>
</operation>

<operation id="5382" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1143 %sum_398 = fadd i32 %sum_397, i32 %mul_1_15_4_3

]]></Node>
<StgValue><ssdm name="sum_398"/></StgValue>
</operation>

<operation id="5383" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1194 %sum_423 = fadd i32 %sum_422, i32 %mul_1_16_4_3

]]></Node>
<StgValue><ssdm name="sum_423"/></StgValue>
</operation>

<operation id="5384" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1245 %sum_448 = fadd i32 %sum_447, i32 %mul_1_17_4_3

]]></Node>
<StgValue><ssdm name="sum_448"/></StgValue>
</operation>

<operation id="5385" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1345 %sum_497 = fadd i32 %sum_496, i32 %mul_1_19_4_2

]]></Node>
<StgValue><ssdm name="sum_497"/></StgValue>
</operation>

<operation id="5386" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1396 %sum_522 = fadd i32 %sum_521, i32 %mul_1_20_4_2

]]></Node>
<StgValue><ssdm name="sum_522"/></StgValue>
</operation>

<operation id="5387" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1447 %sum_547 = fadd i32 %sum_546, i32 %mul_1_21_4_2

]]></Node>
<StgValue><ssdm name="sum_547"/></StgValue>
</operation>

<operation id="5388" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1496 %sum_571 = fadd i32 %sum_570, i32 %mul_1_22_4_1

]]></Node>
<StgValue><ssdm name="sum_571"/></StgValue>
</operation>

<operation id="5389" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1547 %sum_596 = fadd i32 %sum_595, i32 %mul_1_23_4_1

]]></Node>
<StgValue><ssdm name="sum_596"/></StgValue>
</operation>

<operation id="5390" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1598 %sum_621 = fadd i32 %sum_620, i32 %mul_1_24_4_1

]]></Node>
<StgValue><ssdm name="sum_621"/></StgValue>
</operation>

<operation id="5391" st_id="173" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1649 %sum_646 = fadd i32 %sum_645, i32 %mul_1_25_4_1

]]></Node>
<StgValue><ssdm name="sum_646"/></StgValue>
</operation>

<operation id="5392" st_id="173" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1698 %sum_670 = fadd i32 %sum_669, i32 %mul_1_26_4

]]></Node>
<StgValue><ssdm name="sum_670"/></StgValue>
</operation>

<operation id="5393" st_id="173" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1749 %sum_695 = fadd i32 %sum_694, i32 %mul_1_27_4

]]></Node>
<StgValue><ssdm name="sum_695"/></StgValue>
</operation>

<operation id="5394" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1771 %bitcast_ln22_6 = bitcast i32 %add34_1_6

]]></Node>
<StgValue><ssdm name="bitcast_ln22_6"/></StgValue>
</operation>

<operation id="5395" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1772 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="5396" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:789 %add34_1_8 = fadd i32 %sum_224, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_8"/></StgValue>
</operation>

<operation id="5397" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:840 %add34_1_9 = fadd i32 %sum_249, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_9"/></StgValue>
</operation>

<operation id="5398" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:891 %add34_1_s = fadd i32 %sum_274, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_s"/></StgValue>
</operation>

<operation id="5399" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:942 %add34_1_10 = fadd i32 %sum_299, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_10"/></StgValue>
</operation>

<operation id="5400" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:992 %sum_324 = fadd i32 %sum_323, i32 %mul_1_12_4_4

]]></Node>
<StgValue><ssdm name="sum_324"/></StgValue>
</operation>

<operation id="5401" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1043 %sum_349 = fadd i32 %sum_348, i32 %mul_1_13_4_4

]]></Node>
<StgValue><ssdm name="sum_349"/></StgValue>
</operation>

<operation id="5402" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1094 %sum_374 = fadd i32 %sum_373, i32 %mul_1_14_4_4

]]></Node>
<StgValue><ssdm name="sum_374"/></StgValue>
</operation>

<operation id="5403" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1194 %sum_423 = fadd i32 %sum_422, i32 %mul_1_16_4_3

]]></Node>
<StgValue><ssdm name="sum_423"/></StgValue>
</operation>

<operation id="5404" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1245 %sum_448 = fadd i32 %sum_447, i32 %mul_1_17_4_3

]]></Node>
<StgValue><ssdm name="sum_448"/></StgValue>
</operation>

<operation id="5405" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1296 %sum_473 = fadd i32 %sum_472, i32 %mul_1_18_4_3

]]></Node>
<StgValue><ssdm name="sum_473"/></StgValue>
</operation>

<operation id="5406" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1345 %sum_497 = fadd i32 %sum_496, i32 %mul_1_19_4_2

]]></Node>
<StgValue><ssdm name="sum_497"/></StgValue>
</operation>

<operation id="5407" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1396 %sum_522 = fadd i32 %sum_521, i32 %mul_1_20_4_2

]]></Node>
<StgValue><ssdm name="sum_522"/></StgValue>
</operation>

<operation id="5408" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1447 %sum_547 = fadd i32 %sum_546, i32 %mul_1_21_4_2

]]></Node>
<StgValue><ssdm name="sum_547"/></StgValue>
</operation>

<operation id="5409" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1498 %sum_572 = fadd i32 %sum_571, i32 %mul_1_22_4_2

]]></Node>
<StgValue><ssdm name="sum_572"/></StgValue>
</operation>

<operation id="5410" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1547 %sum_596 = fadd i32 %sum_595, i32 %mul_1_23_4_1

]]></Node>
<StgValue><ssdm name="sum_596"/></StgValue>
</operation>

<operation id="5411" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1598 %sum_621 = fadd i32 %sum_620, i32 %mul_1_24_4_1

]]></Node>
<StgValue><ssdm name="sum_621"/></StgValue>
</operation>

<operation id="5412" st_id="174" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1649 %sum_646 = fadd i32 %sum_645, i32 %mul_1_25_4_1

]]></Node>
<StgValue><ssdm name="sum_646"/></StgValue>
</operation>

<operation id="5413" st_id="174" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1700 %sum_671 = fadd i32 %sum_670, i32 %mul_1_26_4_1

]]></Node>
<StgValue><ssdm name="sum_671"/></StgValue>
</operation>

<operation id="5414" st_id="174" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1749 %sum_695 = fadd i32 %sum_694, i32 %mul_1_27_4

]]></Node>
<StgValue><ssdm name="sum_695"/></StgValue>
</operation>

<operation id="5415" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1773 %bitcast_ln22_7 = bitcast i32 %add34_1_7

]]></Node>
<StgValue><ssdm name="bitcast_ln22_7"/></StgValue>
</operation>

<operation id="5416" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1774 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_7, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="5417" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:840 %add34_1_9 = fadd i32 %sum_249, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_9"/></StgValue>
</operation>

<operation id="5418" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:891 %add34_1_s = fadd i32 %sum_274, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_s"/></StgValue>
</operation>

<operation id="5419" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:942 %add34_1_10 = fadd i32 %sum_299, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_10"/></StgValue>
</operation>

<operation id="5420" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1043 %sum_349 = fadd i32 %sum_348, i32 %mul_1_13_4_4

]]></Node>
<StgValue><ssdm name="sum_349"/></StgValue>
</operation>

<operation id="5421" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1094 %sum_374 = fadd i32 %sum_373, i32 %mul_1_14_4_4

]]></Node>
<StgValue><ssdm name="sum_374"/></StgValue>
</operation>

<operation id="5422" st_id="175" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1145 %sum_399 = fadd i32 %sum_398, i32 %mul_1_15_4_4

]]></Node>
<StgValue><ssdm name="sum_399"/></StgValue>
</operation>

<operation id="5423" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1194 %sum_423 = fadd i32 %sum_422, i32 %mul_1_16_4_3

]]></Node>
<StgValue><ssdm name="sum_423"/></StgValue>
</operation>

<operation id="5424" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1245 %sum_448 = fadd i32 %sum_447, i32 %mul_1_17_4_3

]]></Node>
<StgValue><ssdm name="sum_448"/></StgValue>
</operation>

<operation id="5425" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1296 %sum_473 = fadd i32 %sum_472, i32 %mul_1_18_4_3

]]></Node>
<StgValue><ssdm name="sum_473"/></StgValue>
</operation>

<operation id="5426" st_id="175" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1347 %sum_498 = fadd i32 %sum_497, i32 %mul_1_19_4_3

]]></Node>
<StgValue><ssdm name="sum_498"/></StgValue>
</operation>

<operation id="5427" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1396 %sum_522 = fadd i32 %sum_521, i32 %mul_1_20_4_2

]]></Node>
<StgValue><ssdm name="sum_522"/></StgValue>
</operation>

<operation id="5428" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1447 %sum_547 = fadd i32 %sum_546, i32 %mul_1_21_4_2

]]></Node>
<StgValue><ssdm name="sum_547"/></StgValue>
</operation>

<operation id="5429" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1498 %sum_572 = fadd i32 %sum_571, i32 %mul_1_22_4_2

]]></Node>
<StgValue><ssdm name="sum_572"/></StgValue>
</operation>

<operation id="5430" st_id="175" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1549 %sum_597 = fadd i32 %sum_596, i32 %mul_1_23_4_2

]]></Node>
<StgValue><ssdm name="sum_597"/></StgValue>
</operation>

<operation id="5431" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1598 %sum_621 = fadd i32 %sum_620, i32 %mul_1_24_4_1

]]></Node>
<StgValue><ssdm name="sum_621"/></StgValue>
</operation>

<operation id="5432" st_id="175" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1649 %sum_646 = fadd i32 %sum_645, i32 %mul_1_25_4_1

]]></Node>
<StgValue><ssdm name="sum_646"/></StgValue>
</operation>

<operation id="5433" st_id="175" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1700 %sum_671 = fadd i32 %sum_670, i32 %mul_1_26_4_1

]]></Node>
<StgValue><ssdm name="sum_671"/></StgValue>
</operation>

<operation id="5434" st_id="175" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1751 %sum_696 = fadd i32 %sum_695, i32 %mul_1_27_4_1

]]></Node>
<StgValue><ssdm name="sum_696"/></StgValue>
</operation>

<operation id="5435" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1775 %bitcast_ln22_8 = bitcast i32 %add34_1_8

]]></Node>
<StgValue><ssdm name="bitcast_ln22_8"/></StgValue>
</operation>

<operation id="5436" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1776 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_8, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="5437" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:891 %add34_1_s = fadd i32 %sum_274, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_s"/></StgValue>
</operation>

<operation id="5438" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:942 %add34_1_10 = fadd i32 %sum_299, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_10"/></StgValue>
</operation>

<operation id="5439" st_id="176" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:993 %add34_1_11 = fadd i32 %sum_324, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_11"/></StgValue>
</operation>

<operation id="5440" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1094 %sum_374 = fadd i32 %sum_373, i32 %mul_1_14_4_4

]]></Node>
<StgValue><ssdm name="sum_374"/></StgValue>
</operation>

<operation id="5441" st_id="176" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1145 %sum_399 = fadd i32 %sum_398, i32 %mul_1_15_4_4

]]></Node>
<StgValue><ssdm name="sum_399"/></StgValue>
</operation>

<operation id="5442" st_id="176" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1196 %sum_424 = fadd i32 %sum_423, i32 %mul_1_16_4_4

]]></Node>
<StgValue><ssdm name="sum_424"/></StgValue>
</operation>

<operation id="5443" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1245 %sum_448 = fadd i32 %sum_447, i32 %mul_1_17_4_3

]]></Node>
<StgValue><ssdm name="sum_448"/></StgValue>
</operation>

<operation id="5444" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1296 %sum_473 = fadd i32 %sum_472, i32 %mul_1_18_4_3

]]></Node>
<StgValue><ssdm name="sum_473"/></StgValue>
</operation>

<operation id="5445" st_id="176" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1347 %sum_498 = fadd i32 %sum_497, i32 %mul_1_19_4_3

]]></Node>
<StgValue><ssdm name="sum_498"/></StgValue>
</operation>

<operation id="5446" st_id="176" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1398 %sum_523 = fadd i32 %sum_522, i32 %mul_1_20_4_3

]]></Node>
<StgValue><ssdm name="sum_523"/></StgValue>
</operation>

<operation id="5447" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1447 %sum_547 = fadd i32 %sum_546, i32 %mul_1_21_4_2

]]></Node>
<StgValue><ssdm name="sum_547"/></StgValue>
</operation>

<operation id="5448" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1498 %sum_572 = fadd i32 %sum_571, i32 %mul_1_22_4_2

]]></Node>
<StgValue><ssdm name="sum_572"/></StgValue>
</operation>

<operation id="5449" st_id="176" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1549 %sum_597 = fadd i32 %sum_596, i32 %mul_1_23_4_2

]]></Node>
<StgValue><ssdm name="sum_597"/></StgValue>
</operation>

<operation id="5450" st_id="176" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1600 %sum_622 = fadd i32 %sum_621, i32 %mul_1_24_4_2

]]></Node>
<StgValue><ssdm name="sum_622"/></StgValue>
</operation>

<operation id="5451" st_id="176" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1649 %sum_646 = fadd i32 %sum_645, i32 %mul_1_25_4_1

]]></Node>
<StgValue><ssdm name="sum_646"/></StgValue>
</operation>

<operation id="5452" st_id="176" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1700 %sum_671 = fadd i32 %sum_670, i32 %mul_1_26_4_1

]]></Node>
<StgValue><ssdm name="sum_671"/></StgValue>
</operation>

<operation id="5453" st_id="176" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1751 %sum_696 = fadd i32 %sum_695, i32 %mul_1_27_4_1

]]></Node>
<StgValue><ssdm name="sum_696"/></StgValue>
</operation>

<operation id="5454" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1777 %bitcast_ln22_9 = bitcast i32 %add34_1_9

]]></Node>
<StgValue><ssdm name="bitcast_ln22_9"/></StgValue>
</operation>

<operation id="5455" st_id="176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1778 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="5456" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:942 %add34_1_10 = fadd i32 %sum_299, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_10"/></StgValue>
</operation>

<operation id="5457" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:993 %add34_1_11 = fadd i32 %sum_324, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_11"/></StgValue>
</operation>

<operation id="5458" st_id="177" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1044 %add34_1_12 = fadd i32 %sum_349, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_12"/></StgValue>
</operation>

<operation id="5459" st_id="177" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1145 %sum_399 = fadd i32 %sum_398, i32 %mul_1_15_4_4

]]></Node>
<StgValue><ssdm name="sum_399"/></StgValue>
</operation>

<operation id="5460" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1196 %sum_424 = fadd i32 %sum_423, i32 %mul_1_16_4_4

]]></Node>
<StgValue><ssdm name="sum_424"/></StgValue>
</operation>

<operation id="5461" st_id="177" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1247 %sum_449 = fadd i32 %sum_448, i32 %mul_1_17_4_4

]]></Node>
<StgValue><ssdm name="sum_449"/></StgValue>
</operation>

<operation id="5462" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1296 %sum_473 = fadd i32 %sum_472, i32 %mul_1_18_4_3

]]></Node>
<StgValue><ssdm name="sum_473"/></StgValue>
</operation>

<operation id="5463" st_id="177" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1347 %sum_498 = fadd i32 %sum_497, i32 %mul_1_19_4_3

]]></Node>
<StgValue><ssdm name="sum_498"/></StgValue>
</operation>

<operation id="5464" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1398 %sum_523 = fadd i32 %sum_522, i32 %mul_1_20_4_3

]]></Node>
<StgValue><ssdm name="sum_523"/></StgValue>
</operation>

<operation id="5465" st_id="177" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1449 %sum_548 = fadd i32 %sum_547, i32 %mul_1_21_4_3

]]></Node>
<StgValue><ssdm name="sum_548"/></StgValue>
</operation>

<operation id="5466" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1498 %sum_572 = fadd i32 %sum_571, i32 %mul_1_22_4_2

]]></Node>
<StgValue><ssdm name="sum_572"/></StgValue>
</operation>

<operation id="5467" st_id="177" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1549 %sum_597 = fadd i32 %sum_596, i32 %mul_1_23_4_2

]]></Node>
<StgValue><ssdm name="sum_597"/></StgValue>
</operation>

<operation id="5468" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1600 %sum_622 = fadd i32 %sum_621, i32 %mul_1_24_4_2

]]></Node>
<StgValue><ssdm name="sum_622"/></StgValue>
</operation>

<operation id="5469" st_id="177" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1651 %sum_647 = fadd i32 %sum_646, i32 %mul_1_25_4_2

]]></Node>
<StgValue><ssdm name="sum_647"/></StgValue>
</operation>

<operation id="5470" st_id="177" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1700 %sum_671 = fadd i32 %sum_670, i32 %mul_1_26_4_1

]]></Node>
<StgValue><ssdm name="sum_671"/></StgValue>
</operation>

<operation id="5471" st_id="177" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1751 %sum_696 = fadd i32 %sum_695, i32 %mul_1_27_4_1

]]></Node>
<StgValue><ssdm name="sum_696"/></StgValue>
</operation>

<operation id="5472" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1779 %bitcast_ln22_10 = bitcast i32 %add34_1_s

]]></Node>
<StgValue><ssdm name="bitcast_ln22_10"/></StgValue>
</operation>

<operation id="5473" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1780 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_10, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="5474" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:993 %add34_1_11 = fadd i32 %sum_324, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_11"/></StgValue>
</operation>

<operation id="5475" st_id="178" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1044 %add34_1_12 = fadd i32 %sum_349, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_12"/></StgValue>
</operation>

<operation id="5476" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1095 %add34_1_13 = fadd i32 %sum_374, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_13"/></StgValue>
</operation>

<operation id="5477" st_id="178" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1145 %sum_399 = fadd i32 %sum_398, i32 %mul_1_15_4_4

]]></Node>
<StgValue><ssdm name="sum_399"/></StgValue>
</operation>

<operation id="5478" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1196 %sum_424 = fadd i32 %sum_423, i32 %mul_1_16_4_4

]]></Node>
<StgValue><ssdm name="sum_424"/></StgValue>
</operation>

<operation id="5479" st_id="178" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1247 %sum_449 = fadd i32 %sum_448, i32 %mul_1_17_4_4

]]></Node>
<StgValue><ssdm name="sum_449"/></StgValue>
</operation>

<operation id="5480" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1298 %sum_474 = fadd i32 %sum_473, i32 %mul_1_18_4_4

]]></Node>
<StgValue><ssdm name="sum_474"/></StgValue>
</operation>

<operation id="5481" st_id="178" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1347 %sum_498 = fadd i32 %sum_497, i32 %mul_1_19_4_3

]]></Node>
<StgValue><ssdm name="sum_498"/></StgValue>
</operation>

<operation id="5482" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1398 %sum_523 = fadd i32 %sum_522, i32 %mul_1_20_4_3

]]></Node>
<StgValue><ssdm name="sum_523"/></StgValue>
</operation>

<operation id="5483" st_id="178" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1449 %sum_548 = fadd i32 %sum_547, i32 %mul_1_21_4_3

]]></Node>
<StgValue><ssdm name="sum_548"/></StgValue>
</operation>

<operation id="5484" st_id="178" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1500 %sum_573 = fadd i32 %sum_572, i32 %mul_1_22_4_3

]]></Node>
<StgValue><ssdm name="sum_573"/></StgValue>
</operation>

<operation id="5485" st_id="178" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1549 %sum_597 = fadd i32 %sum_596, i32 %mul_1_23_4_2

]]></Node>
<StgValue><ssdm name="sum_597"/></StgValue>
</operation>

<operation id="5486" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1600 %sum_622 = fadd i32 %sum_621, i32 %mul_1_24_4_2

]]></Node>
<StgValue><ssdm name="sum_622"/></StgValue>
</operation>

<operation id="5487" st_id="178" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1651 %sum_647 = fadd i32 %sum_646, i32 %mul_1_25_4_2

]]></Node>
<StgValue><ssdm name="sum_647"/></StgValue>
</operation>

<operation id="5488" st_id="178" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1751 %sum_696 = fadd i32 %sum_695, i32 %mul_1_27_4_1

]]></Node>
<StgValue><ssdm name="sum_696"/></StgValue>
</operation>

<operation id="5489" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1781 %bitcast_ln22_11 = bitcast i32 %add34_1_10

]]></Node>
<StgValue><ssdm name="bitcast_ln22_11"/></StgValue>
</operation>

<operation id="5490" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1782 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_11, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="5491" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:993 %add34_1_11 = fadd i32 %sum_324, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_11"/></StgValue>
</operation>

<operation id="5492" st_id="179" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1044 %add34_1_12 = fadd i32 %sum_349, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_12"/></StgValue>
</operation>

<operation id="5493" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1095 %add34_1_13 = fadd i32 %sum_374, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_13"/></StgValue>
</operation>

<operation id="5494" st_id="179" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1146 %add34_1_14 = fadd i32 %sum_399, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_14"/></StgValue>
</operation>

<operation id="5495" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1196 %sum_424 = fadd i32 %sum_423, i32 %mul_1_16_4_4

]]></Node>
<StgValue><ssdm name="sum_424"/></StgValue>
</operation>

<operation id="5496" st_id="179" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1247 %sum_449 = fadd i32 %sum_448, i32 %mul_1_17_4_4

]]></Node>
<StgValue><ssdm name="sum_449"/></StgValue>
</operation>

<operation id="5497" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1298 %sum_474 = fadd i32 %sum_473, i32 %mul_1_18_4_4

]]></Node>
<StgValue><ssdm name="sum_474"/></StgValue>
</operation>

<operation id="5498" st_id="179" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1349 %sum_499 = fadd i32 %sum_498, i32 %mul_1_19_4_4

]]></Node>
<StgValue><ssdm name="sum_499"/></StgValue>
</operation>

<operation id="5499" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1398 %sum_523 = fadd i32 %sum_522, i32 %mul_1_20_4_3

]]></Node>
<StgValue><ssdm name="sum_523"/></StgValue>
</operation>

<operation id="5500" st_id="179" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1449 %sum_548 = fadd i32 %sum_547, i32 %mul_1_21_4_3

]]></Node>
<StgValue><ssdm name="sum_548"/></StgValue>
</operation>

<operation id="5501" st_id="179" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1500 %sum_573 = fadd i32 %sum_572, i32 %mul_1_22_4_3

]]></Node>
<StgValue><ssdm name="sum_573"/></StgValue>
</operation>

<operation id="5502" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1600 %sum_622 = fadd i32 %sum_621, i32 %mul_1_24_4_2

]]></Node>
<StgValue><ssdm name="sum_622"/></StgValue>
</operation>

<operation id="5503" st_id="179" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1651 %sum_647 = fadd i32 %sum_646, i32 %mul_1_25_4_2

]]></Node>
<StgValue><ssdm name="sum_647"/></StgValue>
</operation>

<operation id="5504" st_id="179" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1702 %sum_672 = fadd i32 %sum_671, i32 %mul_1_26_4_2

]]></Node>
<StgValue><ssdm name="sum_672"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="5505" st_id="180" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1044 %add34_1_12 = fadd i32 %sum_349, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_12"/></StgValue>
</operation>

<operation id="5506" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1095 %add34_1_13 = fadd i32 %sum_374, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_13"/></StgValue>
</operation>

<operation id="5507" st_id="180" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1146 %add34_1_14 = fadd i32 %sum_399, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_14"/></StgValue>
</operation>

<operation id="5508" st_id="180" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1197 %add34_1_15 = fadd i32 %sum_424, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_15"/></StgValue>
</operation>

<operation id="5509" st_id="180" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1247 %sum_449 = fadd i32 %sum_448, i32 %mul_1_17_4_4

]]></Node>
<StgValue><ssdm name="sum_449"/></StgValue>
</operation>

<operation id="5510" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1298 %sum_474 = fadd i32 %sum_473, i32 %mul_1_18_4_4

]]></Node>
<StgValue><ssdm name="sum_474"/></StgValue>
</operation>

<operation id="5511" st_id="180" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1349 %sum_499 = fadd i32 %sum_498, i32 %mul_1_19_4_4

]]></Node>
<StgValue><ssdm name="sum_499"/></StgValue>
</operation>

<operation id="5512" st_id="180" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1449 %sum_548 = fadd i32 %sum_547, i32 %mul_1_21_4_3

]]></Node>
<StgValue><ssdm name="sum_548"/></StgValue>
</operation>

<operation id="5513" st_id="180" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1500 %sum_573 = fadd i32 %sum_572, i32 %mul_1_22_4_3

]]></Node>
<StgValue><ssdm name="sum_573"/></StgValue>
</operation>

<operation id="5514" st_id="180" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1551 %sum_598 = fadd i32 %sum_597, i32 %mul_1_23_4_3

]]></Node>
<StgValue><ssdm name="sum_598"/></StgValue>
</operation>

<operation id="5515" st_id="180" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1651 %sum_647 = fadd i32 %sum_646, i32 %mul_1_25_4_2

]]></Node>
<StgValue><ssdm name="sum_647"/></StgValue>
</operation>

<operation id="5516" st_id="180" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1702 %sum_672 = fadd i32 %sum_671, i32 %mul_1_26_4_2

]]></Node>
<StgValue><ssdm name="sum_672"/></StgValue>
</operation>

<operation id="5517" st_id="180" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1753 %sum_697 = fadd i32 %sum_696, i32 %mul_1_27_4_2

]]></Node>
<StgValue><ssdm name="sum_697"/></StgValue>
</operation>

<operation id="5518" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1783 %bitcast_ln22_12 = bitcast i32 %add34_1_11

]]></Node>
<StgValue><ssdm name="bitcast_ln22_12"/></StgValue>
</operation>

<operation id="5519" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1784 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_12, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="5520" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1095 %add34_1_13 = fadd i32 %sum_374, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_13"/></StgValue>
</operation>

<operation id="5521" st_id="181" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1146 %add34_1_14 = fadd i32 %sum_399, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_14"/></StgValue>
</operation>

<operation id="5522" st_id="181" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1197 %add34_1_15 = fadd i32 %sum_424, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_15"/></StgValue>
</operation>

<operation id="5523" st_id="181" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1248 %add34_1_16 = fadd i32 %sum_449, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_16"/></StgValue>
</operation>

<operation id="5524" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1298 %sum_474 = fadd i32 %sum_473, i32 %mul_1_18_4_4

]]></Node>
<StgValue><ssdm name="sum_474"/></StgValue>
</operation>

<operation id="5525" st_id="181" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1349 %sum_499 = fadd i32 %sum_498, i32 %mul_1_19_4_4

]]></Node>
<StgValue><ssdm name="sum_499"/></StgValue>
</operation>

<operation id="5526" st_id="181" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1400 %sum_524 = fadd i32 %sum_523, i32 %mul_1_20_4_4

]]></Node>
<StgValue><ssdm name="sum_524"/></StgValue>
</operation>

<operation id="5527" st_id="181" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1500 %sum_573 = fadd i32 %sum_572, i32 %mul_1_22_4_3

]]></Node>
<StgValue><ssdm name="sum_573"/></StgValue>
</operation>

<operation id="5528" st_id="181" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1551 %sum_598 = fadd i32 %sum_597, i32 %mul_1_23_4_3

]]></Node>
<StgValue><ssdm name="sum_598"/></StgValue>
</operation>

<operation id="5529" st_id="181" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1602 %sum_623 = fadd i32 %sum_622, i32 %mul_1_24_4_3

]]></Node>
<StgValue><ssdm name="sum_623"/></StgValue>
</operation>

<operation id="5530" st_id="181" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1702 %sum_672 = fadd i32 %sum_671, i32 %mul_1_26_4_2

]]></Node>
<StgValue><ssdm name="sum_672"/></StgValue>
</operation>

<operation id="5531" st_id="181" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1753 %sum_697 = fadd i32 %sum_696, i32 %mul_1_27_4_2

]]></Node>
<StgValue><ssdm name="sum_697"/></StgValue>
</operation>

<operation id="5532" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1785 %bitcast_ln22_13 = bitcast i32 %add34_1_12

]]></Node>
<StgValue><ssdm name="bitcast_ln22_13"/></StgValue>
</operation>

<operation id="5533" st_id="181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1786 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_13, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="5534" st_id="182" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1146 %add34_1_14 = fadd i32 %sum_399, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_14"/></StgValue>
</operation>

<operation id="5535" st_id="182" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1197 %add34_1_15 = fadd i32 %sum_424, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_15"/></StgValue>
</operation>

<operation id="5536" st_id="182" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1248 %add34_1_16 = fadd i32 %sum_449, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_16"/></StgValue>
</operation>

<operation id="5537" st_id="182" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1349 %sum_499 = fadd i32 %sum_498, i32 %mul_1_19_4_4

]]></Node>
<StgValue><ssdm name="sum_499"/></StgValue>
</operation>

<operation id="5538" st_id="182" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1400 %sum_524 = fadd i32 %sum_523, i32 %mul_1_20_4_4

]]></Node>
<StgValue><ssdm name="sum_524"/></StgValue>
</operation>

<operation id="5539" st_id="182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1451 %sum_549 = fadd i32 %sum_548, i32 %mul_1_21_4_4

]]></Node>
<StgValue><ssdm name="sum_549"/></StgValue>
</operation>

<operation id="5540" st_id="182" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1551 %sum_598 = fadd i32 %sum_597, i32 %mul_1_23_4_3

]]></Node>
<StgValue><ssdm name="sum_598"/></StgValue>
</operation>

<operation id="5541" st_id="182" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1602 %sum_623 = fadd i32 %sum_622, i32 %mul_1_24_4_3

]]></Node>
<StgValue><ssdm name="sum_623"/></StgValue>
</operation>

<operation id="5542" st_id="182" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1653 %sum_648 = fadd i32 %sum_647, i32 %mul_1_25_4_3

]]></Node>
<StgValue><ssdm name="sum_648"/></StgValue>
</operation>

<operation id="5543" st_id="182" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1702 %sum_672 = fadd i32 %sum_671, i32 %mul_1_26_4_2

]]></Node>
<StgValue><ssdm name="sum_672"/></StgValue>
</operation>

<operation id="5544" st_id="182" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1753 %sum_697 = fadd i32 %sum_696, i32 %mul_1_27_4_2

]]></Node>
<StgValue><ssdm name="sum_697"/></StgValue>
</operation>

<operation id="5545" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1787 %bitcast_ln22_14 = bitcast i32 %add34_1_13

]]></Node>
<StgValue><ssdm name="bitcast_ln22_14"/></StgValue>
</operation>

<operation id="5546" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1788 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_14, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="5547" st_id="183" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1197 %add34_1_15 = fadd i32 %sum_424, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_15"/></StgValue>
</operation>

<operation id="5548" st_id="183" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1248 %add34_1_16 = fadd i32 %sum_449, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_16"/></StgValue>
</operation>

<operation id="5549" st_id="183" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1299 %add34_1_17 = fadd i32 %sum_474, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_17"/></StgValue>
</operation>

<operation id="5550" st_id="183" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1400 %sum_524 = fadd i32 %sum_523, i32 %mul_1_20_4_4

]]></Node>
<StgValue><ssdm name="sum_524"/></StgValue>
</operation>

<operation id="5551" st_id="183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1451 %sum_549 = fadd i32 %sum_548, i32 %mul_1_21_4_4

]]></Node>
<StgValue><ssdm name="sum_549"/></StgValue>
</operation>

<operation id="5552" st_id="183" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1502 %sum_574 = fadd i32 %sum_573, i32 %mul_1_22_4_4

]]></Node>
<StgValue><ssdm name="sum_574"/></StgValue>
</operation>

<operation id="5553" st_id="183" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1551 %sum_598 = fadd i32 %sum_597, i32 %mul_1_23_4_3

]]></Node>
<StgValue><ssdm name="sum_598"/></StgValue>
</operation>

<operation id="5554" st_id="183" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1602 %sum_623 = fadd i32 %sum_622, i32 %mul_1_24_4_3

]]></Node>
<StgValue><ssdm name="sum_623"/></StgValue>
</operation>

<operation id="5555" st_id="183" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1653 %sum_648 = fadd i32 %sum_647, i32 %mul_1_25_4_3

]]></Node>
<StgValue><ssdm name="sum_648"/></StgValue>
</operation>

<operation id="5556" st_id="183" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1753 %sum_697 = fadd i32 %sum_696, i32 %mul_1_27_4_2

]]></Node>
<StgValue><ssdm name="sum_697"/></StgValue>
</operation>

<operation id="5557" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1789 %bitcast_ln22_15 = bitcast i32 %add34_1_14

]]></Node>
<StgValue><ssdm name="bitcast_ln22_15"/></StgValue>
</operation>

<operation id="5558" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1790 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_15, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="5559" st_id="184" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1248 %add34_1_16 = fadd i32 %sum_449, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_16"/></StgValue>
</operation>

<operation id="5560" st_id="184" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1299 %add34_1_17 = fadd i32 %sum_474, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_17"/></StgValue>
</operation>

<operation id="5561" st_id="184" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1350 %add34_1_18 = fadd i32 %sum_499, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_18"/></StgValue>
</operation>

<operation id="5562" st_id="184" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1400 %sum_524 = fadd i32 %sum_523, i32 %mul_1_20_4_4

]]></Node>
<StgValue><ssdm name="sum_524"/></StgValue>
</operation>

<operation id="5563" st_id="184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1451 %sum_549 = fadd i32 %sum_548, i32 %mul_1_21_4_4

]]></Node>
<StgValue><ssdm name="sum_549"/></StgValue>
</operation>

<operation id="5564" st_id="184" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1502 %sum_574 = fadd i32 %sum_573, i32 %mul_1_22_4_4

]]></Node>
<StgValue><ssdm name="sum_574"/></StgValue>
</operation>

<operation id="5565" st_id="184" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1602 %sum_623 = fadd i32 %sum_622, i32 %mul_1_24_4_3

]]></Node>
<StgValue><ssdm name="sum_623"/></StgValue>
</operation>

<operation id="5566" st_id="184" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1653 %sum_648 = fadd i32 %sum_647, i32 %mul_1_25_4_3

]]></Node>
<StgValue><ssdm name="sum_648"/></StgValue>
</operation>

<operation id="5567" st_id="184" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1704 %sum_673 = fadd i32 %sum_672, i32 %mul_1_26_4_3

]]></Node>
<StgValue><ssdm name="sum_673"/></StgValue>
</operation>

<operation id="5568" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1791 %bitcast_ln22_16 = bitcast i32 %add34_1_15

]]></Node>
<StgValue><ssdm name="bitcast_ln22_16"/></StgValue>
</operation>

<operation id="5569" st_id="184" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1792 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_16, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="5570" st_id="185" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1299 %add34_1_17 = fadd i32 %sum_474, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_17"/></StgValue>
</operation>

<operation id="5571" st_id="185" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1350 %add34_1_18 = fadd i32 %sum_499, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_18"/></StgValue>
</operation>

<operation id="5572" st_id="185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1451 %sum_549 = fadd i32 %sum_548, i32 %mul_1_21_4_4

]]></Node>
<StgValue><ssdm name="sum_549"/></StgValue>
</operation>

<operation id="5573" st_id="185" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1502 %sum_574 = fadd i32 %sum_573, i32 %mul_1_22_4_4

]]></Node>
<StgValue><ssdm name="sum_574"/></StgValue>
</operation>

<operation id="5574" st_id="185" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1553 %sum_599 = fadd i32 %sum_598, i32 %mul_1_23_4_4

]]></Node>
<StgValue><ssdm name="sum_599"/></StgValue>
</operation>

<operation id="5575" st_id="185" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1653 %sum_648 = fadd i32 %sum_647, i32 %mul_1_25_4_3

]]></Node>
<StgValue><ssdm name="sum_648"/></StgValue>
</operation>

<operation id="5576" st_id="185" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1704 %sum_673 = fadd i32 %sum_672, i32 %mul_1_26_4_3

]]></Node>
<StgValue><ssdm name="sum_673"/></StgValue>
</operation>

<operation id="5577" st_id="185" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1755 %sum_698 = fadd i32 %sum_697, i32 %mul_1_27_4_3

]]></Node>
<StgValue><ssdm name="sum_698"/></StgValue>
</operation>

<operation id="5578" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1793 %bitcast_ln22_17 = bitcast i32 %add34_1_16

]]></Node>
<StgValue><ssdm name="bitcast_ln22_17"/></StgValue>
</operation>

<operation id="5579" st_id="185" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1794 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_17, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="5580" st_id="186" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1299 %add34_1_17 = fadd i32 %sum_474, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_17"/></StgValue>
</operation>

<operation id="5581" st_id="186" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1350 %add34_1_18 = fadd i32 %sum_499, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_18"/></StgValue>
</operation>

<operation id="5582" st_id="186" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1401 %add34_1_19 = fadd i32 %sum_524, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_19"/></StgValue>
</operation>

<operation id="5583" st_id="186" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1502 %sum_574 = fadd i32 %sum_573, i32 %mul_1_22_4_4

]]></Node>
<StgValue><ssdm name="sum_574"/></StgValue>
</operation>

<operation id="5584" st_id="186" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1553 %sum_599 = fadd i32 %sum_598, i32 %mul_1_23_4_4

]]></Node>
<StgValue><ssdm name="sum_599"/></StgValue>
</operation>

<operation id="5585" st_id="186" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1704 %sum_673 = fadd i32 %sum_672, i32 %mul_1_26_4_3

]]></Node>
<StgValue><ssdm name="sum_673"/></StgValue>
</operation>

<operation id="5586" st_id="186" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1755 %sum_698 = fadd i32 %sum_697, i32 %mul_1_27_4_3

]]></Node>
<StgValue><ssdm name="sum_698"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="5587" st_id="187" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1350 %add34_1_18 = fadd i32 %sum_499, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_18"/></StgValue>
</operation>

<operation id="5588" st_id="187" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1401 %add34_1_19 = fadd i32 %sum_524, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_19"/></StgValue>
</operation>

<operation id="5589" st_id="187" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1553 %sum_599 = fadd i32 %sum_598, i32 %mul_1_23_4_4

]]></Node>
<StgValue><ssdm name="sum_599"/></StgValue>
</operation>

<operation id="5590" st_id="187" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1604 %sum_624 = fadd i32 %sum_623, i32 %mul_1_24_4_4

]]></Node>
<StgValue><ssdm name="sum_624"/></StgValue>
</operation>

<operation id="5591" st_id="187" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1704 %sum_673 = fadd i32 %sum_672, i32 %mul_1_26_4_3

]]></Node>
<StgValue><ssdm name="sum_673"/></StgValue>
</operation>

<operation id="5592" st_id="187" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1755 %sum_698 = fadd i32 %sum_697, i32 %mul_1_27_4_3

]]></Node>
<StgValue><ssdm name="sum_698"/></StgValue>
</operation>

<operation id="5593" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1795 %bitcast_ln22_18 = bitcast i32 %add34_1_17

]]></Node>
<StgValue><ssdm name="bitcast_ln22_18"/></StgValue>
</operation>

<operation id="5594" st_id="187" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1796 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_18, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="5595" st_id="188" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1401 %add34_1_19 = fadd i32 %sum_524, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_19"/></StgValue>
</operation>

<operation id="5596" st_id="188" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1452 %add34_1_20 = fadd i32 %sum_549, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_20"/></StgValue>
</operation>

<operation id="5597" st_id="188" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1553 %sum_599 = fadd i32 %sum_598, i32 %mul_1_23_4_4

]]></Node>
<StgValue><ssdm name="sum_599"/></StgValue>
</operation>

<operation id="5598" st_id="188" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1604 %sum_624 = fadd i32 %sum_623, i32 %mul_1_24_4_4

]]></Node>
<StgValue><ssdm name="sum_624"/></StgValue>
</operation>

<operation id="5599" st_id="188" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1755 %sum_698 = fadd i32 %sum_697, i32 %mul_1_27_4_3

]]></Node>
<StgValue><ssdm name="sum_698"/></StgValue>
</operation>

<operation id="5600" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1797 %bitcast_ln22_19 = bitcast i32 %add34_1_18

]]></Node>
<StgValue><ssdm name="bitcast_ln22_19"/></StgValue>
</operation>

<operation id="5601" st_id="188" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1798 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_19, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="5602" st_id="189" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1401 %add34_1_19 = fadd i32 %sum_524, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_19"/></StgValue>
</operation>

<operation id="5603" st_id="189" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1452 %add34_1_20 = fadd i32 %sum_549, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_20"/></StgValue>
</operation>

<operation id="5604" st_id="189" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1604 %sum_624 = fadd i32 %sum_623, i32 %mul_1_24_4_4

]]></Node>
<StgValue><ssdm name="sum_624"/></StgValue>
</operation>

<operation id="5605" st_id="189" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1655 %sum_649 = fadd i32 %sum_648, i32 %mul_1_25_4_4

]]></Node>
<StgValue><ssdm name="sum_649"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="5606" st_id="190" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1452 %add34_1_20 = fadd i32 %sum_549, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_20"/></StgValue>
</operation>

<operation id="5607" st_id="190" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1604 %sum_624 = fadd i32 %sum_623, i32 %mul_1_24_4_4

]]></Node>
<StgValue><ssdm name="sum_624"/></StgValue>
</operation>

<operation id="5608" st_id="190" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1655 %sum_649 = fadd i32 %sum_648, i32 %mul_1_25_4_4

]]></Node>
<StgValue><ssdm name="sum_649"/></StgValue>
</operation>

<operation id="5609" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1799 %bitcast_ln22_20 = bitcast i32 %add34_1_19

]]></Node>
<StgValue><ssdm name="bitcast_ln22_20"/></StgValue>
</operation>

<operation id="5610" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1800 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_20, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="5611" st_id="191" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1452 %add34_1_20 = fadd i32 %sum_549, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_20"/></StgValue>
</operation>

<operation id="5612" st_id="191" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1655 %sum_649 = fadd i32 %sum_648, i32 %mul_1_25_4_4

]]></Node>
<StgValue><ssdm name="sum_649"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="5613" st_id="192" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1655 %sum_649 = fadd i32 %sum_648, i32 %mul_1_25_4_4

]]></Node>
<StgValue><ssdm name="sum_649"/></StgValue>
</operation>

<operation id="5614" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1801 %bitcast_ln22_21 = bitcast i32 %add34_1_20

]]></Node>
<StgValue><ssdm name="bitcast_ln22_21"/></StgValue>
</operation>

<operation id="5615" st_id="192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1802 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_21, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">
</state>

<state id="194" st_id="195">
</state>

<state id="195" st_id="196">
</state>

<state id="196" st_id="197">
</state>

<state id="197" st_id="198">
</state>

<state id="198" st_id="199">
</state>

<state id="199" st_id="200">
</state>

<state id="200" st_id="201">
</state>

<state id="201" st_id="202">
</state>

<state id="202" st_id="203">

<operation id="5616" st_id="202" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1503 %add34_1_21 = fadd i32 %sum_574, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_21"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="5617" st_id="203" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1503 %add34_1_21 = fadd i32 %sum_574, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_21"/></StgValue>
</operation>

<operation id="5618" st_id="203" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1706 %sum_674 = fadd i32 %sum_673, i32 %mul_1_26_4_4

]]></Node>
<StgValue><ssdm name="sum_674"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="5619" st_id="204" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1503 %add34_1_21 = fadd i32 %sum_574, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_21"/></StgValue>
</operation>

<operation id="5620" st_id="204" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1554 %add34_1_22 = fadd i32 %sum_599, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_22"/></StgValue>
</operation>

<operation id="5621" st_id="204" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1706 %sum_674 = fadd i32 %sum_673, i32 %mul_1_26_4_4

]]></Node>
<StgValue><ssdm name="sum_674"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="5622" st_id="205" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1503 %add34_1_21 = fadd i32 %sum_574, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_21"/></StgValue>
</operation>

<operation id="5623" st_id="205" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1554 %add34_1_22 = fadd i32 %sum_599, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_22"/></StgValue>
</operation>

<operation id="5624" st_id="205" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1706 %sum_674 = fadd i32 %sum_673, i32 %mul_1_26_4_4

]]></Node>
<StgValue><ssdm name="sum_674"/></StgValue>
</operation>

<operation id="5625" st_id="205" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1757 %sum_699 = fadd i32 %sum_698, i32 %mul_1_27_4_4

]]></Node>
<StgValue><ssdm name="sum_699"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="5626" st_id="206" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1554 %add34_1_22 = fadd i32 %sum_599, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_22"/></StgValue>
</operation>

<operation id="5627" st_id="206" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1605 %add34_1_23 = fadd i32 %sum_624, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_23"/></StgValue>
</operation>

<operation id="5628" st_id="206" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1706 %sum_674 = fadd i32 %sum_673, i32 %mul_1_26_4_4

]]></Node>
<StgValue><ssdm name="sum_674"/></StgValue>
</operation>

<operation id="5629" st_id="206" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1757 %sum_699 = fadd i32 %sum_698, i32 %mul_1_27_4_4

]]></Node>
<StgValue><ssdm name="sum_699"/></StgValue>
</operation>

<operation id="5630" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1803 %bitcast_ln22_22 = bitcast i32 %add34_1_21

]]></Node>
<StgValue><ssdm name="bitcast_ln22_22"/></StgValue>
</operation>

<operation id="5631" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1804 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_22, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="5632" st_id="207" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1554 %add34_1_22 = fadd i32 %sum_599, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_22"/></StgValue>
</operation>

<operation id="5633" st_id="207" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1605 %add34_1_23 = fadd i32 %sum_624, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_23"/></StgValue>
</operation>

<operation id="5634" st_id="207" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1656 %add34_1_24 = fadd i32 %sum_649, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_24"/></StgValue>
</operation>

<operation id="5635" st_id="207" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1757 %sum_699 = fadd i32 %sum_698, i32 %mul_1_27_4_4

]]></Node>
<StgValue><ssdm name="sum_699"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="5636" st_id="208" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1605 %add34_1_23 = fadd i32 %sum_624, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_23"/></StgValue>
</operation>

<operation id="5637" st_id="208" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1656 %add34_1_24 = fadd i32 %sum_649, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_24"/></StgValue>
</operation>

<operation id="5638" st_id="208" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1707 %add34_1_25 = fadd i32 %sum_674, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_25"/></StgValue>
</operation>

<operation id="5639" st_id="208" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1757 %sum_699 = fadd i32 %sum_698, i32 %mul_1_27_4_4

]]></Node>
<StgValue><ssdm name="sum_699"/></StgValue>
</operation>

<operation id="5640" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1805 %bitcast_ln22_23 = bitcast i32 %add34_1_22

]]></Node>
<StgValue><ssdm name="bitcast_ln22_23"/></StgValue>
</operation>

<operation id="5641" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1806 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_23, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="5642" st_id="209" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1605 %add34_1_23 = fadd i32 %sum_624, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_23"/></StgValue>
</operation>

<operation id="5643" st_id="209" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1656 %add34_1_24 = fadd i32 %sum_649, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_24"/></StgValue>
</operation>

<operation id="5644" st_id="209" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1707 %add34_1_25 = fadd i32 %sum_674, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_25"/></StgValue>
</operation>

<operation id="5645" st_id="209" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1758 %add34_1_26 = fadd i32 %sum_699, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_26"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="5646" st_id="210" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1656 %add34_1_24 = fadd i32 %sum_649, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_24"/></StgValue>
</operation>

<operation id="5647" st_id="210" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1707 %add34_1_25 = fadd i32 %sum_674, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_25"/></StgValue>
</operation>

<operation id="5648" st_id="210" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1758 %add34_1_26 = fadd i32 %sum_699, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_26"/></StgValue>
</operation>

<operation id="5649" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1807 %bitcast_ln22_24 = bitcast i32 %add34_1_23

]]></Node>
<StgValue><ssdm name="bitcast_ln22_24"/></StgValue>
</operation>

<operation id="5650" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1808 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_24, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="5651" st_id="211" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1707 %add34_1_25 = fadd i32 %sum_674, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_25"/></StgValue>
</operation>

<operation id="5652" st_id="211" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1758 %add34_1_26 = fadd i32 %sum_699, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_26"/></StgValue>
</operation>

<operation id="5653" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1809 %bitcast_ln22_25 = bitcast i32 %add34_1_24

]]></Node>
<StgValue><ssdm name="bitcast_ln22_25"/></StgValue>
</operation>

<operation id="5654" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1810 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_25, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="5655" st_id="212" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1758 %add34_1_26 = fadd i32 %sum_699, i32 %tmp

]]></Node>
<StgValue><ssdm name="add34_1_26"/></StgValue>
</operation>

<operation id="5656" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1811 %bitcast_ln22_26 = bitcast i32 %add34_1_25

]]></Node>
<StgValue><ssdm name="bitcast_ln22_26"/></StgValue>
</operation>

<operation id="5657" st_id="212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1812 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_26, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="5658" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="5659" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_26_3.1.split:2 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="5660" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:3 %specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="5661" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_26_3.1.split:1813 %bitcast_ln22_27 = bitcast i32 %add34_1_26

]]></Node>
<StgValue><ssdm name="bitcast_ln22_27"/></StgValue>
</operation>

<operation id="5662" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1814 %write_ln22 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %OUTPUT_r_addr, i32 %bitcast_ln22_27, i4 15

]]></Node>
<StgValue><ssdm name="write_ln22"/></StgValue>
</operation>

<operation id="5663" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_26_3.1.split:1816 %br_ln22 = br void %VITIS_LOOP_26_3.1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
