{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 13:45:03 2016 " "Info: Processing started: Tue Sep 27 13:45:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter4:inst\|74161:inst\|f74161:sub\|9 counter4:inst\|inst3 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter4:inst\|74161:inst\|f74161:sub\|9\" and destination register \"counter4:inst\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.205 ns + Longest register register " "Info: + Longest register to register delay is 1.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X17_Y3_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.624 ns) 1.097 ns decoder2_3:inst2\|74139:inst\|33~2 2 COMB LCCOMB_X17_Y3_N30 1 " "Info: 2: + IC(0.473 ns) + CELL(0.624 ns) = 1.097 ns; Loc. = LCCOMB_X17_Y3_N30; Fanout = 1; COMB Node = 'decoder2_3:inst2\|74139:inst\|33~2'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.205 ns counter4:inst\|inst3 3 REG LCFF_X17_Y3_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.205 ns; Loc. = LCFF_X17_Y3_N31; Fanout = 1; REG Node = 'counter4:inst\|inst3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 60.75 % ) " "Info: Total cell delay = 0.732 ns ( 60.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 39.25 % ) " "Info: Total interconnect delay = 0.473 ns ( 39.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.205 ns" { counter4:inst|74161:inst|f74161:sub|9 {} decoder2_3:inst2|74139:inst|33~2 {} counter4:inst|inst3 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.759 ns counter4:inst\|inst3 3 REG LCFF_X17_Y3_N31 1 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X17_Y3_N31; Fanout = 1; REG Node = 'counter4:inst\|inst3'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "counter4.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.759 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.759 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X17_Y3_N1 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter4.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.205 ns" { counter4:inst|74161:inst|f74161:sub|9 {} decoder2_3:inst2|74139:inst|33~2 {} counter4:inst|inst3 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst3 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|inst3 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { counter4:inst|inst3 {} } {  } {  } "" } } { "counter4.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/counter4.bdf" { { 240 440 504 320 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qg counter4:inst\|74161:inst\|f74161:sub\|9 13.521 ns register " "Info: tco from clock \"clk\" to destination pin \"qg\" through register \"counter4:inst\|74161:inst\|f74161:sub\|9\" is 13.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.759 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 80 -56 112 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.759 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X17_Y3_N1 9 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.759 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.37 % ) " "Info: Total cell delay = 1.776 ns ( 64.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.63 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.458 ns + Longest register pin " "Info: + Longest register to pin delay is 10.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X17_Y3_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 9; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 1.496 ns mux4_3_1:inst1\|dout\[1\]~8 2 COMB LCCOMB_X17_Y3_N20 1 " "Info: 2: + IC(1.126 ns) + CELL(0.370 ns) = 1.496 ns; Loc. = LCCOMB_X17_Y3_N20; Fanout = 1; COMB Node = 'mux4_3_1:inst1\|dout\[1\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst1|dout[1]~8 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 2.544 ns mux4_3_1:inst1\|dout\[1\]~9 3 COMB LCCOMB_X17_Y3_N14 7 " "Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 2.544 ns; Loc. = LCCOMB_X17_Y3_N14; Fanout = 7; COMB Node = 'mux4_3_1:inst1\|dout\[1\]~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { mux4_3_1:inst1|dout[1]~8 mux4_3_1:inst1|dout[1]~9 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(0.650 ns) 5.431 ns 7449:inst3\|33 4 COMB LCCOMB_X5_Y6_N6 1 " "Info: 4: + IC(2.237 ns) + CELL(0.650 ns) = 5.431 ns; Loc. = LCCOMB_X5_Y6_N6; Fanout = 1; COMB Node = '7449:inst3\|33'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { mux4_3_1:inst1|dout[1]~9 7449:inst3|33 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf" { { 880 640 704 920 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(3.236 ns) 10.458 ns qg 5 PIN PIN_141 0 " "Info: 5: + IC(1.791 ns) + CELL(3.236 ns) = 10.458 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { 7449:inst3|33 qg } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 376 512 688 392 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.907 ns ( 46.92 % ) " "Info: Total cell delay = 4.907 ns ( 46.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.551 ns ( 53.08 % ) " "Info: Total interconnect delay = 5.551 ns ( 53.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.458 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst1|dout[1]~8 mux4_3_1:inst1|dout[1]~9 7449:inst3|33 qg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.458 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst1|dout[1]~8 {} mux4_3_1:inst1|dout[1]~9 {} 7449:inst3|33 {} qg {} } { 0.000ns 1.126ns 0.397ns 2.237ns 1.791ns } { 0.000ns 0.370ns 0.651ns 0.650ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.458 ns" { counter4:inst|74161:inst|f74161:sub|9 mux4_3_1:inst1|dout[1]~8 mux4_3_1:inst1|dout[1]~9 7449:inst3|33 qg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.458 ns" { counter4:inst|74161:inst|f74161:sub|9 {} mux4_3_1:inst1|dout[1]~8 {} mux4_3_1:inst1|dout[1]~9 {} 7449:inst3|33 {} qg {} } { 0.000ns 1.126ns 0.397ns 2.237ns 1.791ns } { 0.000ns 0.370ns 0.651ns 0.650ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "din0\[1\] qg 17.378 ns Longest " "Info: Longest tpd from source pin \"din0\[1\]\" to destination pin \"qg\" is 17.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns din0\[1\] 1 PIN PIN_69 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_69; Fanout = 1; PIN Node = 'din0\[1\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din0[1] } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 272 -56 112 288 "din0\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.848 ns) + CELL(0.624 ns) 8.416 ns mux4_3_1:inst1\|dout\[1\]~8 2 COMB LCCOMB_X17_Y3_N20 1 " "Info: 2: + IC(6.848 ns) + CELL(0.624 ns) = 8.416 ns; Loc. = LCCOMB_X17_Y3_N20; Fanout = 1; COMB Node = 'mux4_3_1:inst1\|dout\[1\]~8'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { din0[1] mux4_3_1:inst1|dout[1]~8 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 9.464 ns mux4_3_1:inst1\|dout\[1\]~9 3 COMB LCCOMB_X17_Y3_N14 7 " "Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 9.464 ns; Loc. = LCCOMB_X17_Y3_N14; Fanout = 7; COMB Node = 'mux4_3_1:inst1\|dout\[1\]~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { mux4_3_1:inst1|dout[1]~8 mux4_3_1:inst1|dout[1]~9 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/mux4_3_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(0.650 ns) 12.351 ns 7449:inst3\|33 4 COMB LCCOMB_X5_Y6_N6 1 " "Info: 4: + IC(2.237 ns) + CELL(0.650 ns) = 12.351 ns; Loc. = LCCOMB_X5_Y6_N6; Fanout = 1; COMB Node = '7449:inst3\|33'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { mux4_3_1:inst1|dout[1]~9 7449:inst3|33 } "NODE_NAME" } } { "7449.bdf" "" { Schematic "d:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf" { { 880 640 704 920 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(3.236 ns) 17.378 ns qg 5 PIN PIN_141 0 " "Info: 5: + IC(1.791 ns) + CELL(3.236 ns) = 17.378 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'qg'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.027 ns" { 7449:inst3|33 qg } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/liufemg/Desktop/16年数字逻辑/工程文件/3_2/scan_led3/scan_led3.bdf" { { 376 512 688 392 "qg" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.105 ns ( 35.13 % ) " "Info: Total cell delay = 6.105 ns ( 35.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.273 ns ( 64.87 % ) " "Info: Total interconnect delay = 11.273 ns ( 64.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.378 ns" { din0[1] mux4_3_1:inst1|dout[1]~8 mux4_3_1:inst1|dout[1]~9 7449:inst3|33 qg } "NODE_NAME" } } { "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.378 ns" { din0[1] {} din0[1]~combout {} mux4_3_1:inst1|dout[1]~8 {} mux4_3_1:inst1|dout[1]~9 {} 7449:inst3|33 {} qg {} } { 0.000ns 0.000ns 6.848ns 0.397ns 2.237ns 1.791ns } { 0.000ns 0.944ns 0.624ns 0.651ns 0.650ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 13:45:04 2016 " "Info: Processing ended: Tue Sep 27 13:45:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
