<def f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='160' ll='166'/>
<use f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='357'/>
<size>24</size>
<doc f='linux/drivers/gpu/drm/i915/intel_ringbuffer.h' l='149'>/*
 * we use a single page to load ctx workarounds so all of these
 * values are referred in terms of dwords
 *
 * struct i915_wa_ctx_bb:
 *  offset: specifies batch starting position, also helpful in case
 *    if we want to have multiple batches at different offsets based on
 *    some criteria. It is not a requirement at the moment but provides
 *    an option for future use.
 *  size: size of the batch in DWORDS
 */</doc>
<mbr r='i915_ctx_workarounds::indirect_ctx' o='0' t='struct i915_wa_ctx_bb'/>
<mbr r='i915_ctx_workarounds::per_ctx' o='64' t='struct i915_wa_ctx_bb'/>
<mbr r='i915_ctx_workarounds::vma' o='128' t='struct i915_vma *'/>
<use f='linux/drivers/gpu/drm/i915/intel_lrc.c' l='1370' c='intel_init_workaround_bb'/>
<use f='linux/drivers/gpu/drm/i915/intel_lrc.c' l='2127' c='execlists_init_reg_state'/>
<size>24</size>
