{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 04 14:45:12 2015 " "Info: Processing started: Wed Feb 04 14:45:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KlopnyobvodD -c KlopnyobvodD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KlopnyobvodD -c KlopnyobvodD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T " "Info: Assuming node \"T\" is an undefined clock" {  } { { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "T" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "T " "Info: No valid register-to-register data paths exist for clock \"T\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Qneg~reg0 D T 4.318 ns register " "Info: tsu for register \"Qneg~reg0\" (data pin = \"D\", clock pin = \"T\") is 4.318 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.148 ns + Longest pin register " "Info: + Longest pin to register delay is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D 1 PIN PIN_48 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.370 ns) 7.040 ns Qneg~0 2 COMB LCCOMB_X4_Y1_N18 1 " "Info: 2: + IC(5.726 ns) + CELL(0.370 ns) = 7.040 ns; Loc. = LCCOMB_X4_Y1_N18; Fanout = 1; COMB Node = 'Qneg~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { D Qneg~0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.148 ns Qneg~reg0 3 REG LCFF_X4_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.148 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 1; REG Node = 'Qneg~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Qneg~0 Qneg~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.422 ns ( 19.89 % ) " "Info: Total cell delay = 1.422 ns ( 19.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 80.11 % ) " "Info: Total interconnect delay = 5.726 ns ( 80.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { D Qneg~0 Qneg~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { D {} D~combout {} Qneg~0 {} Qneg~reg0 {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T destination 2.790 ns - Shortest register " "Info: - Shortest clock path from clock \"T\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns T 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.148 ns) + CELL(0.187 ns) 1.289 ns T~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G3 1 " "Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.335 ns" { T T~clk_delay_ctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.289 ns T~clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T~clk_delay_ctrl T~clkctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.790 ns Qneg~reg0 4 REG LCFF_X4_Y1_N19 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N19; Fanout = 1; REG Node = 'Qneg~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { T~clkctrl Qneg~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 64.77 % ) " "Info: Total cell delay = 1.807 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Qneg~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Qneg~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { D Qneg~0 Qneg~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { D {} D~combout {} Qneg~0 {} Qneg~reg0 {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.944ns 0.370ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Qneg~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Qneg~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "T Q Q~reg0 7.591 ns register " "Info: tco from clock \"T\" to destination pin \"Q\" through register \"Q~reg0\" is 7.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T source 2.790 ns + Longest register " "Info: + Longest clock path from clock \"T\" to source register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns T 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.148 ns) + CELL(0.187 ns) 1.289 ns T~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G3 1 " "Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.335 ns" { T T~clk_delay_ctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.289 ns T~clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T~clk_delay_ctrl T~clkctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.790 ns Q~reg0 4 REG LCFF_X4_Y1_N17 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { T~clkctrl Q~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 64.77 % ) " "Info: Total cell delay = 1.807 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Q~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.497 ns + Longest register pin " "Info: + Longest register to pin delay is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0 1 REG LCFF_X4_Y1_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(3.246 ns) 4.497 ns Q 2 PIN PIN_41 0 " "Info: 2: + IC(1.251 ns) + CELL(3.246 ns) = 4.497 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { Q~reg0 Q } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 72.18 % ) " "Info: Total cell delay = 3.246 ns ( 72.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 27.82 % ) " "Info: Total interconnect delay = 1.251 ns ( 27.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { Q~reg0 {} Q {} } { 0.000ns 1.251ns } { 0.000ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Q~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { Q~reg0 Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { Q~reg0 {} Q {} } { 0.000ns 1.251ns } { 0.000ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Q~reg0 D T -4.034 ns register " "Info: th for register \"Q~reg0\" (data pin = \"D\", clock pin = \"T\") is -4.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T destination 2.790 ns + Longest register " "Info: + Longest clock path from clock \"T\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns T 1 CLK PIN_47 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 1; CLK Node = 'T'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.148 ns) + CELL(0.187 ns) 1.289 ns T~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G3 1 " "Info: 2: + IC(0.148 ns) + CELL(0.187 ns) = 1.289 ns; Loc. = CLKDELAYCTRL_G3; Fanout = 1; COMB Node = 'T~clk_delay_ctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.335 ns" { T T~clk_delay_ctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.289 ns T~clkctrl 3 COMB CLKCTRL_G3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'T~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { T~clk_delay_ctrl T~clkctrl } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.790 ns Q~reg0 4 REG LCFF_X4_Y1_N17 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { T~clkctrl Q~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 64.77 % ) " "Info: Total cell delay = 1.807 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Q~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.130 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns D 1 PIN PIN_48 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 2; PIN Node = 'D'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.460 ns) 7.130 ns Q~reg0 2 REG LCFF_X4_Y1_N17 1 " "Info: 2: + IC(5.726 ns) + CELL(0.460 ns) = 7.130 ns; Loc. = LCFF_X4_Y1_N17; Fanout = 1; REG Node = 'Q~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { D Q~reg0 } "NODE_NAME" } } { "KlopnyobvodD.vhd" "" { Text "X:/Kováø/KlopnyobvodD/KlopnyobvodD.vhd" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.404 ns ( 19.69 % ) " "Info: Total cell delay = 1.404 ns ( 19.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 80.31 % ) " "Info: Total interconnect delay = 5.726 ns ( 80.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { D Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { D {} D~combout {} Q~reg0 {} } { 0.000ns 0.000ns 5.726ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { T T~clk_delay_ctrl T~clkctrl Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { T {} T~combout {} T~clk_delay_ctrl {} T~clkctrl {} Q~reg0 {} } { 0.000ns 0.000ns 0.148ns 0.000ns 0.835ns } { 0.000ns 0.954ns 0.187ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.130 ns" { D Q~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.130 ns" { D {} D~combout {} Q~reg0 {} } { 0.000ns 0.000ns 5.726ns } { 0.000ns 0.944ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 04 14:45:12 2015 " "Info: Processing ended: Wed Feb 04 14:45:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
