$date
	Mon Sep  1 14:54:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_one_to_four_one_mux_tb $end
$var wire 1 ! op $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$scope module mux $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [3:0] $end
$var wire 1 ! op $end
$var wire 1 & mux1_op $end
$var wire 1 ' mux0_op $end
$scope module mux0 $end
$var wire 1 ( s $end
$var wire 2 ) w [1:0] $end
$var reg 1 ' op $end
$upscope $end
$scope module mux1 $end
$var wire 1 * s $end
$var wire 2 + w [1:0] $end
$var reg 1 & op $end
$upscope $end
$scope module mux2 $end
$var wire 1 , s $end
$var wire 2 - w [1:0] $end
$var reg 1 ! op $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
0,
b10 +
0*
b10 )
0(
0'
0&
b1010 %
b0 $
b1010 #
b0 "
0!
$end
#10
1!
1'
b11 -
1&
1(
1*
b1 "
b1 $
#20
0!
0'
b0 -
0&
0(
0*
1,
b10 "
b10 $
#30
1!
1'
b11 -
1&
1(
1*
b11 "
b11 $
#40
