// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mult_window_HH_
#define _mult_window_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT_fsub_32ns_32ncud.h"
#include "FFT_fadd_32ns_32ndEe.h"
#include "FFT_fmul_32ns_32neOg.h"
#include "mult_window_Blackbkb.h"
#include "mult_window_Hamm32.h"
#include "mult_window_Hann32.h"
#include "mult_window_window.h"

namespace ap_rtl {

struct mult_window : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > data_IN_M_real_address0;
    sc_out< sc_logic > data_IN_M_real_ce0;
    sc_in< sc_lv<32> > data_IN_M_real_q0;
    sc_out< sc_lv<5> > data_IN_M_real_address1;
    sc_out< sc_logic > data_IN_M_real_ce1;
    sc_in< sc_lv<32> > data_IN_M_real_q1;
    sc_out< sc_lv<5> > data_IN_M_imag_address0;
    sc_out< sc_logic > data_IN_M_imag_ce0;
    sc_in< sc_lv<32> > data_IN_M_imag_q0;
    sc_out< sc_lv<5> > data_IN_M_imag_address1;
    sc_out< sc_logic > data_IN_M_imag_ce1;
    sc_in< sc_lv<32> > data_IN_M_imag_q1;
    sc_in< sc_lv<8> > win_mode;
    sc_out< sc_lv<5> > prod_IN_M_real_2_address0;
    sc_out< sc_logic > prod_IN_M_real_2_ce0;
    sc_out< sc_logic > prod_IN_M_real_2_we0;
    sc_out< sc_lv<32> > prod_IN_M_real_2_d0;
    sc_out< sc_lv<5> > prod_IN_M_real_2_address1;
    sc_out< sc_logic > prod_IN_M_real_2_ce1;
    sc_out< sc_logic > prod_IN_M_real_2_we1;
    sc_out< sc_lv<32> > prod_IN_M_real_2_d1;
    sc_out< sc_lv<5> > prod_IN_M_imag_2_address0;
    sc_out< sc_logic > prod_IN_M_imag_2_ce0;
    sc_out< sc_logic > prod_IN_M_imag_2_we0;
    sc_out< sc_lv<32> > prod_IN_M_imag_2_d0;
    sc_out< sc_lv<5> > prod_IN_M_imag_2_address1;
    sc_out< sc_logic > prod_IN_M_imag_2_ce1;
    sc_out< sc_logic > prod_IN_M_imag_2_we1;
    sc_out< sc_lv<32> > prod_IN_M_imag_2_d1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    mult_window(sc_module_name name);
    SC_HAS_PROCESS(mult_window);

    ~mult_window();

    sc_trace_file* mVcdFile;

    mult_window_Blackbkb* Blackman32_U;
    mult_window_Hamm32* Hamm32_U;
    mult_window_Hann32* Hann32_U;
    mult_window_window* window_U;
    FFT_fsub_32ns_32ncud<1,5,32,32,32>* FFT_fsub_32ns_32ncud_U1;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U2;
    FFT_fsub_32ns_32ncud<1,5,32,32,32>* FFT_fsub_32ns_32ncud_U3;
    FFT_fadd_32ns_32ndEe<1,5,32,32,32>* FFT_fadd_32ns_32ndEe_U4;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U5;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U6;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U7;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U8;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U9;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U10;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U11;
    FFT_fmul_32ns_32neOg<1,4,32,32,32>* FFT_fmul_32ns_32neOg_U12;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > Blackman32_address0;
    sc_signal< sc_logic > Blackman32_ce0;
    sc_signal< sc_lv<32> > Blackman32_q0;
    sc_signal< sc_lv<5> > Blackman32_address1;
    sc_signal< sc_logic > Blackman32_ce1;
    sc_signal< sc_lv<32> > Blackman32_q1;
    sc_signal< sc_lv<5> > Hamm32_address0;
    sc_signal< sc_logic > Hamm32_ce0;
    sc_signal< sc_lv<32> > Hamm32_q0;
    sc_signal< sc_lv<5> > Hamm32_address1;
    sc_signal< sc_logic > Hamm32_ce1;
    sc_signal< sc_lv<32> > Hamm32_q1;
    sc_signal< sc_lv<5> > Hann32_address0;
    sc_signal< sc_logic > Hann32_ce0;
    sc_signal< sc_lv<32> > Hann32_q0;
    sc_signal< sc_lv<5> > Hann32_address1;
    sc_signal< sc_logic > Hann32_ce1;
    sc_signal< sc_lv<32> > Hann32_q1;
    sc_signal< sc_lv<6> > i2_0_0_reg_338;
    sc_signal< sc_lv<6> > i1_0_0_reg_349;
    sc_signal< sc_lv<6> > i_0_0_reg_360;
    sc_signal< sc_lv<6> > i4_0_0_reg_382;
    sc_signal< sc_lv<8> > win_mode_read_read_fu_70_p2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_445_p2;
    sc_signal< sc_lv<1> > icmp_ln46_reg_613;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln50_fu_455_p1;
    sc_signal< sc_lv<64> > zext_ln50_reg_617;
    sc_signal< sc_lv<64> > zext_ln50_1_fu_466_p1;
    sc_signal< sc_lv<64> > zext_ln50_1_reg_627;
    sc_signal< sc_lv<6> > add_ln46_fu_471_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln38_fu_477_p2;
    sc_signal< sc_lv<1> > icmp_ln38_reg_642;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln42_fu_487_p1;
    sc_signal< sc_lv<64> > zext_ln42_reg_646;
    sc_signal< sc_lv<64> > zext_ln42_1_fu_498_p1;
    sc_signal< sc_lv<64> > zext_ln42_1_reg_656;
    sc_signal< sc_lv<6> > add_ln38_fu_503_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln30_fu_509_p2;
    sc_signal< sc_lv<1> > icmp_ln30_reg_671;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state7_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<64> > zext_ln34_fu_519_p1;
    sc_signal< sc_lv<64> > zext_ln34_reg_675;
    sc_signal< sc_lv<64> > zext_ln34_1_fu_530_p1;
    sc_signal< sc_lv<64> > zext_ln34_1_reg_685;
    sc_signal< sc_lv<6> > add_ln30_fu_535_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<6> > add_ln53_fu_567_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln53_fu_541_p2;
    sc_signal< sc_lv<1> > icmp_ln59_fu_573_p2;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state10_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state15_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state18_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state20_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter11;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln59_reg_708_pp3_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln62_fu_583_p1;
    sc_signal< sc_lv<64> > zext_ln62_reg_712;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln62_reg_712_pp3_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_fu_596_p1;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln62_1_reg_733_pp3_iter10_reg;
    sc_signal< sc_lv<6> > add_ln59_fu_603_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > p_r_M_real_reg_759;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_765;
    sc_signal< sc_lv<32> > window_q0;
    sc_signal< sc_lv<32> > window_load_reg_771;
    sc_signal< sc_lv<32> > p_r_M_real_1_reg_777;
    sc_signal< sc_lv<32> > p_r_M_imag_1_reg_783;
    sc_signal< sc_lv<32> > window_q1;
    sc_signal< sc_lv<32> > window_load_1_reg_789;
    sc_signal< sc_lv<32> > grp_fu_409_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_795;
    sc_signal< sc_lv<32> > grp_fu_413_p2;
    sc_signal< sc_lv<32> > tmp_8_i_i_reg_800;
    sc_signal< sc_lv<32> > grp_fu_418_p2;
    sc_signal< sc_lv<32> > tmp_i_i_15_reg_805;
    sc_signal< sc_lv<32> > grp_fu_422_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i_reg_810;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > tmp_i_i1_reg_815;
    sc_signal< sc_lv<32> > grp_fu_431_p2;
    sc_signal< sc_lv<32> > tmp_8_i_i1_reg_820;
    sc_signal< sc_lv<32> > grp_fu_436_p2;
    sc_signal< sc_lv<32> > tmp_i_i1_17_reg_825;
    sc_signal< sc_lv<32> > grp_fu_440_p2;
    sc_signal< sc_lv<32> > tmp_1_i_i1_reg_830;
    sc_signal< sc_lv<32> > grp_fu_393_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_reg_835;
    sc_signal< sc_lv<32> > grp_fu_397_p2;
    sc_signal< sc_lv<32> > complex_M_imag_writ_reg_840;
    sc_signal< sc_lv<32> > grp_fu_401_p2;
    sc_signal< sc_lv<32> > complex_M_real_writ_1_reg_845;
    sc_signal< sc_lv<32> > grp_fu_405_p2;
    sc_signal< sc_lv<32> > complex_M_imag_writ_1_reg_850;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_lv<5> > window_address0;
    sc_signal< sc_logic > window_ce0;
    sc_signal< sc_logic > window_we0;
    sc_signal< sc_lv<32> > window_d0;
    sc_signal< sc_lv<5> > window_address1;
    sc_signal< sc_logic > window_ce1;
    sc_signal< sc_logic > window_we1;
    sc_signal< sc_lv<32> > window_d1;
    sc_signal< sc_lv<6> > i3_0_0_reg_371;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln55_fu_547_p1;
    sc_signal< sc_lv<64> > zext_ln55_1_fu_562_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<5> > empty_5_fu_451_p1;
    sc_signal< sc_lv<5> > or_ln46_fu_460_p2;
    sc_signal< sc_lv<5> > empty_8_fu_483_p1;
    sc_signal< sc_lv<5> > or_ln38_fu_492_p2;
    sc_signal< sc_lv<5> > empty_11_fu_515_p1;
    sc_signal< sc_lv<5> > or_ln30_fu_524_p2;
    sc_signal< sc_lv<5> > empty_3_fu_552_p1;
    sc_signal< sc_lv<5> > or_ln53_fu_556_p2;
    sc_signal< sc_lv<5> > empty_14_fu_579_p1;
    sc_signal< sc_lv<5> > or_ln59_fu_590_p2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_pp2_stage0;
    static const sc_lv<8> ap_ST_fsm_state9;
    static const sc_lv<8> ap_ST_fsm_pp3_stage0;
    static const sc_lv<8> ap_ST_fsm_state22;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_Blackman32_address0();
    void thread_Blackman32_address1();
    void thread_Blackman32_ce0();
    void thread_Blackman32_ce1();
    void thread_Hamm32_address0();
    void thread_Hamm32_address1();
    void thread_Hamm32_ce0();
    void thread_Hamm32_ce1();
    void thread_Hann32_address0();
    void thread_Hann32_address1();
    void thread_Hann32_ce0();
    void thread_Hann32_ce1();
    void thread_add_ln30_fu_535_p2();
    void thread_add_ln38_fu_503_p2();
    void thread_add_ln46_fu_471_p2();
    void thread_add_ln53_fu_567_p2();
    void thread_add_ln59_fu_603_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp3_stage0_iter0();
    void thread_ap_block_state11_pp3_stage0_iter1();
    void thread_ap_block_state12_pp3_stage0_iter2();
    void thread_ap_block_state13_pp3_stage0_iter3();
    void thread_ap_block_state14_pp3_stage0_iter4();
    void thread_ap_block_state15_pp3_stage0_iter5();
    void thread_ap_block_state16_pp3_stage0_iter6();
    void thread_ap_block_state17_pp3_stage0_iter7();
    void thread_ap_block_state18_pp3_stage0_iter8();
    void thread_ap_block_state19_pp3_stage0_iter9();
    void thread_ap_block_state20_pp3_stage0_iter10();
    void thread_ap_block_state21_pp3_stage0_iter11();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage0_iter1();
    void thread_ap_block_state7_pp2_stage0_iter0();
    void thread_ap_block_state8_pp2_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state5();
    void thread_ap_condition_pp2_exit_iter0_state7();
    void thread_ap_condition_pp3_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_ready();
    void thread_data_IN_M_imag_address0();
    void thread_data_IN_M_imag_address1();
    void thread_data_IN_M_imag_ce0();
    void thread_data_IN_M_imag_ce1();
    void thread_data_IN_M_real_address0();
    void thread_data_IN_M_real_address1();
    void thread_data_IN_M_real_ce0();
    void thread_data_IN_M_real_ce1();
    void thread_empty_11_fu_515_p1();
    void thread_empty_14_fu_579_p1();
    void thread_empty_3_fu_552_p1();
    void thread_empty_5_fu_451_p1();
    void thread_empty_8_fu_483_p1();
    void thread_icmp_ln30_fu_509_p2();
    void thread_icmp_ln38_fu_477_p2();
    void thread_icmp_ln46_fu_445_p2();
    void thread_icmp_ln53_fu_541_p2();
    void thread_icmp_ln59_fu_573_p2();
    void thread_or_ln30_fu_524_p2();
    void thread_or_ln38_fu_492_p2();
    void thread_or_ln46_fu_460_p2();
    void thread_or_ln53_fu_556_p2();
    void thread_or_ln59_fu_590_p2();
    void thread_prod_IN_M_imag_2_address0();
    void thread_prod_IN_M_imag_2_address1();
    void thread_prod_IN_M_imag_2_ce0();
    void thread_prod_IN_M_imag_2_ce1();
    void thread_prod_IN_M_imag_2_d0();
    void thread_prod_IN_M_imag_2_d1();
    void thread_prod_IN_M_imag_2_we0();
    void thread_prod_IN_M_imag_2_we1();
    void thread_prod_IN_M_real_2_address0();
    void thread_prod_IN_M_real_2_address1();
    void thread_prod_IN_M_real_2_ce0();
    void thread_prod_IN_M_real_2_ce1();
    void thread_prod_IN_M_real_2_d0();
    void thread_prod_IN_M_real_2_d1();
    void thread_prod_IN_M_real_2_we0();
    void thread_prod_IN_M_real_2_we1();
    void thread_win_mode_read_read_fu_70_p2();
    void thread_window_address0();
    void thread_window_address1();
    void thread_window_ce0();
    void thread_window_ce1();
    void thread_window_d0();
    void thread_window_d1();
    void thread_window_we0();
    void thread_window_we1();
    void thread_zext_ln34_1_fu_530_p1();
    void thread_zext_ln34_fu_519_p1();
    void thread_zext_ln42_1_fu_498_p1();
    void thread_zext_ln42_fu_487_p1();
    void thread_zext_ln50_1_fu_466_p1();
    void thread_zext_ln50_fu_455_p1();
    void thread_zext_ln55_1_fu_562_p1();
    void thread_zext_ln55_fu_547_p1();
    void thread_zext_ln62_1_fu_596_p1();
    void thread_zext_ln62_fu_583_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
