{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559173039471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559173039478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:37:19 2019 " "Processing started: Wed May 29 20:37:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559173039478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173039478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips " "Command: quartus_map --read_settings_files=on --write_settings_files=off simpleMips -c simpleMips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173039478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559173040283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559173040283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/outputexecuting.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/outputexecuting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 outputExecuting " "Found entity 1: outputExecuting" {  } { { "cores/executing/outputExecuting.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/outputExecuting.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/mdlu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/mdlu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mdlu " "Found entity 1: mdlu" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/hiloregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/hiloregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hiLoRegister " "Found entity 1: hiLoRegister" {  } { { "cores/executing/hiLoRegister.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/hiLoRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/infochooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/infochooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infoChooser " "Found entity 1: infoChooser" {  } { { "fpgaIntegration/fpgaController/infoChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/infoChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/fpgacontroller/clockchooser.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/fpgacontroller/clockchooser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockChooser " "Found entity 1: clockChooser" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/clockChooser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/displaysevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/displaysevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displaySevSegm " "Found entity 1: displaySevSegm" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaintegration/displaysevsegm/binarytohexsevsegm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgaintegration/displaysevsegm/binarytohexsevsegm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToHexSevSegm " "Found entity 1: binaryToHexSevSegm" {  } { { "fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/binaryToHexSevSegm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/writeback/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/writeback/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeBack " "Found entity 1: writeBack" {  } { { "cores/writeBack/writeBack.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/writeBack/writeBack.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memorydatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memorydatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDatabase " "Found entity 1: memoryDatabase" {  } { { "cores/memory/memoryDatabase.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memoryDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/memory/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/memory/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "cores/memory/memory.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "cores/instructionFetch/programCounter.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/programCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "cores/instructionFetch/instructionMemory.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/instructionfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/instructionfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "cores/instructionFetch/instructionFetch.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/branchcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/branchcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchController " "Found entity 1: branchController" {  } { { "cores/instructionFetch/branchController.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/branchController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructionfetch/adderprogramcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructionfetch/adderprogramcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adderProgramCounter " "Found entity 1: adderProgramCounter" {  } { { "cores/instructionFetch/adderProgramCounter.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/adderProgramCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/registerdatabase.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/registerdatabase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerDatabase " "Found entity 1: registerDatabase" {  } { { "cores/instructionDecode/registerDatabase.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/registerDatabase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/instructiondecode/instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/instructiondecode/instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "cores/instructionDecode/instructionDecode.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/executing.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/executing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 executing " "Found entity 1: executing" {  } { { "cores/executing/executing.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/aritimeticalcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/aritimeticalcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aritimeticalControl " "Found entity 1: aritimeticalControl" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/executing/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cores/executing/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cores/executing/alu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplemips.v 1 1 " "Found 1 design units, including 1 entities, in source file simplemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleMips " "Found entity 1: simpleMips" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "libmips.sv 5 0 " "Found 5 design units, including 0 entities, in source file libmips.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 libMdlu (SystemVerilog) " "Found design unit 1: libMdlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 libAlu (SystemVerilog) " "Found design unit 2: libAlu (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 libInstructions (SystemVerilog) " "Found design unit 3: libInstructions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 libFunctions (SystemVerilog) " "Found design unit 4: libFunctions (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050533 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 libAritimeticalControl (SystemVerilog) " "Found design unit 5: libAritimeticalControl (SystemVerilog)" {  } { { "libMips.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/libMips.sv" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmodules.sv 6 6 " "Found 6 design units, including 6 entities, in source file auxmodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5bits " "Found entity 1: mux2_1_5bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftLef_2_32bits " "Found entity 2: shiftLef_2_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftLeft_2_26_28_bits " "Found entity 3: shiftLeft_2_26_28_bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_32bits " "Found entity 4: adder_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_1_32bits " "Found entity 5: mux2_1_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""} { "Info" "ISGN_ENTITY_NAME" "6 signalExtender16_32bits " "Found entity 6: signalExtender16_32bits" {  } { { "auxModules.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/auxModules.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173050539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173050539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simpleMips " "Elaborating entity \"simpleMips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559173050604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockChooser clockChooser:clockChooser0 " "Elaborating entity \"clockChooser\" for hierarchy \"clockChooser:clockChooser0\"" {  } { { "simpleMips.v" "clockChooser0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173050606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips0 " "Elaborating entity \"mips\" for hierarchy \"mips:mips0\"" {  } { { "simpleMips.v" "mips0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173050607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips0\|controller:controller0 " "Elaborating entity \"controller\" for hierarchy \"mips:mips0\|controller:controller0\"" {  } { { "mips.sv" "controller0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(26) " "Verilog HDL assignment warning at controller.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051259 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(42) " "Verilog HDL assignment warning at controller.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051259 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(54) " "Verilog HDL assignment warning at controller.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051259 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(66) " "Verilog HDL assignment warning at controller.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051260 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(78) " "Verilog HDL assignment warning at controller.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051260 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(90) " "Verilog HDL assignment warning at controller.sv(90): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051260 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(102) " "Verilog HDL assignment warning at controller.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051260 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(114) " "Verilog HDL assignment warning at controller.sv(114): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051261 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(126) " "Verilog HDL assignment warning at controller.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051261 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(138) " "Verilog HDL assignment warning at controller.sv(138): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051261 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(150) " "Verilog HDL assignment warning at controller.sv(150): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051261 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(162) " "Verilog HDL assignment warning at controller.sv(162): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051261 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(174) " "Verilog HDL assignment warning at controller.sv(174): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051262 "|simpleMips|mips:mips0|controller:controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.sv(186) " "Verilog HDL assignment warning at controller.sv(186): truncated value with size 32 to match size of target (4)" {  } { { "controller.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/controller.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051262 "|simpleMips|mips:mips0|controller:controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionFetch mips:mips0\|instructionFetch:instructionFetch0 " "Elaborating entity \"instructionFetch\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\"" {  } { { "mips.sv" "instructionFetch0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0 " "Elaborating entity \"instructionMemory\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|instructionMemory:instructionMemory0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "instructionMemory0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0 " "Elaborating entity \"programCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|programCounter:programCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "programCounter0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderProgramCounter mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0 " "Elaborating entity \"adderProgramCounter\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adderProgramCounter:adderProgramCounter0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adderProgramCounter0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLef_2_32bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch " "Elaborating entity \"shiftLef_2_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLef_2_32bits:shiftLef_2_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLef_2_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bits mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0 " "Elaborating entity \"adder_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|adder_32bits:adder_32bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "adder_32bits0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchController mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0 " "Elaborating entity \"branchController\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|branchController:branchController0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "branchController0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32bits mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch " "Elaborating entity \"mux2_1_32bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|mux2_1_32bits:mux2_1_32bitsBranch\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "mux2_1_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft_2_26_28_bits mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0 " "Elaborating entity \"shiftLeft_2_26_28_bits\" for hierarchy \"mips:mips0\|instructionFetch:instructionFetch0\|shiftLeft_2_26_28_bits:shiftLeft_2_26_28_bits0\"" {  } { { "cores/instructionFetch/instructionFetch.sv" "shiftLeft_2_26_28_bits0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionFetch/instructionFetch.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecode mips:mips0\|instructionDecode:instructionDecode0 " "Elaborating entity \"instructionDecode\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\"" {  } { { "mips.sv" "instructionDecode0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerDatabase mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0 " "Elaborating entity \"registerDatabase\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|registerDatabase:registerDatabase0\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "registerDatabase0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalExtender16_32bits mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch " "Elaborating entity \"signalExtender16_32bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|signalExtender16_32bits:signalExtender16_32bitsBranch\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "signalExtender16_32bitsBranch" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_5bits mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister " "Elaborating entity \"mux2_1_5bits\" for hierarchy \"mips:mips0\|instructionDecode:instructionDecode0\|mux2_1_5bits:muxWriteRegister\"" {  } { { "cores/instructionDecode/instructionDecode.sv" "muxWriteRegister" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/instructionDecode/instructionDecode.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executing mips:mips0\|executing:executing0 " "Elaborating entity \"executing\" for hierarchy \"mips:mips0\|executing:executing0\"" {  } { { "mips.sv" "executing0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aritimeticalControl mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0 " "Elaborating entity \"aritimeticalControl\" for hierarchy \"mips:mips0\|executing:executing0\|aritimeticalControl:aritimeticalControl0\"" {  } { { "cores/executing/executing.sv" "aritimeticalControl0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(16) " "Verilog HDL assignment warning at aritimeticalControl.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(28) " "Verilog HDL assignment warning at aritimeticalControl.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(33) " "Verilog HDL assignment warning at aritimeticalControl.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(38) " "Verilog HDL assignment warning at aritimeticalControl.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(43) " "Verilog HDL assignment warning at aritimeticalControl.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051502 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(48) " "Verilog HDL assignment warning at aritimeticalControl.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(53) " "Verilog HDL assignment warning at aritimeticalControl.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(58) " "Verilog HDL assignment warning at aritimeticalControl.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(63) " "Verilog HDL assignment warning at aritimeticalControl.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(68) " "Verilog HDL assignment warning at aritimeticalControl.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(73) " "Verilog HDL assignment warning at aritimeticalControl.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(78) " "Verilog HDL assignment warning at aritimeticalControl.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(83) " "Verilog HDL assignment warning at aritimeticalControl.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051503 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(88) " "Verilog HDL assignment warning at aritimeticalControl.sv(88): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(93) " "Verilog HDL assignment warning at aritimeticalControl.sv(93): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(102) " "Verilog HDL assignment warning at aritimeticalControl.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(107) " "Verilog HDL assignment warning at aritimeticalControl.sv(107): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(112) " "Verilog HDL assignment warning at aritimeticalControl.sv(112): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(117) " "Verilog HDL assignment warning at aritimeticalControl.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(122) " "Verilog HDL assignment warning at aritimeticalControl.sv(122): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051504 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(127) " "Verilog HDL assignment warning at aritimeticalControl.sv(127): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051505 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(132) " "Verilog HDL assignment warning at aritimeticalControl.sv(132): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051505 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aritimeticalControl.sv(137) " "Verilog HDL assignment warning at aritimeticalControl.sv(137): truncated value with size 32 to match size of target (4)" {  } { { "cores/executing/aritimeticalControl.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/aritimeticalControl.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559173051505 "|simpleMips|mips:mips0|executing:executing0|aritimeticalControl:aritimeticalControl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips0\|executing:executing0\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"mips:mips0\|executing:executing0\|alu:alu0\"" {  } { { "cores/executing/executing.sv" "alu0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdlu mips:mips0\|executing:executing0\|mdlu:mdlu0 " "Elaborating entity \"mdlu\" for hierarchy \"mips:mips0\|executing:executing0\|mdlu:mdlu0\"" {  } { { "cores/executing/executing.sv" "mdlu0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hiLoRegister mips:mips0\|executing:executing0\|hiLoRegister:hiLoRegister0 " "Elaborating entity \"hiLoRegister\" for hierarchy \"mips:mips0\|executing:executing0\|hiLoRegister:hiLoRegister0\"" {  } { { "cores/executing/executing.sv" "hiLoRegister0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputExecuting mips:mips0\|executing:executing0\|outputExecuting:outputExecuting0 " "Elaborating entity \"outputExecuting\" for hierarchy \"mips:mips0\|executing:executing0\|outputExecuting:outputExecuting0\"" {  } { { "cores/executing/executing.sv" "outputExecuting0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/executing.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory mips:mips0\|memory:memory0 " "Elaborating entity \"memory\" for hierarchy \"mips:mips0\|memory:memory0\"" {  } { { "mips.sv" "memory0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryDatabase mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0 " "Elaborating entity \"memoryDatabase\" for hierarchy \"mips:mips0\|memory:memory0\|memoryDatabase:memoryDatabase0\"" {  } { { "cores/memory/memory.sv" "memoryDatabase0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/memory/memory.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173051649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeBack mips:mips0\|writeBack:writeBack0 " "Elaborating entity \"writeBack\" for hierarchy \"mips:mips0\|writeBack:writeBack0\"" {  } { { "mips.sv" "writeBack0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173055755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infoChooser mips:mips0\|infoChooser:infoChooser0 " "Elaborating entity \"infoChooser\" for hierarchy \"mips:mips0\|infoChooser:infoChooser0\"" {  } { { "mips.sv" "infoChooser0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/mips.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173055757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaySevSegm displaySevSegm:displaySevSegm0 " "Elaborating entity \"displaySevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\"" {  } { { "simpleMips.v" "displaySevSegm0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173056253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToHexSevSegm displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0 " "Elaborating entity \"binaryToHexSevSegm\" for hierarchy \"displaySevSegm:displaySevSegm0\|binaryToHexSevSegm:binaryToHexSevSegm0\"" {  } { { "fpgaIntegration/displaySevSegm/displaySevSegm.sv" "binaryToHexSevSegm0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/displaySevSegm/displaySevSegm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173056254 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockChooser:clockChooser0\|clk " "Found clock multiplexer clockChooser:clockChooser0\|clk" {  } { { "fpgaIntegration/fpgaController/clockChooser.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/fpgaIntegration/fpgaController/clockChooser.sv" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1559173236661 "|simpleMips|clockChooser:clockChooser0|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1559173236661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mult0\"" {  } { { "cores/executing/mdlu.sv" "Mult0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173253202 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Div0\"" {  } { { "cores/executing/mdlu.sv" "Div0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173253202 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|Mod0\"" {  } { { "cores/executing/mdlu.sv" "Mod0" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173253202 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559173253202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173253327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253327 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559173253327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173253436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253436 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559173253436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0\"" {  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173253663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0 " "Instantiated megafunction \"mips:mips0\|executing:executing0\|mdlu:mdlu0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559173253663 ""}  } { { "cores/executing/mdlu.sv" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/cores/executing/mdlu.sv" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559173253663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559173253704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173253704 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1559173254420 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1559173254420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559173256554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559173265021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559173265928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559173265928 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "simpleMips.v" "" { Text "D:/Documents/git/FPGA_SystemVerilog_MIPS_Simplified-TP2-OC1-UFV/simpleMips.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559173266735 "|simpleMips|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559173266735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3558 " "Implemented 3558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559173266735 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559173266735 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3469 " "Implemented 3469 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559173266735 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1559173266735 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559173266735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6026 " "Peak virtual memory: 6026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559173266796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:41:06 2019 " "Processing ended: Wed May 29 20:41:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559173266796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:47 " "Elapsed time: 00:03:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559173266796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559173266796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559173266796 ""}
